Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 12 22:32:32 2018
| Host         : DESKTOP-7G37KAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zynq_soc_wrapper_timing_summary_routed.rpt -rpx zynq_soc_wrapper_timing_summary_routed.rpx
| Design       : zynq_soc_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 193 register/latch pins with no clock driven by root clock pin: pixclk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod10_inst/clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod7_inst/configRegW2r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 552 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.085     -599.548                    760                32454        0.016        0.000                      0                32216        2.250        0.000                       0                 14830  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_fpga_0                              {0.000 3.500}        7.000           142.857         
clk_fpga_1                              {0.000 5.000}        10.000          100.000         
clk_fpga_2                              {0.000 6.499}        12.999          76.929          
clk_fpga_3                              {0.000 20.000}       40.000          25.000          
zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_zynq_soc_CLK_GEN_148MHZ_0    {0.000 3.367}        6.735           148.485         
    io_hdmio_clk                        {3.367 6.735}        6.735           148.485         
  clk_out2_zynq_soc_CLK_GEN_148MHZ_0    {0.000 20.816}       41.633          24.020          
  clkfbout_zynq_soc_CLK_GEN_148MHZ_0    {0.000 15.000}       30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                  -23.085     -546.244                    652                18782        0.016        0.000                      0                18782        2.250        0.000                       0                  9261  
clk_fpga_1                                                                                                                                                                                7.845        0.000                       0                     1  
clk_fpga_2                                    5.263        0.000                      0                 7543        0.024        0.000                      0                 7543        5.519        0.000                       0                  3529  
zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_zynq_soc_CLK_GEN_148MHZ_0          0.897        0.000                      0                 4327        0.033        0.000                      0                 4327        2.387        0.000                       0                  2033  
  clk_out2_zynq_soc_CLK_GEN_148MHZ_0                                                                                                                                                     39.477        0.000                       0                     2  
  clkfbout_zynq_soc_CLK_GEN_148MHZ_0                                                                                                                                                     27.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_2         23.868        0.000                      0                  238                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_fpga_0                          clk_fpga_0                               -1.623      -53.304                    108                 1560        0.362        0.000                      0                 1560  
**async_default**                   clk_out1_zynq_soc_CLK_GEN_148MHZ_0  clk_out1_zynq_soc_CLK_GEN_148MHZ_0        4.129        0.000                      0                    4        0.383        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          652  Failing Endpoints,  Worst Slack      -23.085ns,  Total Violation     -546.244ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.085ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.951ns  (logic 18.314ns (61.147%)  route 11.637ns (38.853%))
  Logic Levels:           73  (CARRY4=57 LUT1=2 LUT2=2 LUT3=12)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.737 - 7.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.728     3.022    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X71Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y36         FDCE (Prop_fdce_C_Q)         0.456     3.478 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.474     3.952    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/Q[10]
    SLICE_X68Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.076 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     4.076    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/A[2]
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.626 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.626    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.919 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.632     5.550    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[4]
    SLICE_X69Y35         LUT2 (Prop_lut2_I1_O)        0.373     5.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.324 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.324    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.438 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.125     7.564    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[3]
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.688    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.220 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.470 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.667     9.136    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[2]
    SLICE_X71Y32         LUT3 (Prop_lut3_I1_O)        0.313     9.449 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15/O
                         net (fo=1, routed)           0.000     9.449    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15_n_0
    SLICE_X71Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.850 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.850    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9_n_0
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.964    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4_n_0
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2_n_0
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.235 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.827    11.062    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[1]
    SLICE_X72Y32         LUT3 (Prop_lut3_I1_O)        0.329    11.391 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17/O
                         net (fo=1, routed)           0.000    11.391    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7_n_0
    SLICE_X72Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2_n_0
    SLICE_X72Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.121    13.272    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst_n_4
    SLICE_X74Y32         LUT3 (Prop_lut3_I1_O)        0.124    13.396 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20/O
                         net (fo=1, routed)           0.000    13.396    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.928 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.928    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.042 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.042    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.378 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.765    15.143    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_0[0]
    SLICE_X79Y32         LUT3 (Prop_lut3_I1_O)        0.299    15.442 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21/O
                         net (fo=1, routed)           0.000    15.442    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21_n_0
    SLICE_X79Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.840 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.840    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15_n_0
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.954 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.954    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10_n_0
    SLICE_X79Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.068 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.068    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.182    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.404 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.708    17.112    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_0[0]
    SLICE_X80Y34         LUT3 (Prop_lut3_I1_O)        0.299    17.411 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20/O
                         net (fo=1, routed)           0.000    17.411    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.812 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.812    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.926 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.926    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.040 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.040    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.154 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.154    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.376 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.710    19.086    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_47
    SLICE_X83Y37         LUT3 (Prop_lut3_I1_O)        0.299    19.385 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[6]_i_18/O
                         net (fo=1, routed)           0.000    19.385    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][14]_1[0]
    SLICE_X83Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.935    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10_n_0
    SLICE_X83Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.049    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5_n_0
    SLICE_X83Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.163    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3_n_0
    SLICE_X83Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.385 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.689    21.074    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_68
    SLICE_X82Y37         LUT3 (Prop_lut3_I1_O)        0.299    21.373 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[5]_i_20/O
                         net (fo=1, routed)           0.000    21.373    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][12]_0[1]
    SLICE_X82Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.749 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.749    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_15_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.866 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.866    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_10_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.983 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.983    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_5_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.100 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.100    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_3_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.319 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.832    23.151    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_78
    SLICE_X85Y38         LUT3 (Prop_lut3_I1_O)        0.295    23.446 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[4]_i_19/O
                         net (fo=1, routed)           0.000    23.446    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][10]_1[0]
    SLICE_X85Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_10_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.092 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.092    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.206 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.206    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_3_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.428 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.834    25.262    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_91
    SLICE_X76Y37         LUT3 (Prop_lut3_I1_O)        0.299    25.561 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[3]_i_21/O
                         net (fo=1, routed)           0.000    25.561    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][8]_0[0]
    SLICE_X76Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.959 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.959    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_15_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.073    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_10_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.187    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_5_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.301    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_3_n_0
    SLICE_X76Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.523 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.734    27.256    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_103
    SLICE_X72Y37         LUT3 (Prop_lut3_I1_O)        0.299    27.555 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[2]_i_18/O
                         net (fo=1, routed)           0.000    27.555    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][6]_1[1]
    SLICE_X72Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.105 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.105    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_10_n_0
    SLICE_X72Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.219 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.219    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_5_n_0
    SLICE_X72Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.333 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.333    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_3_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.555 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.684    29.240    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_120
    SLICE_X73Y34         LUT3 (Prop_lut3_I1_O)        0.299    29.539 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[1]_i_18/O
                         net (fo=1, routed)           0.000    29.539    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][4]_1[1]
    SLICE_X73Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.089 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.089    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_10_n_0
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.203 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.203    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_5_n_0
    SLICE_X73Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.317 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.317    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_3_n_0
    SLICE_X73Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.539 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.550    31.089    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_133
    SLICE_X74Y39         LUT3 (Prop_lut3_I1_O)        0.299    31.388 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[0]_i_18/O
                         net (fo=1, routed)           0.000    31.388    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][2]_1[1]
    SLICE_X74Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.938 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.938    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]_i_10_n_0
    SLICE_X74Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.052 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.052    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]_i_5_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.166 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.166    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]_i_3_n_0
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.388 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.286    32.674    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/sobel_reg[sqr][30][0]
    SLICE_X73Y42         LUT1 (Prop_lut1_I0_O)        0.299    32.973 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    32.973    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[0]_i_1_n_0
    SLICE_X73Y42         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.558     9.737    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aclk
    SLICE_X73Y42         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[0]/C
                         clock pessimism              0.230     9.967    
                         clock uncertainty           -0.111     9.856    
    SLICE_X73Y42         FDCE (Setup_fdce_C_D)        0.031     9.887    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                         -32.973    
  -------------------------------------------------------------------
                         slack                                -23.085    

Slack (VIOLATED) :        -21.290ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.153ns  (logic 17.015ns (60.438%)  route 11.138ns (39.562%))
  Logic Levels:           68  (CARRY4=53 LUT1=2 LUT2=2 LUT3=11)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.728     3.022    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X71Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y36         FDCE (Prop_fdce_C_Q)         0.456     3.478 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.474     3.952    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/Q[10]
    SLICE_X68Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.076 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     4.076    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/A[2]
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.626 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.626    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.919 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.632     5.550    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[4]
    SLICE_X69Y35         LUT2 (Prop_lut2_I1_O)        0.373     5.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.324 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.324    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.438 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.125     7.564    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[3]
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.688    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.220 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.470 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.667     9.136    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[2]
    SLICE_X71Y32         LUT3 (Prop_lut3_I1_O)        0.313     9.449 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15/O
                         net (fo=1, routed)           0.000     9.449    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15_n_0
    SLICE_X71Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.850 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.850    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9_n_0
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.964    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4_n_0
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2_n_0
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.235 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.827    11.062    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[1]
    SLICE_X72Y32         LUT3 (Prop_lut3_I1_O)        0.329    11.391 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17/O
                         net (fo=1, routed)           0.000    11.391    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7_n_0
    SLICE_X72Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2_n_0
    SLICE_X72Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.121    13.272    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst_n_4
    SLICE_X74Y32         LUT3 (Prop_lut3_I1_O)        0.124    13.396 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20/O
                         net (fo=1, routed)           0.000    13.396    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.928 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.928    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.042 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.042    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.378 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.765    15.143    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_0[0]
    SLICE_X79Y32         LUT3 (Prop_lut3_I1_O)        0.299    15.442 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21/O
                         net (fo=1, routed)           0.000    15.442    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21_n_0
    SLICE_X79Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.840 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.840    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15_n_0
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.954 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.954    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10_n_0
    SLICE_X79Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.068 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.068    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.182    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.404 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.708    17.112    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_0[0]
    SLICE_X80Y34         LUT3 (Prop_lut3_I1_O)        0.299    17.411 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20/O
                         net (fo=1, routed)           0.000    17.411    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.812 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.812    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.926 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.926    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.040 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.040    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.154 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.154    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.376 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.710    19.086    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_47
    SLICE_X83Y37         LUT3 (Prop_lut3_I1_O)        0.299    19.385 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[6]_i_18/O
                         net (fo=1, routed)           0.000    19.385    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][14]_1[0]
    SLICE_X83Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.935    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10_n_0
    SLICE_X83Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.049    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5_n_0
    SLICE_X83Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.163    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3_n_0
    SLICE_X83Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.385 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.689    21.074    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_68
    SLICE_X82Y37         LUT3 (Prop_lut3_I1_O)        0.299    21.373 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[5]_i_20/O
                         net (fo=1, routed)           0.000    21.373    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][12]_0[1]
    SLICE_X82Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.749 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.749    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_15_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.866 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.866    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_10_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.983 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.983    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_5_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.100 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.100    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_3_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.319 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.832    23.151    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_78
    SLICE_X85Y38         LUT3 (Prop_lut3_I1_O)        0.295    23.446 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[4]_i_19/O
                         net (fo=1, routed)           0.000    23.446    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][10]_1[0]
    SLICE_X85Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_10_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.092 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.092    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.206 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.206    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_3_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.428 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.834    25.262    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_91
    SLICE_X76Y37         LUT3 (Prop_lut3_I1_O)        0.299    25.561 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[3]_i_21/O
                         net (fo=1, routed)           0.000    25.561    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][8]_0[0]
    SLICE_X76Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.959 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.959    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_15_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.073    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_10_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.187    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_5_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.301    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_3_n_0
    SLICE_X76Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.523 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.734    27.256    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_103
    SLICE_X72Y37         LUT3 (Prop_lut3_I1_O)        0.299    27.555 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[2]_i_18/O
                         net (fo=1, routed)           0.000    27.555    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][6]_1[1]
    SLICE_X72Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.105 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.105    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_10_n_0
    SLICE_X72Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.219 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.219    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_5_n_0
    SLICE_X72Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.333 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.333    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_3_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.555 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.684    29.240    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_120
    SLICE_X73Y34         LUT3 (Prop_lut3_I1_O)        0.299    29.539 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[1]_i_18/O
                         net (fo=1, routed)           0.000    29.539    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][4]_1[1]
    SLICE_X73Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.089 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.089    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_10_n_0
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.203 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.203    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_5_n_0
    SLICE_X73Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.317 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.317    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_3_n_0
    SLICE_X73Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.539 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.337    30.876    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/sobel_reg[sqr][30]_6[0]
    SLICE_X75Y37         LUT1 (Prop_lut1_I0_O)        0.299    31.175 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    31.175    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/sqrt0
    SLICE_X75Y37         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.555     9.734    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aclk
    SLICE_X75Y37         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[1]/C
                         clock pessimism              0.230     9.964    
                         clock uncertainty           -0.111     9.853    
    SLICE_X75Y37         FDCE (Setup_fdce_C_D)        0.031     9.884    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.884    
                         arrival time                         -31.175    
  -------------------------------------------------------------------
                         slack                                -21.290    

Slack (VIOLATED) :        -19.305ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.169ns  (logic 15.716ns (60.055%)  route 10.453ns (39.945%))
  Logic Levels:           63  (CARRY4=49 LUT1=2 LUT2=2 LUT3=10)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.736 - 7.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.728     3.022    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X71Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y36         FDCE (Prop_fdce_C_Q)         0.456     3.478 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.474     3.952    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/Q[10]
    SLICE_X68Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.076 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     4.076    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/A[2]
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.626 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.626    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.919 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.632     5.550    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[4]
    SLICE_X69Y35         LUT2 (Prop_lut2_I1_O)        0.373     5.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.324 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.324    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.438 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.125     7.564    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[3]
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.688    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.220 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.470 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.667     9.136    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[2]
    SLICE_X71Y32         LUT3 (Prop_lut3_I1_O)        0.313     9.449 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15/O
                         net (fo=1, routed)           0.000     9.449    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15_n_0
    SLICE_X71Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.850 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.850    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9_n_0
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.964    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4_n_0
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2_n_0
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.235 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.827    11.062    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[1]
    SLICE_X72Y32         LUT3 (Prop_lut3_I1_O)        0.329    11.391 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17/O
                         net (fo=1, routed)           0.000    11.391    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7_n_0
    SLICE_X72Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2_n_0
    SLICE_X72Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.121    13.272    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst_n_4
    SLICE_X74Y32         LUT3 (Prop_lut3_I1_O)        0.124    13.396 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20/O
                         net (fo=1, routed)           0.000    13.396    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.928 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.928    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.042 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.042    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.378 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.765    15.143    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_0[0]
    SLICE_X79Y32         LUT3 (Prop_lut3_I1_O)        0.299    15.442 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21/O
                         net (fo=1, routed)           0.000    15.442    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21_n_0
    SLICE_X79Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.840 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.840    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15_n_0
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.954 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.954    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10_n_0
    SLICE_X79Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.068 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.068    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.182    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.404 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.708    17.112    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_0[0]
    SLICE_X80Y34         LUT3 (Prop_lut3_I1_O)        0.299    17.411 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20/O
                         net (fo=1, routed)           0.000    17.411    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.812 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.812    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.926 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.926    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.040 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.040    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.154 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.154    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.376 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.710    19.086    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_47
    SLICE_X83Y37         LUT3 (Prop_lut3_I1_O)        0.299    19.385 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[6]_i_18/O
                         net (fo=1, routed)           0.000    19.385    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][14]_1[0]
    SLICE_X83Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.935    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10_n_0
    SLICE_X83Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.049    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5_n_0
    SLICE_X83Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.163    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3_n_0
    SLICE_X83Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.385 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.689    21.074    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_68
    SLICE_X82Y37         LUT3 (Prop_lut3_I1_O)        0.299    21.373 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[5]_i_20/O
                         net (fo=1, routed)           0.000    21.373    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][12]_0[1]
    SLICE_X82Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.749 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.749    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_15_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.866 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.866    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_10_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.983 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.983    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_5_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.100 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.100    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_3_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.319 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.832    23.151    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_78
    SLICE_X85Y38         LUT3 (Prop_lut3_I1_O)        0.295    23.446 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[4]_i_19/O
                         net (fo=1, routed)           0.000    23.446    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][10]_1[0]
    SLICE_X85Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_10_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.092 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.092    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.206 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.206    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_3_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.428 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.834    25.262    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_91
    SLICE_X76Y37         LUT3 (Prop_lut3_I1_O)        0.299    25.561 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[3]_i_21/O
                         net (fo=1, routed)           0.000    25.561    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][8]_0[0]
    SLICE_X76Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.959 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.959    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_15_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.073    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_10_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.187    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_5_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.301    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_3_n_0
    SLICE_X76Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.523 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.734    27.256    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_103
    SLICE_X72Y37         LUT3 (Prop_lut3_I1_O)        0.299    27.555 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[2]_i_18/O
                         net (fo=1, routed)           0.000    27.555    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][6]_1[1]
    SLICE_X72Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.105 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.105    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_10_n_0
    SLICE_X72Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.219 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.219    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_5_n_0
    SLICE_X72Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.333 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.333    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_3_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.555 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.337    28.892    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/sobel_reg[sqr][30]_5[0]
    SLICE_X75Y40         LUT1 (Prop_lut1_I0_O)        0.299    29.191 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    29.191    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[2]_i_1_n_0
    SLICE_X75Y40         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.557     9.736    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aclk
    SLICE_X75Y40         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[2]/C
                         clock pessimism              0.230     9.966    
                         clock uncertainty           -0.111     9.855    
    SLICE_X75Y40         FDCE (Setup_fdce_C_D)        0.031     9.886    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.886    
                         arrival time                         -29.191    
  -------------------------------------------------------------------
                         slack                                -19.305    

Slack (VIOLATED) :        -17.285ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.152ns  (logic 14.417ns (59.692%)  route 9.735ns (40.308%))
  Logic Levels:           58  (CARRY4=45 LUT1=2 LUT2=2 LUT3=9)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.740 - 7.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.728     3.022    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X71Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y36         FDCE (Prop_fdce_C_Q)         0.456     3.478 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.474     3.952    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/Q[10]
    SLICE_X68Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.076 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     4.076    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/A[2]
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.626 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.626    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.919 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.632     5.550    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[4]
    SLICE_X69Y35         LUT2 (Prop_lut2_I1_O)        0.373     5.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.324 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.324    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.438 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.125     7.564    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[3]
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.688    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.220 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.470 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.667     9.136    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[2]
    SLICE_X71Y32         LUT3 (Prop_lut3_I1_O)        0.313     9.449 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15/O
                         net (fo=1, routed)           0.000     9.449    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15_n_0
    SLICE_X71Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.850 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.850    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9_n_0
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.964    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4_n_0
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2_n_0
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.235 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.827    11.062    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[1]
    SLICE_X72Y32         LUT3 (Prop_lut3_I1_O)        0.329    11.391 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17/O
                         net (fo=1, routed)           0.000    11.391    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7_n_0
    SLICE_X72Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2_n_0
    SLICE_X72Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.121    13.272    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst_n_4
    SLICE_X74Y32         LUT3 (Prop_lut3_I1_O)        0.124    13.396 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20/O
                         net (fo=1, routed)           0.000    13.396    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.928 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.928    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.042 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.042    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.378 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.765    15.143    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_0[0]
    SLICE_X79Y32         LUT3 (Prop_lut3_I1_O)        0.299    15.442 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21/O
                         net (fo=1, routed)           0.000    15.442    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21_n_0
    SLICE_X79Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.840 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.840    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15_n_0
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.954 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.954    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10_n_0
    SLICE_X79Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.068 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.068    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.182    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.404 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.708    17.112    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_0[0]
    SLICE_X80Y34         LUT3 (Prop_lut3_I1_O)        0.299    17.411 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20/O
                         net (fo=1, routed)           0.000    17.411    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.812 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.812    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.926 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.926    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.040 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.040    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.154 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.154    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.376 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.710    19.086    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_47
    SLICE_X83Y37         LUT3 (Prop_lut3_I1_O)        0.299    19.385 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[6]_i_18/O
                         net (fo=1, routed)           0.000    19.385    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][14]_1[0]
    SLICE_X83Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.935    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10_n_0
    SLICE_X83Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.049    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5_n_0
    SLICE_X83Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.163    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3_n_0
    SLICE_X83Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.385 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.689    21.074    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_68
    SLICE_X82Y37         LUT3 (Prop_lut3_I1_O)        0.299    21.373 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[5]_i_20/O
                         net (fo=1, routed)           0.000    21.373    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][12]_0[1]
    SLICE_X82Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.749 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.749    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_15_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.866 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.866    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_10_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.983 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.983    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_5_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.100 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.100    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_3_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.319 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.832    23.151    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_78
    SLICE_X85Y38         LUT3 (Prop_lut3_I1_O)        0.295    23.446 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[4]_i_19/O
                         net (fo=1, routed)           0.000    23.446    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][10]_1[0]
    SLICE_X85Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_10_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.092 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.092    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.206 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.206    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_3_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.428 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.834    25.262    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_91
    SLICE_X76Y37         LUT3 (Prop_lut3_I1_O)        0.299    25.561 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[3]_i_21/O
                         net (fo=1, routed)           0.000    25.561    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][8]_0[0]
    SLICE_X76Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.959 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.959    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_15_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.073    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_10_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.187    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_5_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.301    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_3_n_0
    SLICE_X76Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.523 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.353    26.875    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/sobel_reg[sqr][30]_4[0]
    SLICE_X79Y41         LUT1 (Prop_lut1_I0_O)        0.299    27.174 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    27.174    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[3]_i_1_n_0
    SLICE_X79Y41         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.560     9.739    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aclk
    SLICE_X79Y41         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[3]/C
                         clock pessimism              0.230     9.969    
                         clock uncertainty           -0.111     9.858    
    SLICE_X79Y41         FDCE (Setup_fdce_C_D)        0.031     9.889    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                         -27.174    
  -------------------------------------------------------------------
                         slack                                -17.285    

Slack (VIOLATED) :        -15.169ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.037ns  (logic 13.156ns (59.700%)  route 8.881ns (40.300%))
  Logic Levels:           52  (CARRY4=40 LUT1=2 LUT2=2 LUT3=8)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.740 - 7.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.728     3.022    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X71Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y36         FDCE (Prop_fdce_C_Q)         0.456     3.478 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.474     3.952    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/Q[10]
    SLICE_X68Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.076 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     4.076    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/A[2]
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.626 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.626    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.919 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.632     5.550    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[4]
    SLICE_X69Y35         LUT2 (Prop_lut2_I1_O)        0.373     5.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.324 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.324    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.438 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.125     7.564    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[3]
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.688    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.220 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.470 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.667     9.136    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[2]
    SLICE_X71Y32         LUT3 (Prop_lut3_I1_O)        0.313     9.449 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15/O
                         net (fo=1, routed)           0.000     9.449    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15_n_0
    SLICE_X71Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.850 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.850    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9_n_0
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.964    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4_n_0
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2_n_0
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.235 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.827    11.062    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[1]
    SLICE_X72Y32         LUT3 (Prop_lut3_I1_O)        0.329    11.391 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17/O
                         net (fo=1, routed)           0.000    11.391    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7_n_0
    SLICE_X72Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2_n_0
    SLICE_X72Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.121    13.272    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst_n_4
    SLICE_X74Y32         LUT3 (Prop_lut3_I1_O)        0.124    13.396 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20/O
                         net (fo=1, routed)           0.000    13.396    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.928 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.928    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.042 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.042    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.378 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.765    15.143    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_0[0]
    SLICE_X79Y32         LUT3 (Prop_lut3_I1_O)        0.299    15.442 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21/O
                         net (fo=1, routed)           0.000    15.442    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21_n_0
    SLICE_X79Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.840 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.840    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15_n_0
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.954 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.954    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10_n_0
    SLICE_X79Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.068 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.068    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.182    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.404 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.708    17.112    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_0[0]
    SLICE_X80Y34         LUT3 (Prop_lut3_I1_O)        0.299    17.411 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20/O
                         net (fo=1, routed)           0.000    17.411    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.812 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.812    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.926 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.926    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.040 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.040    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.154 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.154    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.376 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.710    19.086    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_47
    SLICE_X83Y37         LUT3 (Prop_lut3_I1_O)        0.299    19.385 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[6]_i_18/O
                         net (fo=1, routed)           0.000    19.385    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][14]_1[0]
    SLICE_X83Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.935    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10_n_0
    SLICE_X83Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.049    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5_n_0
    SLICE_X83Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.163    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3_n_0
    SLICE_X83Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.385 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.689    21.074    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_68
    SLICE_X82Y37         LUT3 (Prop_lut3_I1_O)        0.299    21.373 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[5]_i_20/O
                         net (fo=1, routed)           0.000    21.373    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][12]_0[1]
    SLICE_X82Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.749 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.749    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_15_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.866 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.866    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_10_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.983 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.983    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_5_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.100 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.100    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_3_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.319 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.832    23.151    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_78
    SLICE_X85Y38         LUT3 (Prop_lut3_I1_O)        0.295    23.446 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[4]_i_19/O
                         net (fo=1, routed)           0.000    23.446    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][10]_1[0]
    SLICE_X85Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.978 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.978    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_10_n_0
    SLICE_X85Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.092 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.092    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_5_n_0
    SLICE_X85Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.206 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.206    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_3_n_0
    SLICE_X85Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.428 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.332    24.760    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/sobel_reg[sqr][30]_3[0]
    SLICE_X83Y41         LUT1 (Prop_lut1_I0_O)        0.299    25.059 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000    25.059    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[4]_i_1_n_0
    SLICE_X83Y41         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.561     9.740    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aclk
    SLICE_X83Y41         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[4]/C
                         clock pessimism              0.230     9.970    
                         clock uncertainty           -0.111     9.859    
    SLICE_X83Y41         FDCE (Setup_fdce_C_D)        0.031     9.890    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.890    
                         arrival time                         -25.059    
  -------------------------------------------------------------------
                         slack                                -15.169    

Slack (VIOLATED) :        -13.259ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.124ns  (logic 11.875ns (59.008%)  route 8.249ns (40.992%))
  Logic Levels:           47  (CARRY4=36 LUT1=2 LUT2=2 LUT3=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.740 - 7.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.728     3.022    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X71Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y36         FDCE (Prop_fdce_C_Q)         0.456     3.478 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.474     3.952    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/Q[10]
    SLICE_X68Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.076 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     4.076    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/A[2]
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.626 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.626    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.919 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.632     5.550    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[4]
    SLICE_X69Y35         LUT2 (Prop_lut2_I1_O)        0.373     5.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.324 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.324    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.438 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.125     7.564    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[3]
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.688    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.220 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.470 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.667     9.136    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[2]
    SLICE_X71Y32         LUT3 (Prop_lut3_I1_O)        0.313     9.449 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15/O
                         net (fo=1, routed)           0.000     9.449    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15_n_0
    SLICE_X71Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.850 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.850    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9_n_0
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.964    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4_n_0
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2_n_0
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.235 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.827    11.062    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[1]
    SLICE_X72Y32         LUT3 (Prop_lut3_I1_O)        0.329    11.391 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17/O
                         net (fo=1, routed)           0.000    11.391    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7_n_0
    SLICE_X72Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2_n_0
    SLICE_X72Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.121    13.272    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst_n_4
    SLICE_X74Y32         LUT3 (Prop_lut3_I1_O)        0.124    13.396 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20/O
                         net (fo=1, routed)           0.000    13.396    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.928 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.928    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.042 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.042    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.378 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.765    15.143    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_0[0]
    SLICE_X79Y32         LUT3 (Prop_lut3_I1_O)        0.299    15.442 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21/O
                         net (fo=1, routed)           0.000    15.442    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21_n_0
    SLICE_X79Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.840 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.840    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15_n_0
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.954 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.954    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10_n_0
    SLICE_X79Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.068 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.068    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.182    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.404 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.708    17.112    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_0[0]
    SLICE_X80Y34         LUT3 (Prop_lut3_I1_O)        0.299    17.411 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20/O
                         net (fo=1, routed)           0.000    17.411    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.812 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.812    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.926 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.926    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.040 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.040    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.154 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.154    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.376 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.710    19.086    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_47
    SLICE_X83Y37         LUT3 (Prop_lut3_I1_O)        0.299    19.385 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[6]_i_18/O
                         net (fo=1, routed)           0.000    19.385    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][14]_1[0]
    SLICE_X83Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.935    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10_n_0
    SLICE_X83Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.049    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5_n_0
    SLICE_X83Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.163    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3_n_0
    SLICE_X83Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.385 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.689    21.074    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_68
    SLICE_X82Y37         LUT3 (Prop_lut3_I1_O)        0.299    21.373 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[5]_i_20/O
                         net (fo=1, routed)           0.000    21.373    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][12]_0[1]
    SLICE_X82Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.749 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.749    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_15_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.866 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.866    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_10_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.983 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.983    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_5_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.100 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.100    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_3_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.319 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.532    22.851    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/sobel_reg[sqr][30]_2[0]
    SLICE_X78Y41         LUT1 (Prop_lut1_I0_O)        0.295    23.146 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    23.146    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[5]_i_1_n_0
    SLICE_X78Y41         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.560     9.739    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aclk
    SLICE_X78Y41         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[5]/C
                         clock pessimism              0.230     9.969    
                         clock uncertainty           -0.111     9.858    
    SLICE_X78Y41         FDCE (Setup_fdce_C_D)        0.029     9.887    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          9.887    
                         arrival time                         -23.146    
  -------------------------------------------------------------------
                         slack                                -13.259    

Slack (VIOLATED) :        -11.188ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.055ns  (logic 10.634ns (58.899%)  route 7.421ns (41.101%))
  Logic Levels:           41  (CARRY4=31 LUT1=2 LUT2=2 LUT3=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 9.739 - 7.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.728     3.022    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X71Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y36         FDCE (Prop_fdce_C_Q)         0.456     3.478 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.474     3.952    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/Q[10]
    SLICE_X68Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.076 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     4.076    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/A[2]
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.626 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.626    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.919 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.632     5.550    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[4]
    SLICE_X69Y35         LUT2 (Prop_lut2_I1_O)        0.373     5.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.324 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.324    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.438 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.125     7.564    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[3]
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.688    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.220 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.470 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.667     9.136    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[2]
    SLICE_X71Y32         LUT3 (Prop_lut3_I1_O)        0.313     9.449 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15/O
                         net (fo=1, routed)           0.000     9.449    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15_n_0
    SLICE_X71Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.850 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.850    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9_n_0
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.964    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4_n_0
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2_n_0
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.235 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.827    11.062    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[1]
    SLICE_X72Y32         LUT3 (Prop_lut3_I1_O)        0.329    11.391 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17/O
                         net (fo=1, routed)           0.000    11.391    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7_n_0
    SLICE_X72Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2_n_0
    SLICE_X72Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.121    13.272    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst_n_4
    SLICE_X74Y32         LUT3 (Prop_lut3_I1_O)        0.124    13.396 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20/O
                         net (fo=1, routed)           0.000    13.396    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.928 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.928    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.042 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.042    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.378 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.765    15.143    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_0[0]
    SLICE_X79Y32         LUT3 (Prop_lut3_I1_O)        0.299    15.442 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21/O
                         net (fo=1, routed)           0.000    15.442    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21_n_0
    SLICE_X79Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.840 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.840    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15_n_0
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.954 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.954    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10_n_0
    SLICE_X79Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.068 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.068    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.182    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.404 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.708    17.112    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_0[0]
    SLICE_X80Y34         LUT3 (Prop_lut3_I1_O)        0.299    17.411 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20/O
                         net (fo=1, routed)           0.000    17.411    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.812 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.812    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.926 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.926    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.040 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.040    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.154 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.154    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.376 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.710    19.086    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0_n_47
    SLICE_X83Y37         LUT3 (Prop_lut3_I1_O)        0.299    19.385 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/data_out[6]_i_18/O
                         net (fo=1, routed)           0.000    19.385    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][14]_1[0]
    SLICE_X83Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.935    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_10_n_0
    SLICE_X83Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.049    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_5_n_0
    SLICE_X83Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.163    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_3_n_0
    SLICE_X83Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.385 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.393    20.778    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/sobel_reg[sqr][30]_1[0]
    SLICE_X81Y40         LUT1 (Prop_lut1_I0_O)        0.299    21.077 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    21.077    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[6]_i_1_n_0
    SLICE_X81Y40         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.560     9.739    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aclk
    SLICE_X81Y40         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[6]/C
                         clock pessimism              0.230     9.969    
                         clock uncertainty           -0.111     9.858    
    SLICE_X81Y40         FDCE (Setup_fdce_C_D)        0.031     9.889    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                         -21.077    
  -------------------------------------------------------------------
                         slack                                -11.188    

Slack (VIOLATED) :        -9.157ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.025ns  (logic 9.335ns (58.255%)  route 6.690ns (41.745%))
  Logic Levels:           36  (CARRY4=27 LUT1=2 LUT2=2 LUT3=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 9.739 - 7.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.728     3.022    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X71Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y36         FDCE (Prop_fdce_C_Q)         0.456     3.478 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.474     3.952    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/Q[10]
    SLICE_X68Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.076 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     4.076    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/A[2]
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.626 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.626    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.919 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.632     5.550    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[4]
    SLICE_X69Y35         LUT2 (Prop_lut2_I1_O)        0.373     5.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.324 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.324    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.438 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.125     7.564    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[3]
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.688    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.220 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.470 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.667     9.136    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[2]
    SLICE_X71Y32         LUT3 (Prop_lut3_I1_O)        0.313     9.449 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15/O
                         net (fo=1, routed)           0.000     9.449    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15_n_0
    SLICE_X71Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.850 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.850    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9_n_0
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.964    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4_n_0
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2_n_0
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.235 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.827    11.062    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[1]
    SLICE_X72Y32         LUT3 (Prop_lut3_I1_O)        0.329    11.391 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17/O
                         net (fo=1, routed)           0.000    11.391    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7_n_0
    SLICE_X72Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2_n_0
    SLICE_X72Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.121    13.272    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst_n_4
    SLICE_X74Y32         LUT3 (Prop_lut3_I1_O)        0.124    13.396 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20/O
                         net (fo=1, routed)           0.000    13.396    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.928 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.928    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.042 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.042    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.378 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.765    15.143    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_0[0]
    SLICE_X79Y32         LUT3 (Prop_lut3_I1_O)        0.299    15.442 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21/O
                         net (fo=1, routed)           0.000    15.442    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21_n_0
    SLICE_X79Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.840 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.840    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15_n_0
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.954 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.954    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10_n_0
    SLICE_X79Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.068 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.068    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.182    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.404 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.708    17.112    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_0[0]
    SLICE_X80Y34         LUT3 (Prop_lut3_I1_O)        0.299    17.411 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20/O
                         net (fo=1, routed)           0.000    17.411    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[7]_i_20_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.812 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.812    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_15_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.926 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.926    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_10_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.040 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.040    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_5_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.154 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.154    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_3_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.376 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.372    18.748    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/sobel_reg[sqr][30]_0[0]
    SLICE_X81Y39         LUT1 (Prop_lut1_I0_O)        0.299    19.047 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    19.047    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[7]_i_1_n_0
    SLICE_X81Y39         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.560     9.739    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aclk
    SLICE_X81Y39         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[7]/C
                         clock pessimism              0.230     9.969    
                         clock uncertainty           -0.111     9.858    
    SLICE_X81Y39         FDCE (Setup_fdce_C_D)        0.031     9.889    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                         -19.047    
  -------------------------------------------------------------------
                         slack                                 -9.157    

Slack (VIOLATED) :        -7.205ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.066ns  (logic 8.071ns (57.379%)  route 5.995ns (42.620%))
  Logic Levels:           30  (CARRY4=22 LUT1=2 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 9.735 - 7.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.728     3.022    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X71Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y36         FDCE (Prop_fdce_C_Q)         0.456     3.478 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.474     3.952    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/Q[10]
    SLICE_X68Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.076 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     4.076    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/A[2]
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.626 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.626    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.919 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.632     5.550    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[4]
    SLICE_X69Y35         LUT2 (Prop_lut2_I1_O)        0.373     5.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.324 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.324    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.438 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.125     7.564    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[3]
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.688    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.220 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.470 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.667     9.136    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[2]
    SLICE_X71Y32         LUT3 (Prop_lut3_I1_O)        0.313     9.449 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15/O
                         net (fo=1, routed)           0.000     9.449    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15_n_0
    SLICE_X71Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.850 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.850    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9_n_0
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.964    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4_n_0
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2_n_0
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.235 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.827    11.062    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[1]
    SLICE_X72Y32         LUT3 (Prop_lut3_I1_O)        0.329    11.391 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17/O
                         net (fo=1, routed)           0.000    11.391    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7_n_0
    SLICE_X72Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2_n_0
    SLICE_X72Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.121    13.272    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst_n_4
    SLICE_X74Y32         LUT3 (Prop_lut3_I1_O)        0.124    13.396 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20/O
                         net (fo=1, routed)           0.000    13.396    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.928 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.928    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.042 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.042    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.378 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.765    15.143    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_0[0]
    SLICE_X79Y32         LUT3 (Prop_lut3_I1_O)        0.299    15.442 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21/O
                         net (fo=1, routed)           0.000    15.442    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[8]_i_21_n_0
    SLICE_X79Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.840 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.840    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_15_n_0
    SLICE_X79Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.954 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.954    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_10_n_0
    SLICE_X79Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.068 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.068    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_5_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.182    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.404 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.385    16.789    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/sobel_reg[sqr][16][0]
    SLICE_X78Y35         LUT1 (Prop_lut1_I0_O)        0.299    17.088 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[8]_i_1/O
                         net (fo=1, routed)           0.000    17.088    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[8]_i_1_n_0
    SLICE_X78Y35         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.556     9.735    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aclk
    SLICE_X78Y35         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[8]/C
                         clock pessimism              0.230     9.965    
                         clock uncertainty           -0.111     9.854    
    SLICE_X78Y35         FDCE (Setup_fdce_C_D)        0.029     9.883    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          9.883    
                         arrival time                         -17.088    
  -------------------------------------------------------------------
                         slack                                 -7.205    

Slack (VIOLATED) :        -5.284ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.143ns  (logic 6.810ns (56.082%)  route 5.333ns (43.918%))
  Logic Levels:           24  (CARRY4=17 LUT1=2 LUT2=2 LUT3=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.733 - 7.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.728     3.022    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X71Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y36         FDCE (Prop_fdce_C_Q)         0.456     3.478 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/sobel_reg[sqr][30]/Q
                         net (fo=20, routed)          0.474     3.952    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/Q[10]
    SLICE_X68Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.076 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[14]_i_7/O
                         net (fo=1, routed)           0.000     4.076    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/A[2]
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.626 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.626    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_2_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.919 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.632     5.550    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[4]
    SLICE_X69Y35         LUT2 (Prop_lut2_I1_O)        0.373     5.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7/O
                         net (fo=1, routed)           0.000     5.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[13]_i_7_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.324 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.324    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_2_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.438 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.125     7.564    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[3]
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10/O
                         net (fo=1, routed)           0.000     7.688    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[12]_i_10_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.220 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.220    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_2_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.470 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.667     9.136    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[2]
    SLICE_X71Y32         LUT3 (Prop_lut3_I1_O)        0.313     9.449 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15/O
                         net (fo=1, routed)           0.000     9.449    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[11]_i_15_n_0
    SLICE_X71Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.850 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.850    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_9_n_0
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.964 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.964    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_4_n_0
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.078 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.078    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_2_n_0
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.235 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.827    11.062    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/D[1]
    SLICE_X72Y32         LUT3 (Prop_lut3_I1_O)        0.329    11.391 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17/O
                         net (fo=1, routed)           0.000    11.391    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[10]_i_17_n_0
    SLICE_X72Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.923 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.923    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_7_n_0
    SLICE_X72Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_2_n_0
    SLICE_X72Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          1.121    13.272    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst_n_4
    SLICE_X74Y32         LUT3 (Prop_lut3_I1_O)        0.124    13.396 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20/O
                         net (fo=1, routed)           0.000    13.396    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out[9]_i_20_n_0
    SLICE_X74Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.928 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.928    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_10_n_0
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.042 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.042    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_5_n_0
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.156 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.156    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_3_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.378 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.488    14.866    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/sobel_reg[sqr][18][0]
    SLICE_X75Y36         LUT1 (Prop_lut1_I0_O)        0.299    15.165 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000    15.165    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out[9]_i_1_n_0
    SLICE_X75Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.554     9.733    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aclk
    SLICE_X75Y36         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[9]/C
                         clock pessimism              0.230     9.963    
                         clock uncertainty           -0.111     9.852    
    SLICE_X75Y36         FDCE (Setup_fdce_C_D)        0.029     9.881    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                         -15.165    
  -------------------------------------------------------------------
                         slack                                 -5.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/configReg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/bl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.551%)  route 0.207ns (59.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.548     0.884    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/m_axis_mm2s_aclk
    SLICE_X51Y28         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/configReg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/configReg3_reg[1]/Q
                         net (fo=1, routed)           0.207     1.231    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/configReg3[1]
    SLICE_X49Y26         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/bl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.814     1.180    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/m_axis_mm2s_aclk
    SLICE_X49Y26         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/bl_reg[1]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)         0.070     1.215    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/bl_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.631%)  route 0.189ns (50.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.563     0.899    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X39Y47         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]/Q
                         net (fo=1, routed)           0.189     1.228    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]
    SLICE_X37Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.273 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[40]_i_1/O
                         net (fo=1, routed)           0.000     1.273    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/D[25]
    SLICE_X37Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.825     1.191    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X37Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[40]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.293%)  route 0.216ns (53.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.557     0.893    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/m_axi_s2mm_aclk
    SLICE_X49Y36         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_reg/Q
                         net (fo=8, routed)           0.216     1.249    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/repeat_frame
    SLICE_X50Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.294 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3/O
                         net (fo=1, routed)           0.000     1.294    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0
    SLICE_X50Y38         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.823     1.189    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/m_axi_s2mm_aclk
    SLICE_X50Y38         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y38         FDRE (Hold_fdre_C_D)         0.120     1.274    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.574%)  route 0.197ns (51.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.584     0.920    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X57Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]/Q
                         net (fo=3, routed)           0.197     1.257    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_AXI_DMA_INTRPT/p_71_out[3]
    SLICE_X57Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.302 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.302    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_AXI_DMA_INTRPT/p_2_in[3]
    SLICE_X57Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.848     1.214    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_AXI_DMA_INTRPT/m_axi_mm2s_aclk
    SLICE_X57Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.092     1.276    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.350ns (81.796%)  route 0.078ns (18.204%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.565     0.901    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X35Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[6]/Q
                         net (fo=11, routed)          0.077     1.119    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg_n_0_[6]
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.164 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3[7]_i_3/O
                         net (fo=1, routed)           0.000     1.164    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3[7]_i_3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.275 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.275    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.328 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.328    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_im2[8]
    SLICE_X34Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.826     1.192    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X34Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[8]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.296    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/src_send_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.057%)  route 0.220ns (60.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.554     0.890    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/out
    SLICE_X49Y91         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/src_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/src_send_reg/Q
                         net (fo=2, routed)           0.220     1.251    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_send
    SLICE_X51Y93         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.820     1.186    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_clk
    SLICE_X51Y93         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.066     1.217    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.592     0.928    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y34          FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.069 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][14]/Q
                         net (fo=1, routed)           0.106     1.175    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lsig_combined_data[10]
    RAMB36_X0Y7          RAMB36E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.902     1.268    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.985    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.155     1.140    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.589     0.924    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y31          FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][2]/Q
                         net (fo=1, routed)           0.106     1.172    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lsig_combined_data[34]
    RAMB18_X0Y12         RAMB18E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.898     1.264    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB18_X0Y12         RAMB18E1                                     r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.981    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.155     1.136    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.554%)  route 0.225ns (61.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.557     0.893    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X47Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[14]/Q
                         net (fo=2, routed)           0.225     1.258    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31][14]
    SLICE_X50Y48         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.826     1.192    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X50Y48         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.060     1.222    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.626     0.962    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y48          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.218     1.321    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X6Y48          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.895     1.261    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y48          RAMD32                                       r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X6Y48          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.285    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X0Y16  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB18_X0Y16  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y9   zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y9   zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X0Y12  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB18_X0Y12  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y7   zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y7   zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X2Y1   zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/rowbuffer_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB36_X2Y1   zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/rowbuffer_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X20Y32  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X20Y32  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y45   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y45   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y45   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X6Y45   zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X30Y56  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        5.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 1.031ns (13.766%)  route 6.458ns (86.234%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 15.737 - 12.999 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.637     2.931    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X52Y60         FDSE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDSE (Prop_fdse_C_Q)         0.456     3.387 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_araddr_reg[4]/Q
                         net (fo=128, routed)         4.831     8.218    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/sel0[2]
    SLICE_X95Y37         MUXF7 (Prop_muxf7_S_O)       0.276     8.494 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_rdata_reg[0]_i_4/O
                         net (fo=1, routed)           1.627    10.121    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_rdata_reg[0]_i_4_n_0
    SLICE_X75Y44         LUT6 (Prop_lut6_I3_O)        0.299    10.420 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    10.420    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/reg_data_out__0[0]
    SLICE_X75Y44         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.559    15.737    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X75Y44         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.115    15.852    
                         clock uncertainty           -0.198    15.654    
    SLICE_X75Y44         FDRE (Setup_fdre_C_D)        0.029    15.683    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         15.683    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 3.461ns (49.498%)  route 3.531ns (50.502%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 15.701 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.648     2.942    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X32Y62         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.909     4.329    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.301     4.630 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.630    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.163 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.163    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.280 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.280    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.397 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.397    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.514    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.829 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__4/O[3]
                         net (fo=2, routed)           0.920     6.750    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp[24]
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.307     7.057 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.057    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_8_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.589 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.589    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.710     8.569    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp
    SLICE_X29Y67         LUT3 (Prop_lut3_I2_O)        0.373     8.942 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.992     9.934    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X29Y60         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.523    15.701    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X29Y60         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[4]/C
                         clock pessimism              0.229    15.930    
                         clock uncertainty           -0.198    15.732    
    SLICE_X29Y60         FDRE (Setup_fdre_C_R)       -0.429    15.303    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 3.461ns (49.498%)  route 3.531ns (50.502%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 15.701 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.648     2.942    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X32Y62         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.909     4.329    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.301     4.630 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.630    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.163 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.163    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.280 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.280    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.397 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.397    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.514    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.829 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__4/O[3]
                         net (fo=2, routed)           0.920     6.750    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp[24]
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.307     7.057 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.057    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_8_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.589 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.589    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.710     8.569    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp
    SLICE_X29Y67         LUT3 (Prop_lut3_I2_O)        0.373     8.942 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.992     9.934    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X29Y60         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.523    15.701    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X29Y60         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[5]/C
                         clock pessimism              0.229    15.930    
                         clock uncertainty           -0.198    15.732    
    SLICE_X29Y60         FDRE (Setup_fdre_C_R)       -0.429    15.303    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 3.461ns (49.498%)  route 3.531ns (50.502%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 15.701 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.648     2.942    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X32Y62         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.909     4.329    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.301     4.630 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.630    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.163 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.163    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.280 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.280    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.397 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.397    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.514    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.829 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__4/O[3]
                         net (fo=2, routed)           0.920     6.750    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp[24]
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.307     7.057 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.057    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_8_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.589 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.589    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.710     8.569    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp
    SLICE_X29Y67         LUT3 (Prop_lut3_I2_O)        0.373     8.942 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.992     9.934    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X29Y60         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.523    15.701    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X29Y60         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[6]/C
                         clock pessimism              0.229    15.930    
                         clock uncertainty           -0.198    15.732    
    SLICE_X29Y60         FDRE (Setup_fdre_C_R)       -0.429    15.303    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 3.461ns (49.498%)  route 3.531ns (50.502%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 15.701 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.648     2.942    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X32Y62         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.909     4.329    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.301     4.630 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.630    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.163 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.163    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.280 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.280    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.397 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.397    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.514    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.829 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__4/O[3]
                         net (fo=2, routed)           0.920     6.750    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp[24]
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.307     7.057 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.057    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_8_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.589 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.589    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.710     8.569    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp
    SLICE_X29Y67         LUT3 (Prop_lut3_I2_O)        0.373     8.942 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.992     9.934    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X29Y60         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.523    15.701    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X29Y60         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[7]/C
                         clock pessimism              0.229    15.930    
                         clock uncertainty           -0.198    15.732    
    SLICE_X29Y60         FDRE (Setup_fdre_C_R)       -0.429    15.303    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 0.642ns (9.392%)  route 6.193ns (90.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 15.797 - 12.999 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.650     2.944    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X36Y59         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          1.525     4.987    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aresetn
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.124     5.111 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awready_i_1/O
                         net (fo=977, routed)         4.668     9.779    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awready_i_1_n_0
    SLICE_X95Y36         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.619    15.797    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X95Y36         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[0]/C
                         clock pessimism              0.115    15.912    
                         clock uncertainty           -0.198    15.714    
    SLICE_X95Y36         FDRE (Setup_fdre_C_R)       -0.429    15.285    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[0]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 0.642ns (9.392%)  route 6.193ns (90.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 15.797 - 12.999 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.650     2.944    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X36Y59         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          1.525     4.987    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aresetn
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.124     5.111 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awready_i_1/O
                         net (fo=977, routed)         4.668     9.779    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awready_i_1_n_0
    SLICE_X95Y36         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.619    15.797    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X95Y36         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[2]/C
                         clock pessimism              0.115    15.912    
                         clock uncertainty           -0.198    15.714    
    SLICE_X95Y36         FDRE (Setup_fdre_C_R)       -0.429    15.285    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[2]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 0.642ns (9.392%)  route 6.193ns (90.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 15.797 - 12.999 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.650     2.944    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X36Y59         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          1.525     4.987    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aresetn
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.124     5.111 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awready_i_1/O
                         net (fo=977, routed)         4.668     9.779    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awready_i_1_n_0
    SLICE_X95Y36         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.619    15.797    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X95Y36         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[4]/C
                         clock pessimism              0.115    15.912    
                         clock uncertainty           -0.198    15.714    
    SLICE_X95Y36         FDRE (Setup_fdre_C_R)       -0.429    15.285    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[4]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 0.642ns (9.392%)  route 6.193ns (90.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 15.797 - 12.999 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.650     2.944    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/slowest_sync_clk
    SLICE_X36Y59         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=24, routed)          1.525     4.987    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aresetn
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.124     5.111 r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awready_i_1/O
                         net (fo=977, routed)         4.668     9.779    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awready_i_1_n_0
    SLICE_X95Y36         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.619    15.797    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X95Y36         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[5]/C
                         clock pessimism              0.115    15.912    
                         clock uncertainty           -0.198    15.714    
    SLICE_X95Y36         FDRE (Setup_fdre_C_R)       -0.429    15.285    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/slv_reg8_reg[5]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_2 rise@12.999ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 3.461ns (50.539%)  route 3.387ns (49.461%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 15.699 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.648     2.942    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X32Y62         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.478     3.420 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.909     4.329    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.301     4.630 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.630    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.163 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.163    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.280 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.280    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.397 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.397    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.514    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.829 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp_carry__4/O[3]
                         net (fo=2, routed)           0.920     6.750    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/minusOp[24]
    SLICE_X31Y65         LUT4 (Prop_lut4_I2_O)        0.307     7.057 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.057    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_i_8_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.589 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.589    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.710     8.569    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/geqOp
    SLICE_X29Y67         LUT3 (Prop_lut3_I2_O)        0.373     8.942 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.848     9.790    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X29Y62         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    14.087    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        1.521    15.699    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X29Y62         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[12]/C
                         clock pessimism              0.229    15.928    
                         clock uncertainty           -0.198    15.730    
    SLICE_X29Y62         FDRE (Setup_fdre_C_R)       -0.429    15.301    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u2_freq_ce/freq_cnt_s_reg[12]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.275%)  route 0.209ns (59.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.586     0.922    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axi_lite_aclk
    SLICE_X67Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg/Q
                         net (fo=8, routed)           0.209     1.272    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/lite_min_assert_sftrst
    SLICE_X66Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.849     1.215    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X66Y50         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                         clock pessimism             -0.030     1.185    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.063     1.248    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.703%)  route 0.115ns (38.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.660     0.996    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X56Y100        FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[0]/Q
                         net (fo=1, routed)           0.115     1.252    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip_irpt_enable_reg_reg[7][0]
    SLICE_X57Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.297 r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.297    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Data[31]
    SLICE_X57Y99         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.848     1.214    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y99         FDRE                                         r  zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.092     1.271    zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.768%)  route 0.194ns (54.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.559     0.895    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y49         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]/Q
                         net (fo=1, routed)           0.194     1.253    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_in[23]
    SLICE_X50Y55         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.820     1.186    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X50Y55         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[23]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.063     1.219    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.684%)  route 0.243ns (63.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.552     0.888    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_clk
    SLICE_X47Y65         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.243     1.272    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_awaddr[0]
    SLICE_X51Y59         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.819     1.185    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/config_axis_aclk
    SLICE_X51Y59         FDRE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.070     1.220    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod9_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.718%)  route 0.243ns (63.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.559     0.895    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X52Y47         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]/Q
                         net (fo=1, routed)           0.243     1.279    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_in[0]
    SLICE_X51Y55         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.820     1.186    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X51Y55         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[0]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.070     1.226    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.312%)  route 0.247ns (63.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.559     0.895    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X52Y47         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]/Q
                         net (fo=1, routed)           0.247     1.283    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_in[18]
    SLICE_X51Y55         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.820     1.186    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X51Y55         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[18]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.070     1.226    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.765%)  route 0.253ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.557     0.893    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y99         FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=29, routed)          0.253     1.287    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X45Y100        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.911     1.277    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.765%)  route 0.253ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.557     0.893    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y99         FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=29, routed)          0.253     1.287    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X45Y100        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.911     1.277    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.765%)  route 0.253ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.557     0.893    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y99         FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=29, routed)          0.253     1.287    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X45Y100        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.911     1.277    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.474%)  route 0.256ns (64.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.558     0.894    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y46         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]/Q
                         net (fo=1, routed)           0.256     1.291    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_in[1]
    SLICE_X50Y55         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3528, routed)        0.820     1.186    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X50Y55         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[1]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.059     1.215    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB18_X2Y22    zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0/U0/u4_sine/sine_s_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.999      10.844     BUFGCTRL_X0Y17  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X40Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X40Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X40Y110   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X40Y108   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X41Y110   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X40Y109   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X43Y110   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X43Y110   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X34Y61    zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X58Y54    zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X46Y107   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X42Y108   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.499       5.519      SLICE_X42Y108   zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
  To Clock:  zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Setup :            0  Failing Endpoints,  Worst Slack        0.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.594ns (28.077%)  route 4.083ns (71.923%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 8.293 - 6.735 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.637     1.640    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          2.422     4.518    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X26Y21         LUT4 (Prop_lut4_I1_O)        0.150     4.668 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[3]_i_6/O
                         net (fo=4, routed)           0.826     5.494    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[3]_i_6_n_0
    SLICE_X24Y21         LUT6 (Prop_lut6_I0_O)        0.348     5.842 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_8/O
                         net (fo=1, routed)           0.000     5.842    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_8_n_0
    SLICE_X24Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     6.059 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.548     6.607    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_6_n_0
    SLICE_X25Y22         LUT3 (Prop_lut3_I2_O)        0.299     6.906 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           0.287     7.193    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_4_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.317 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.317    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.555     8.293    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vid_io_out_clk
    SLICE_X27Y22         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000     8.293    
                         clock uncertainty           -0.107     8.186    
    SLICE_X27Y22         FDRE (Setup_fdre_C_D)        0.029     8.215    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.704ns (14.256%)  route 4.234ns (85.744%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 8.340 - 6.735 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.637     1.640    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          2.592     4.688    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.812 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          0.808     5.620    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X18Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.744 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.834     6.578    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X0Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.603     8.340    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.340    
                         clock uncertainty           -0.107     8.233    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.790    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.704ns (14.276%)  route 4.228ns (85.725%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 8.340 - 6.735 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.637     1.640    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          2.592     4.688    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.812 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          0.804     5.616    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X18Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.740 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=1, routed)           0.831     6.572    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_regout_en
    RAMB36_X0Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.603     8.340    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y4          RAMB36E1                                     r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.340    
                         clock uncertainty           -0.107     8.233    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     7.873    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.873    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.704ns (14.285%)  route 4.224ns (85.715%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 8.304 - 6.735 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.637     1.640    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          2.592     4.688    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.812 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          1.041     5.853    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X19Y19         LUT4 (Prop_lut4_I1_O)        0.124     5.977 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.591     6.568    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X19Y19         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.566     8.304    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X19Y19         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.107     8.197    
    SLICE_X19Y19         FDCE (Setup_fdce_C_CE)      -0.205     7.992    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.704ns (14.285%)  route 4.224ns (85.715%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 8.304 - 6.735 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.637     1.640    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          2.592     4.688    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.812 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          1.041     5.853    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X19Y19         LUT4 (Prop_lut4_I1_O)        0.124     5.977 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.591     6.568    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X19Y19         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.566     8.304    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X19Y19         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.107     8.197    
    SLICE_X19Y19         FDCE (Setup_fdce_C_CE)      -0.205     7.992    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.704ns (14.285%)  route 4.224ns (85.715%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 8.304 - 6.735 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.637     1.640    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          2.592     4.688    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.812 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          1.041     5.853    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X19Y19         LUT4 (Prop_lut4_I1_O)        0.124     5.977 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.591     6.568    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X19Y19         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.566     8.304    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X19Y19         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.107     8.197    
    SLICE_X19Y19         FDCE (Setup_fdce_C_CE)      -0.205     7.992    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.704ns (14.285%)  route 4.224ns (85.715%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 8.304 - 6.735 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.637     1.640    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          2.592     4.688    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.812 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          1.041     5.853    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X19Y19         LUT4 (Prop_lut4_I1_O)        0.124     5.977 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.591     6.568    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X19Y19         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.566     8.304    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X19Y19         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.107     8.197    
    SLICE_X19Y19         FDCE (Setup_fdce_C_CE)      -0.205     7.992    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.704ns (14.285%)  route 4.224ns (85.715%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 8.304 - 6.735 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.637     1.640    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          2.592     4.688    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.812 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          1.041     5.853    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X19Y19         LUT4 (Prop_lut4_I1_O)        0.124     5.977 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.591     6.568    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X19Y19         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.566     8.304    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X19Y19         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.107     8.197    
    SLICE_X19Y19         FDCE (Setup_fdce_C_CE)      -0.205     7.992    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 0.704ns (14.049%)  route 4.307ns (85.951%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 8.304 - 6.735 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.637     1.640    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          2.592     4.688    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.812 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          0.926     5.738    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/rd_en
    SLICE_X19Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.862 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.789     6.651    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X19Y20         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.566     8.304    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X19Y20         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.000     8.304    
                         clock uncertainty           -0.107     8.197    
    SLICE_X19Y20         FDPE (Setup_fdpe_C_D)       -0.108     8.089    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          8.089    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.704ns (14.437%)  route 4.172ns (85.563%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 8.305 - 6.735 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.637     1.640    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y72         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=11, routed)          2.592     4.688    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/vtg_active_video
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     4.812 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/SYNC_INST/in_data_mux[15]_i_1/O
                         net (fo=26, routed)          1.041     5.853    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X19Y19         LUT4 (Prop_lut4_I1_O)        0.124     5.977 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.540     6.516    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X18Y18         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.567     8.305    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y18         FDCE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.000     8.305    
                         clock uncertainty           -0.107     8.198    
    SLICE_X18Y18         FDCE (Setup_fdce_C_CE)      -0.169     8.029    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  1.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.212%)  route 0.207ns (55.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.549     0.551    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y83         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][5]/Q
                         net (fo=1, routed)           0.207     0.922    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/D[5]
    SLICE_X49Y81         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.817     0.819    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X49Y81         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.075     0.889    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.268%)  route 0.218ns (60.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.551     0.553    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y82         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDSE (Prop_fdse_C_Q)         0.141     0.694 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][10]/Q
                         net (fo=2, routed)           0.218     0.912    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/genr_regs[1066]
    SLICE_X50Y83         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.815     0.817    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y83         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][10]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X50Y83         FDSE (Hold_fdse_C_D)         0.063     0.875    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][10]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.248ns (56.558%)  route 0.190ns (43.443%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.552     0.554    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X48Y83         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/Q
                         net (fo=1, routed)           0.190     0.885    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14[9]
    SLICE_X50Y85         LUT5 (Prop_lut5_I2_O)        0.045     0.930 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[9]_i_2/O
                         net (fo=1, routed)           0.000     0.930    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]
    SLICE_X50Y85         MUXF7 (Prop_muxf7_I0_O)      0.062     0.992 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.992    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_568
    SLICE_X50Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.817     0.819    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y85         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.134     0.948    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.248ns (58.923%)  route 0.173ns (41.077%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.544     0.546    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y71         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]/Q
                         net (fo=1, routed)           0.173     0.860    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5[17]
    SLICE_X45Y70         LUT5 (Prop_lut5_I0_O)        0.045     0.905 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[17]_i_2/O
                         net (fo=1, routed)           0.000     0.905    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]
    SLICE_X45Y70         MUXF7 (Prop_muxf7_I0_O)      0.062     0.967 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     0.967    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_560
    SLICE_X45Y70         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.815     0.817    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X45Y70         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.105     0.917    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.402%)  route 0.246ns (63.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.548     0.550    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][2]/Q
                         net (fo=2, routed)           0.246     0.937    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/genr_regs[994]
    SLICE_X45Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.818     0.820    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X45Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][2]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X45Y82         FDRE (Hold_fdre_C_D)         0.072     0.887    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][2]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.839%)  route 0.190ns (56.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.541     0.543    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y74         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.148     0.691 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][24]/Q
                         net (fo=2, routed)           0.190     0.880    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/p_20_in
    SLICE_X49Y73         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.811     0.813    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y73         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][24]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.019     0.827    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][24]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.475%)  route 0.246ns (63.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.544     0.546    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y77         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0]/Q
                         net (fo=2, routed)           0.246     0.932    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/time_control_regs2_int[20][0]
    SLICE_X44Y76         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.811     0.813    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X44Y76         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][0]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X44Y76         FDRE (Hold_fdre_C_D)         0.070     0.878    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][0]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.855%)  route 0.202ns (55.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.549     0.551    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y83         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][5]/Q
                         net (fo=1, routed)           0.202     0.916    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[16][5]
    SLICE_X49Y81         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.817     0.819    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X49Y81         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[5]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.047     0.861    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.844%)  route 0.232ns (62.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.548     0.550    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][1]/Q
                         net (fo=2, routed)           0.232     0.922    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/genr_regs[993]
    SLICE_X45Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.818     0.820    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X45Y82         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][1]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X45Y82         FDRE (Hold_fdre_C_D)         0.047     0.862    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][1]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.345%)  route 0.197ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.545     0.547    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y79         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDSE (Prop_fdse_C_Q)         0.128     0.675 r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6]/Q
                         net (fo=2, routed)           0.197     0.872    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/genr_regs[934]
    SLICE_X46Y79         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.815     0.817    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y79         FDSE                                         r  zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][6]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X46Y79         FDSE (Hold_fdse_C_D)        -0.001     0.811    zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][6]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.735       4.159      RAMB36_X0Y4      zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.735       4.579      BUFGCTRL_X0Y0    zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y23     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_o/C
Min Period        n/a     ODDR/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y23     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_t/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y19     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_de_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y17     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y4      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y9      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y8      zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.735       5.261      OLOGIC_X1Y11     zynq_soc_i/HDMI_OUTPUT/HDMI/U0/hdmi_video_o_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y84     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X38Y79     zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out2_zynq_soc_CLK_GEN_148MHZ_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 20.816 }
Period(ns):         41.633
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.633      39.477     BUFGCTRL_X0Y1    zynq_soc_i/CLK_GEN_148MHZ/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.633      40.384     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.633      171.727    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clkfbout_zynq_soc_CLK_GEN_148MHZ_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zynq_soc_CLK_GEN_148MHZ_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y3    zynq_soc_i/CLK_GEN_148MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y0  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       23.868ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.868ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.895ns  (logic 0.478ns (25.222%)  route 1.417ns (74.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           1.417     1.895    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[7]
    SLICE_X51Y57         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X51Y57         FDRE (Setup_fdre_C_D)       -0.235    25.763    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         25.763    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                 23.868    

Slack (MET) :             23.900ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.866ns  (logic 0.478ns (25.612%)  route 1.388ns (74.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           1.388     1.866    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[6]
    SLICE_X51Y57         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X51Y57         FDRE (Setup_fdre_C_D)       -0.232    25.766    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         25.766    
                         arrival time                          -1.866    
  -------------------------------------------------------------------
                         slack                                 23.900    

Slack (MET) :             24.050ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.903ns  (logic 0.518ns (27.217%)  route 1.385ns (72.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           1.385     1.903    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[3]
    SLICE_X50Y57         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X50Y57         FDRE (Setup_fdre_C_D)       -0.045    25.953    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         25.953    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                 24.050    

Slack (MET) :             24.067ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.864ns  (logic 0.518ns (27.797%)  route 1.346ns (72.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           1.346     1.864    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[4]
    SLICE_X51Y57         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X51Y57         FDRE (Setup_fdre_C_D)       -0.067    25.931    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         25.931    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 24.067    

Slack (MET) :             24.142ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.775ns  (logic 0.518ns (29.175%)  route 1.257ns (70.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           1.257     1.775    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[5]
    SLICE_X51Y57         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X51Y57         FDRE (Setup_fdre_C_D)       -0.081    25.917    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         25.917    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 24.142    

Slack (MET) :             24.211ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.756ns  (logic 0.518ns (29.493%)  route 1.238ns (70.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           1.238     1.756    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[2]
    SLICE_X50Y57         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X50Y57         FDRE (Setup_fdre_C_D)       -0.031    25.967    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         25.967    
                         arrival time                          -1.756    
  -------------------------------------------------------------------
                         slack                                 24.211    

Slack (MET) :             24.262ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.534ns  (logic 0.419ns (27.319%)  route 1.115ns (72.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           1.115     1.534    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[7]
    SLICE_X46Y69         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X46Y69         FDRE (Setup_fdre_C_D)       -0.202    25.796    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         25.796    
                         arrival time                          -1.534    
  -------------------------------------------------------------------
                         slack                                 24.262    

Slack (MET) :             24.274ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.533ns  (logic 0.419ns (27.337%)  route 1.114ns (72.663%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           1.114     1.533    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[6]
    SLICE_X46Y69         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X46Y69         FDRE (Setup_fdre_C_D)       -0.191    25.807    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         25.807    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                 24.274    

Slack (MET) :             24.320ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.632ns  (logic 0.518ns (31.730%)  route 1.114ns (68.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X46Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           1.114     1.632    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[4]
    SLICE_X46Y65         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)       -0.045    25.953    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         25.953    
                         arrival time                          -1.632    
  -------------------------------------------------------------------
                         slack                                 24.320    

Slack (MET) :             24.341ns  (required time - arrival time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.998ns  (MaxDelay Path 25.998ns)
  Data Path Delay:        1.576ns  (logic 0.456ns (28.936%)  route 1.120ns (71.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76                                      0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           1.120     1.576    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[5]
    SLICE_X49Y60         FDRE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.998    25.998    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)       -0.081    25.917    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         25.917    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                 24.341    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          108  Failing Endpoints,  Worst Slack       -1.623ns,  Total Violation      -53.304ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.623ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd2_reg[vTap0x][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 0.580ns (7.205%)  route 7.470ns (92.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.727     3.021    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X79Y16         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         1.214     4.691    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aresetn
    SLICE_X52Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.815 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)        6.255    11.071    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]
    SLICE_X84Y33         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd2_reg[vTap0x][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.555     9.734    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X84Y33         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd2_reg[vTap0x][1]/C
                         clock pessimism              0.230     9.964    
                         clock uncertainty           -0.111     9.853    
    SLICE_X84Y33         FDCE (Recov_fdce_C_CLR)     -0.405     9.448    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd2_reg[vTap0x][1]
  -------------------------------------------------------------------
                         required time                          9.448    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                 -1.623    

Slack (VIOLATED) :        -1.623ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd2_reg[vTap0x][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 0.580ns (7.205%)  route 7.470ns (92.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.727     3.021    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X79Y16         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         1.214     4.691    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aresetn
    SLICE_X52Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.815 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)        6.255    11.071    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]
    SLICE_X84Y33         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd2_reg[vTap0x][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.555     9.734    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X84Y33         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd2_reg[vTap0x][2]/C
                         clock pessimism              0.230     9.964    
                         clock uncertainty           -0.111     9.853    
    SLICE_X84Y33         FDCE (Recov_fdce_C_CLR)     -0.405     9.448    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd2_reg[vTap0x][2]
  -------------------------------------------------------------------
                         required time                          9.448    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                 -1.623    

Slack (VIOLATED) :        -1.618ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 0.580ns (7.209%)  route 7.466ns (92.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.727     3.021    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X79Y16         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         1.214     4.691    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aresetn
    SLICE_X52Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.815 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)        6.251    11.067    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]
    SLICE_X85Y33         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.555     9.734    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X85Y33         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][10]/C
                         clock pessimism              0.230     9.964    
                         clock uncertainty           -0.111     9.853    
    SLICE_X85Y33         FDCE (Recov_fdce_C_CLR)     -0.405     9.448    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][10]
  -------------------------------------------------------------------
                         required time                          9.448    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                 -1.618    

Slack (VIOLATED) :        -1.618ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 0.580ns (7.209%)  route 7.466ns (92.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.727     3.021    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X79Y16         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         1.214     4.691    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aresetn
    SLICE_X52Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.815 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)        6.251    11.067    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]
    SLICE_X85Y33         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.555     9.734    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X85Y33         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][7]/C
                         clock pessimism              0.230     9.964    
                         clock uncertainty           -0.111     9.853    
    SLICE_X85Y33         FDCE (Recov_fdce_C_CLR)     -0.405     9.448    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][7]
  -------------------------------------------------------------------
                         required time                          9.448    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                 -1.618    

Slack (VIOLATED) :        -1.618ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 0.580ns (7.209%)  route 7.466ns (92.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.727     3.021    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X79Y16         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         1.214     4.691    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aresetn
    SLICE_X52Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.815 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)        6.251    11.067    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]
    SLICE_X85Y33         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.555     9.734    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X85Y33         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][8]/C
                         clock pessimism              0.230     9.964    
                         clock uncertainty           -0.111     9.853    
    SLICE_X85Y33         FDCE (Recov_fdce_C_CLR)     -0.405     9.448    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][8]
  -------------------------------------------------------------------
                         required time                          9.448    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                 -1.618    

Slack (VIOLATED) :        -1.618ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 0.580ns (7.209%)  route 7.466ns (92.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.727     3.021    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X79Y16         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         1.214     4.691    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aresetn
    SLICE_X52Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.815 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)        6.251    11.067    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]
    SLICE_X85Y33         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.555     9.734    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X85Y33         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][9]/C
                         clock pessimism              0.230     9.964    
                         clock uncertainty           -0.111     9.853    
    SLICE_X85Y33         FDCE (Recov_fdce_C_CLR)     -0.405     9.448    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][9]
  -------------------------------------------------------------------
                         required time                          9.448    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                 -1.618    

Slack (VIOLATED) :        -1.281ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd3_reg[vTap0x][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 0.580ns (7.482%)  route 7.172ns (92.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.727     3.021    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X79Y16         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         1.214     4.691    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aresetn
    SLICE_X52Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.815 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)        5.957    10.773    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]
    SLICE_X86Y32         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd3_reg[vTap0x][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.555     9.734    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X86Y32         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd3_reg[vTap0x][0]/C
                         clock pessimism              0.230     9.964    
                         clock uncertainty           -0.111     9.853    
    SLICE_X86Y32         FDCE (Recov_fdce_C_CLR)     -0.361     9.492    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd3_reg[vTap0x][0]
  -------------------------------------------------------------------
                         required time                          9.492    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 -1.281    

Slack (VIOLATED) :        -1.281ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd3_reg[vTap0x][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 0.580ns (7.482%)  route 7.172ns (92.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.727     3.021    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X79Y16         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         1.214     4.691    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aresetn
    SLICE_X52Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.815 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)        5.957    10.773    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]
    SLICE_X86Y32         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd3_reg[vTap0x][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.555     9.734    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X86Y32         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd3_reg[vTap0x][1]/C
                         clock pessimism              0.230     9.964    
                         clock uncertainty           -0.111     9.853    
    SLICE_X86Y32         FDCE (Recov_fdce_C_CLR)     -0.361     9.492    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/tpd3_reg[vTap0x][1]
  -------------------------------------------------------------------
                         required time                          9.492    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 -1.281    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m2][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 0.580ns (7.482%)  route 7.172ns (92.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.727     3.021    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X79Y16         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         1.214     4.691    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aresetn
    SLICE_X52Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.815 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)        5.957    10.773    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]
    SLICE_X86Y32         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.555     9.734    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X86Y32         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m2][0]/C
                         clock pessimism              0.230     9.964    
                         clock uncertainty           -0.111     9.853    
    SLICE_X86Y32         FDCE (Recov_fdce_C_CLR)     -0.319     9.534    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m2][0]
  -------------------------------------------------------------------
                         required time                          9.534    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m2][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 0.580ns (7.482%)  route 7.172ns (92.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.734 - 7.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.727     3.021    zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/slowest_sync_clk
    SLICE_X79Y16         FDRE                                         r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=145, routed)         1.214     4.691    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/m_axis_mm2s_aresetn
    SLICE_X52Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.815 f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mod6_1_2_inst/autoResolutionFrame_i_1/O
                         net (fo=1506, routed)        5.957    10.773    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/data_out_reg[0]
    SLICE_X86Y32         FDCE                                         f  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        1.555     9.734    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/m_axis_mm2s_aclk
    SLICE_X86Y32         FDCE                                         r  zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m2][1]/C
                         clock pessimism              0.230     9.964    
                         clock uncertainty           -0.111     9.853    
    SLICE_X86Y32         FDCE (Recov_fdce_C_CLR)     -0.319     9.534    zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod5_inst/mod5_1_inst/mac1X_reg[m2][1]
  -------------------------------------------------------------------
                         required time                          9.534    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 -1.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.061%)  route 0.123ns (48.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y44          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.128     1.089 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.123     1.211    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y44          FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.895     1.261    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y44          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.287     0.974    
    SLICE_X0Y44          FDPE (Remov_fdpe_C_PRE)     -0.124     0.850    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.190%)  route 0.184ns (52.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.626     0.962    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDPE (Prop_fdpe_C_Q)         0.164     1.126 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.184     1.309    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X4Y47          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.895     1.261    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y47          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.190%)  route 0.184ns (52.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.626     0.962    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDPE (Prop_fdpe_C_Q)         0.164     1.126 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.184     1.309    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X4Y47          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.895     1.261    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y47          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.190%)  route 0.184ns (52.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.626     0.962    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDPE (Prop_fdpe_C_Q)         0.164     1.126 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.184     1.309    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X4Y47          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.895     1.261    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y47          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.190%)  route 0.184ns (52.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.626     0.962    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDPE (Prop_fdpe_C_Q)         0.164     1.126 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.184     1.309    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X4Y47          FDPE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.895     1.261    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y47          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y47          FDPE (Remov_fdpe_C_PRE)     -0.071     0.927    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.987%)  route 0.172ns (55.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.557     0.893    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y57         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.172     1.206    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X33Y55         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.825     1.191    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X33Y55         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.910    
    SLICE_X33Y55         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.987%)  route 0.172ns (55.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.557     0.893    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y57         FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.034 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.172     1.206    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X33Y55         FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.825     1.191    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X33Y55         FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.910    
    SLICE_X33Y55         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.672%)  route 0.133ns (47.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.586     0.922    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y22         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDPE (Prop_fdpe_C_Q)         0.148     1.069 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133     1.202    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X14Y23         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.850     1.216    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y23         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.283     0.933    
    SLICE_X14Y23         FDPE (Remov_fdpe_C_PRE)     -0.124     0.808    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.672%)  route 0.133ns (47.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.586     0.922    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X14Y22         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDPE (Prop_fdpe_C_Q)         0.148     1.069 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133     1.202    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X14Y23         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.850     1.216    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y23         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.283     0.933    
    SLICE_X14Y23         FDPE (Remov_fdpe_C_PRE)     -0.124     0.808    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.227%)  route 0.207ns (55.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.625     0.961    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y45          FDPE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDPE (Prop_fdpe_C_Q)         0.164     1.125 f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.207     1.331    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X4Y45          FDCE                                         f  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9262, routed)        0.894     1.260    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y45          FDCE                                         r  zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0
  To Clock:  clk_out1_zynq_soc_CLK_GEN_148MHZ_0

Setup :            0  Failing Endpoints,  Worst Slack        4.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.580ns (27.458%)  route 1.532ns (72.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.307 - 6.735 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.745     1.748    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y16         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDPE (Prop_fdpe_C_Q)         0.456     2.204 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.861     3.065    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X18Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.189 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.671     3.860    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X16Y17         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.569     8.307    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y17         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.151     8.458    
                         clock uncertainty           -0.107     8.350    
    SLICE_X16Y17         FDPE (Recov_fdpe_C_PRE)     -0.361     7.989    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.580ns (27.458%)  route 1.532ns (72.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.307 - 6.735 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.745     1.748    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y16         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDPE (Prop_fdpe_C_Q)         0.456     2.204 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.861     3.065    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X18Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.189 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.671     3.860    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X16Y17         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.569     8.307    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y17         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.151     8.458    
                         clock uncertainty           -0.107     8.350    
    SLICE_X16Y17         FDPE (Recov_fdpe_C_PRE)     -0.361     7.989    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.580ns (27.481%)  route 1.531ns (72.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 8.307 - 6.735 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.745     1.748    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y16         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDPE (Prop_fdpe_C_Q)         0.456     2.204 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.861     3.065    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X18Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.189 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.669     3.859    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X18Y17         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.569     8.307    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y17         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.151     8.458    
                         clock uncertainty           -0.107     8.350    
    SLICE_X18Y17         FDPE (Recov_fdpe_C_PRE)     -0.361     7.989    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -3.859    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@6.735ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 8.308 - 6.735 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.746     1.749    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y15         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDPE (Prop_fdpe_C_Q)         0.419     2.168 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.343     2.511    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X19Y16         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      6.735     6.735 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     6.735 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612     8.347    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.922 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.647    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.738 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.570     8.308    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y16         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.151     8.459    
                         clock uncertainty           -0.107     8.351    
    SLICE_X19Y16         FDPE (Recov_fdpe_C_PRE)     -0.534     7.817    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                  5.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.589     0.591    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y15         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y15         FDPE (Prop_fdpe_C_Q)         0.128     0.719 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     0.838    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X19Y16         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.856     0.858    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y16         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.254     0.604    
    SLICE_X19Y16         FDPE (Remov_fdpe_C_PRE)     -0.149     0.455    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (37.995%)  route 0.401ns (62.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.588     0.590    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X18Y16         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.148     0.738 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.148     0.885    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X18Y16         LUT2 (Prop_lut2_I1_O)        0.098     0.983 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.254     1.237    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X16Y17         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.855     0.857    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y17         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.254     0.603    
    SLICE_X16Y17         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (37.995%)  route 0.401ns (62.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.588     0.590    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X18Y16         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.148     0.738 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.148     0.885    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X18Y16         LUT2 (Prop_lut2_I1_O)        0.098     0.983 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.254     1.237    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X16Y17         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.855     0.857    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y17         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.254     0.603    
    SLICE_X16Y17         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns - clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.246ns (37.176%)  route 0.416ns (62.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.588     0.590    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X18Y16         FDRE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.148     0.738 r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.148     0.885    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X18Y16         LUT2 (Prop_lut2_I1_O)        0.098     0.983 f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.268     1.251    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X18Y17         FDPE                                         f  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_soc_CLK_GEN_148MHZ_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zynq_soc_i/CLK_GEN_148MHZ/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.855     0.857    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y17         FDPE                                         r  zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.254     0.603    
    SLICE_X18Y17         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.720    





