From d62be6363ce1fe9cf52f8d2971e5c583d994119b Mon Sep 17 00:00:00 2001
From: Yusuke Goda <yusuke.goda.sx@renesas.com>
Date: Fri, 21 Oct 2016 15:05:52 +0900
Subject: [PATCH] IPL ddrinit rev 0.20rc8

 Renesas H/W team developed this patch.

 Does not support "BOARD_JUDGE_AUTO".
 So, now this patch supports M3ULCB board only

Signed-off-by: Yusuke Goda <yusuke.goda.sx@renesas.com>
---
 .../rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c      | 3379 --------------------
 .../rcar/ddr/H3/ES10/boot_init_dram_h3_es10.h      |   37 -
 .../rcar/ddr/H3/ES10/init_dram_tbl_h3_es10.h       | 1383 --------
 .../rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c      | 3357 -------------------
 .../rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.h      |   37 -
 .../rcar/ddr/H3/WS11/init_dram_tbl_h3_ws11.h       | 1392 --------
 plat/renesas/rcar/ddr/M3/boot_init_dram_m3_es10.c  | 1782 -----------
 plat/renesas/rcar/ddr/M3/boot_init_dram_m3_es10.h  |   37 -
 plat/renesas/rcar/ddr/M3/init_dram_tbl_m3_es10.h   |  433 ---
 plat/renesas/rcar/ddr/boot_init_dram.c             | 3064 +++++++++++++++++-
 plat/renesas/rcar/ddr/boot_init_dram.h             |   44 +-
 plat/renesas/rcar/ddr/boot_init_dram_config.c      |  597 ++++
 plat/renesas/rcar/ddr/boot_init_dram_regdef.h      |  262 ++
 plat/renesas/rcar/ddr/ddr.mk                       |   26 +-
 plat/renesas/rcar/ddr/ddr_regdef.h                 | 2667 +++++++++++++++
 plat/renesas/rcar/ddr/dram_sub_func.c              |  121 +
 plat/renesas/rcar/ddr/dram_sub_func.h              |   43 +
 plat/renesas/rcar/ddr/init_dram_tbl_h3.h           |  466 +++
 plat/renesas/rcar/ddr/init_dram_tbl_m3.h           |  493 +++
 19 files changed, 7642 insertions(+), 11978 deletions(-)
 delete mode 100644 plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c
 delete mode 100644 plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.h
 delete mode 100644 plat/renesas/rcar/ddr/H3/ES10/init_dram_tbl_h3_es10.h
 delete mode 100644 plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c
 delete mode 100644 plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.h
 delete mode 100644 plat/renesas/rcar/ddr/H3/WS11/init_dram_tbl_h3_ws11.h
 delete mode 100644 plat/renesas/rcar/ddr/M3/boot_init_dram_m3_es10.c
 delete mode 100644 plat/renesas/rcar/ddr/M3/boot_init_dram_m3_es10.h
 delete mode 100644 plat/renesas/rcar/ddr/M3/init_dram_tbl_m3_es10.h
 create mode 100644 plat/renesas/rcar/ddr/boot_init_dram_config.c
 create mode 100644 plat/renesas/rcar/ddr/boot_init_dram_regdef.h
 mode change 100644 => 100755 plat/renesas/rcar/ddr/ddr.mk
 create mode 100644 plat/renesas/rcar/ddr/ddr_regdef.h
 create mode 100644 plat/renesas/rcar/ddr/dram_sub_func.c
 create mode 100644 plat/renesas/rcar/ddr/dram_sub_func.h
 create mode 100644 plat/renesas/rcar/ddr/init_dram_tbl_h3.h
 create mode 100644 plat/renesas/rcar/ddr/init_dram_tbl_m3.h

diff --git a/plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c b/plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c
deleted file mode 100644
index 328cd43..0000000
--- a/plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c
+++ /dev/null
@@ -1,3379 +0,0 @@
-/*
- * Copyright (c) 2015-2016, Renesas Electronics Corporation
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- *   - Redistributions of source code must retain the above copyright notice,
- *     this list of conditions and the following disclaimer.
- *
- *   - Redistributions in binary form must reproduce the above copyright
- *     notice, this list of conditions and the following disclaimer in the
- *     documentation and/or other materials provided with the distribution.
- *
- *   - Neither the name of Renesas nor the names of its contributors may be
- *     used to endorse or promote products derived from this software without
- *     specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
- * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
- * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
- * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
- * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
- * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
- * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
- * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
- * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
- * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
- * POSSIBILITY OF SUCH DAMAGE.
- */
-
-#include "boot_init_dram_h3_es10.h"
-
-#include <stdint.h>		//for uint32_t
-#include <string.h>		//for uint32_t
-#include <stdio.h>		//for uint32_t
-#include "init_dram_tbl_h3_es10.h"
-//#include "bit.h"
-//#include "reg_rcarh3.h"
-
-
-#define	RCAR_DDR_VERSION	"rev.0.10"
-
-
-///////////////////////////////////////////////////////////
-/* add start */
-#include <debug.h>
-#define	RST_BASE		(0xE6160000U)
-#define	RST_MODEMR		(RST_BASE + 0x0060U)
-#define	CPG_BASE		(0xE6150000U)
-#define	CPG_PLLECR		(CPG_BASE + 0x00D0U)
-#define	CPG_CPGWPR		(CPG_BASE + 0x900U)
-#define	CPG_PLL3CR		(CPG_BASE + 0x0DCU)
-#define	CPG_SRCR4		(CPG_BASE + 0x0BCU)
-#define	CPG_SRSTCLR4		(CPG_BASE + 0x950U)
-///////////////////////////////////////////////////////////
-
-
-#define	DDR_LVLEN				0x1e
-#define	DDR_FDIV				0x0
-#define	DDR_FDIVA				0x0
-#define	DDR_PLL3ONLY
-
-#define	DDR_DRIVE				0x1
-#define	DDR_LPDDR4_EN_OFF_FIRST	0x1
-#define	DDR_LP4_BOOT_DISABLE	0x1
-
-#define	DDR_PAD_BOOST			0x0
-#define	DDR_PAD_ADDR_CS_DRIVE	0x7f2c
-
-#define	DDR_PVTR_ADJ			0x8
-
-#define	DDR_RX_CAL_MAN			0x033f
-
-#define	DDR_MR3					0x31
-#define	DDR_MR11				0x32	// 120 ohm
-#define	DDR_MR22				0x06
-
-#define	DDR_TSEL_SELECT			0x00002C0C
-
-#define	DDR_VREF				0x0F1F
-
-#define	DDR_PAD_CAL_WA
-
-#define	DDR_UPDT_WA				0x1c48
-#define	DDR_FREQCHG
-
-#define	DDR_RDDQSDQ				0x0
-#define	DDR_CALVLSIDE			0x2
-#define	DDR_LOWDIV				0x4
-#define	DDR_LOWFIX				0x17
-
-#define	DDR_BPGRP				0x000
-#define	DDR_BPCAD				0x000
-
-#define	DDR_PHYVALID			0xf
-#define	DDR_PHYMRW				0xf
-
-#define	DDR_TVAL0				0
-#define	DDR_TVAL1				0
-#define	DDR_TVAL2				0
-#define	DDR_DBS_DFI_WA
-
-#define	DDR_CAD					0x200
-#define	DDR_GRP_A				0x200
-#define	DDR_GRP_B				0x200
-
-#define	DDR_PVTCODE_0			0x10
-#define	DDR_PVTCODE_1			0x20
-#define	DDR_PVTCODE_2			0x20
-
-#define DDR1600_CLK				0x2F		// 1600
-#define DDR2400_CLK				0x47		// 2400
-#define DDR2800_CLK				0x53		// 2800
-#define DDR3200_CLK				0x5f		// 3100
-
-// 9/24
-#define DDR_CACS_CAPTURE_CNT	0x02
-#define DDR_CACS_RESP_WAIT_CNT	0x00
-#define DDR_CACS_CCCP			0x2816
-#define DDR_CACS_START			0x280		// 0x320
-#define DDR_CACS_QTR			0x80		// 0x40
-#define DDR_CACS_STEP			0x03
-
-#define DBSC_DBSYSCONF1			0xE6790004
-#define DBSC_DBPHYCONF0			0xE6790010 //
-#define DBSC_DBKIND				0xE6790020 //
-
-#define DBSC_DBMEMCONF_0_0		0xE6790030
-#define DBSC_DBMEMCONF_0_1		0xE6790034
-#define DBSC_DBMEMCONF_1_0		0xE6790040
-#define DBSC_DBMEMCONF_1_1		0xE6790044
-#define DBSC_DBMEMCONF_2_0		0xE6790050
-#define DBSC_DBMEMCONF_2_1		0xE6790054
-#define DBSC_DBMEMCONF_3_0		0xE6790060
-#define DBSC_DBMEMCONF_3_1		0xE6790064
-
-#define DBSC_DBMEMCONF_0_2		0xE6790038
-#define DBSC_DBMEMCONF_0_3		0xE679003C
-#define DBSC_DBMEMCONF_1_2		0xE6790048
-#define DBSC_DBMEMCONF_1_3		0xE679004C
-#define DBSC_DBMEMCONF_2_2		0xE6790058
-#define DBSC_DBMEMCONF_2_3		0xE679005C
-#define DBSC_DBMEMCONF_3_2		0xE6790068
-#define DBSC_DBMEMCONF_3_3		0xE679006C
-
-#define DBSC_DBSTATE0			0xE6790108
-
-#define DBSC_DBACEN				0xE6790200
-#define DBSC_DBRFEN				0xE6790204
-#define DBSC_DBCMD				0xE6790208
-#define DBSC_DBWAIT				0xE6790210	//wait DBCMD 1=busy, 0=ready
-
-#define DBSC_DBTR0				0xE6790300
-#define DBSC_DBTR1				0xE6790304
-#define DBSC_DBTR3				0xE679030C
-#define DBSC_DBTR4				0xE6790310
-#define DBSC_DBTR5				0xE6790314
-#define DBSC_DBTR6				0xE6790318
-#define DBSC_DBTR7				0xE679031C
-#define DBSC_DBTR8				0xE6790320
-#define DBSC_DBTR9				0xE6790324
-#define DBSC_DBTR10				0xE6790328
-#define DBSC_DBTR11				0xE679032C
-#define DBSC_DBTR12				0xE6790330
-#define DBSC_DBTR13				0xE6790334
-#define DBSC_DBTR14				0xE6790338
-#define DBSC_DBTR15				0xE679033C
-#define DBSC_DBTR16				0xE6790340
-#define DBSC_DBTR17				0xE6790344
-#define DBSC_DBTR18				0xE6790348
-#define DBSC_DBTR19				0xE679034C
-#define DBSC_DBTR20				0xE6790350
-#define DBSC_DBTR21				0xE6790354
-#define DBSC_DBTR22				0xE6790358
-
-#define DBSC_DBBL				0xE6790400
-
-#define DBSC_DBRFCNF1			0xE6790414
-#define DBSC_DBRFCNF2			0xE6790418
-
-#define DBSC_DBRNK0				0xE6790430
-#define DBSC_DBRNK1				0xE6790434
-#define DBSC_DBRNK2				0xE6790438
-#define DBSC_DBRNK3				0xE679043C
-#define DBSC_DBRNK4				0xE6790440
-#define DBSC_DBRNK5				0xE6790444
-#define DBSC_DBRNK6				0xE6790448
-
-#define DBSC_DBADJ0				0xE6790500
-#define DBSC_DBADJ2				0xE6790508
-
-#define DBSC_DBDFIPMSTRCNF		0xE6790520
-
-#define DBSC_DBPDLK_0			0xE6790620
-#define DBSC_DBPDLK_1			0xE6790660
-#define DBSC_DBPDLK_2			0xE67906a0
-#define DBSC_DBPDLK_3			0xE67906e0
-
-#define DBSC_INITCOMP_0			0xE6790600
-#define DBSC_INITCOMP_1			0xE6790640
-#define DBSC_INITCOMP_2			0xE6790680
-#define DBSC_INITCOMP_3			0xE67906C0
-
-#define DBSC_DBDFICNT_0			0xE6790604
-#define DBSC_DBDFICNT_1			0xE6790644
-#define DBSC_DBDFICNT_2			0xE6790684
-#define DBSC_DBDFICNT_3			0xE67906C4
-
-#define DBSC_DBPDCNT0_0			0xE6790610
-#define DBSC_DBPDCNT0_1			0xE6790650
-#define DBSC_DBPDCNT0_2			0xE6790690
-#define DBSC_DBPDCNT0_3			0xE67906D0
-
-#define DBSC_DBPDCNT_0			0xE679061C
-#define DBSC_DBPDCNT_1			0xE679065C
-#define DBSC_DBPDCNT_2			0xE679069C
-#define DBSC_DBPDCNT_3			0xE67906DC
-
-#define DBSC_DBPDRGA_0			0xE6790624  //
-#define DBSC_DBPDRGD_0			0xE6790628  //
-#define DBSC_DBPDRGA_1			0xE6790664  //
-#define DBSC_DBPDRGD_1			0xE6790668  //
-#define DBSC_DBPDRGA_2			0xE67906A4  //
-#define DBSC_DBPDRGD_2			0xE67906A8  //
-#define DBSC_DBPDRGA_3			0xE67906E4  //
-#define DBSC_DBPDRGD_3			0xE67906E8  //
-
-#define DBSC_DBBUS0CNF0			0xE6790800
-#define DBSC_DBBUS0CNF1			0xE6790804
-
-#define DBSC_DBCAM0CNF0			0xE6790900
-#define DBSC_DBCAM0CNF1			0xE6790904
-#define DBSC_DBCAM0CNF2			0xE6790908
-#define DBSC_DBCAM0CNF3			0xE679090C
-#define DBSC_DBBCAMDIS			0xE67909FC
-#define DBSC_DBSCHCNT0			0xE6791000
-#define DBSC_DBSCHCNT1			0xE6791004
-#define DBSC_DBSCHSZ0			0xE6791010
-#define DBSC_DBSCHRW0			0xE6791020
-#define DBSC_DBSCHRW1			0xE6791024
-
-#define DBSC_DBSCHQOS_0_0		0xE6791030
-#define DBSC_DBSCHQOS_0_1		0xE6791034
-#define DBSC_DBSCHQOS_0_2		0xE6791038
-#define DBSC_DBSCHQOS_0_3		0xE679103C
-#define DBSC_DBSCHQOS_4_0		0xE6791070
-#define DBSC_DBSCHQOS_4_1		0xE6791074
-#define DBSC_DBSCHQOS_4_2		0xE6791078
-#define DBSC_DBSCHQOS_4_3		0xE679107C
-#define DBSC_DBSCHQOS_9_0		0xE67910C0
-#define DBSC_DBSCHQOS_9_1		0xE67910C4
-#define DBSC_DBSCHQOS_9_2		0xE67910C8
-#define DBSC_DBSCHQOS_9_3		0xE67910CC
-#define DBSC_DBSCHQOS_13_0		0xE6791100
-#define DBSC_DBSCHQOS_13_1		0xE6791104
-#define DBSC_DBSCHQOS_13_2		0xE6791108
-#define DBSC_DBSCHQOS_13_3		0xE679110C
-#define DBSC_DBSCHQOS_14_0		0xE6791110
-#define DBSC_DBSCHQOS_14_1		0xE6791114
-#define DBSC_DBSCHQOS_14_2		0xE6791118
-#define DBSC_DBSCHQOS_14_3		0xE679111C
-#define DBSC_DBSCHQOS_15_0		0xE6791120
-#define DBSC_DBSCHQOS_15_1		0xE6791124
-#define DBSC_DBSCHQOS_15_2		0xE6791128
-#define DBSC_DBSCHQOS_15_3		0xE679112C
-
-#define DBSC_DBSCTR0			0xE6791700
-#define DBSC_DBSCTR1			0xE6791708
-#define DBSC_DBSCHRW2			0xE679170C
-
-#define DBSC_SCFCTST0 0xE6791700	//Schedule timing setting register 0
-#define DBSC_SCFCTST1 0xE6791708	//Schedule timing setting register 1
-#define DBSC_SCFCTST2 0xE679170C	//Schedule timing setting register 2
-
-#define TSREG1					0xE60603E8	// Fuse Monitor Register 1
-
-#define DBSC_PLL_LOCK_0 		0xE6794054
-#define DBSC_PLL_LOCK_1 		0xE6794154
-#define DBSC_PLL_LOCK_2 		0xE6794254
-#define DBSC_PLL_LOCK_3 		0xE6794354
-
-#define DBSC_FREQ_CHG_ACK_0 	0xE6790618
-#define DBSC_FREQ_CHG_ACK_1 	0xE6790658
-#define DBSC_FREQ_CHG_ACK_2 	0xE6790698
-#define DBSC_FREQ_CHG_ACK_3 	0xE67906D8
-
-#define DBSC_DFI_FREQ_0 		0xE6790614
-#define DBSC_DFI_FREQ_1 		0xE6790654
-#define DBSC_DFI_FREQ_2 		0xE6790694
-#define DBSC_DFI_FREQ_3 		0xE67906D4
-
-
-
-////////////////////////////////////////////////////////////
-// 2800: RL=28,WL=14,nWR=30,nRTP=12
-#define DDR2800_PI_MR1				0xd4	//DeviceFeature1(Post=1.5tck nWR=30 RDpre=static WRPre=2tCK BL=16		// 1 101 0100
-#define DDR2800_PI_MR2				0x2d	//DeviceFeature2(0,0SetA,101=WL14,101=RL28)					// 0 0 101 101
-#define DDR2800_PI_TFC				0x00c8	//	xxxx
-#define DDR2800_PI_TRTP				0x0B
-#define DDR2800_PI_TCCD				0x08
-#define DDR2800_PI_TWR				0x1A
-//#define DDR2800_PI_TWTR				0x25
-#define DDR2800_PI_TWTR				0x0E
-#define DDR2800_PI_TRCD				0x1A
-#define DDR2800_PI_TRP				0x1E
-#define DDR2800_PI_TRAS_MIN			0x3B
-#define DDR2800_PI_TRAS_MAX			0x0db60	//	xxxx
-#define DDR2800_PI_TMRW				0x08	//	xxxx
-#define DDR2800_PI_TMRD				0x0c	//	xxxx
-#define DDR2800_PI_TCCDMW			0x20
-#define DDR2800_PI_TDQSCK_MAX		0x03
-#define DDR2800_PI_RDLAT_ADJ		0x10	//???
-#define DDR2800_PI_CASLAT_LIN		0x50
-#define DDR2800_PI_WRLAT			0x0e
-#define DDR2800_PI_WRLAT_ADJ		0x0c
-
-
-///////////////////////////////////////////////////////////
-// 2400: RL=24,WL=12,nWR=24,nRTP=10
-#define DDR2400_PI_MR1				0xc4	//DeviceFeature1(Post=1.5tck nWR=24 RDpre=static WRPre=2tCK BL=16		// 1 100 0100
-#define DDR2400_PI_MR2				0x24	//DeviceFeature2(0,0SetA,100=WL12,100=RL24)					// 0 0 100 100
-#define DDR2400_PI_TFC				0x00c8	//	xxxx
-#define DDR2400_PI_TRTP				0x09
-#define DDR2400_PI_TCCD				0x08
-#define DDR2400_PI_TWR				0x16
-#define DDR2400_PI_TWTR				0x0c
-#define DDR2400_PI_TRCD				0x16
-#define DDR2400_PI_TRP				0x1a
-#define DDR2400_PI_TRAS_MIN			0x33
-#define DDR2400_PI_TRAS_MAX			0x0db60	//	xxxx
-#define DDR2400_PI_TMRW				0x08	//	xxxx
-#define DDR2400_PI_TMRD				0x0c	//	xxxx
-#define DDR2400_PI_TCCDMW			0x20
-#define DDR2400_PI_TDQSCK_MAX		0x03
-#define DDR2400_PI_RDLAT_ADJ		0x0e
-#define DDR2400_PI_CASLAT_LIN		0x50	//PI_CASLAT_LIN_F2:RW:0:7:=0x1c
-#define DDR2400_PI_WRLAT			0x0c	//PI_WRLAT_F2:RW:16:5:=0x08
-#define DDR2400_PI_WRLAT_ADJ		0x0a
-/////////////////
-#define DDR1600_PI_MR1				0xa4	//MRW DeviceFeature1(Post=1.5tck nWR=16 RDpre=static WRPre=2tCK BL=16//OK		// 1 010 0100
-#define DDR1600_PI_MR2				0x52	//MRW DeviceFeature2(0,1SetB,010=WL12,010=RL14(nRTP14))//						// 01 010 010
-#define DDR1600_PI_TFC				0x00c8
-#define DDR1600_PI_TRTP				0x08
-#define DDR1600_PI_TCCD				0x08
-#define DDR1600_PI_TWR				0x11
-#define DDR1600_PI_TWTR				0x0a
-#define DDR1600_PI_TRCD				0x0f
-#define DDR1600_PI_TRP				0x11
-#define DDR1600_PI_TRAS_MIN			0x22
-#define DDR1600_PI_TRAS_MAX			0x0db60
-#define DDR1600_PI_TMRW				0x08	//10
-#define DDR1600_PI_TMRD				0x0c
-#define DDR1600_PI_TCCDMW			0x20
-#define DDR1600_PI_TDQSCK_MAX		0x3
-#define DDR1600_PI_RDLAT_ADJ		0x08	//PI_RDLAT_ADJ_F2:RW:16:8:=0x07       //try 07+2 1600
-#define DDR1600_PI_CASLAT_LIN		0x50	//PI_CASLAT_LIN_F2:RW:0:7:=0x1c
-#define DDR1600_PI_WRLAT			0x0c	//PI_WRLAT_F2:RW:16:5:=0x08
-#define DDR1600_PI_WRLAT_ADJ		0x0a
-
-//////////////////////////////////////////////////////////////////
-
-void InitDram_h3_es10(void);
-
-static void pvt_dbsc_regset(uint32_t freq);
-static void pvt_manual_update(uint32_t flag);
-static void set_cacs_delay();
-static void _rx_cal_code_set(uint32_t ch, uint32_t slice, uint8_t _cal_code_up[][4][16],uint8_t _cal_code_dn[][4][16]);
-static void rx_cal_manual1(uint32_t chmask);
-static void mode_register_set(uint32_t freq,uintptr_t phychno,uint32_t mr13_val);
-static void _set_reg(uint32_t ch_mask, uint32_t regadd, uint32_t pos, uint32_t width, uint32_t val);
-static void pvt_lvl_enable_set(uint32_t go);
-static void pvt_freq_change_ack(uint32_t freq, uintptr_t phychno, uint32_t freq_flag);
-static uint32_t pvt_pi_training_go_all_o(uint32_t freq);
-
-inline void PLL3_FREQ(uint32_t freq,uint32_t freq_flag);
-static uint32_t pvt_pi_training_go_all(uint32_t freq);
-static uint32_t pvt_pi_training(uint32_t freq);
-static void WaitDBCMD(void);
-
-static void REG_DDRPHY_WRITE ( uintptr_t phyno, uint32_t regadd, uint32_t regdata);
-static void change_lpddr4_en(uintptr_t phychno, uint32_t mode);
-static void copy_csdelay(uint32_t	phychno, uint32_t s_byte);
-static void adjust_rddqsgatedelay(uintptr_t phychno);
-static void copy_dqdelay(uintptr_t phychno, uint32_t s_byte, uint32_t d_byte);
-static uint32_t pvt_pi_training_go_all_soft(uint32_t freq);
-
-inline void dsb_sev(void);
-
-static uint32_t REG_DDRPHY_READ ( uintptr_t phyno, uint32_t regadd);
-static uint32_t InitDDR_0917(uint32_t freq);
-//void freq2800_reg_set();
-//void freq2400_reg_set();
-static void freq1600_reg_set();
-
-
-uint8_t cal_code_up[4][4][16];//[11-15]are dummy
-uint8_t cal_code_dn[4][4][16];//[11-15]are dummy
-uint8_t fst1[4][4][16];//[11-15]are dummy
-uint8_t lst0[4][4][16];//[11-15]are dummy
-uint32_t val[4][4][16][4];
-
-void SoftDelay(uint32_t loop)
-{
-	volatile uint32_t i;
-	for(i=0;i<loop;i++);
-}
-
-///////////////////////////////////////////////////////////////////
-
-void InitDram_h3_es10(void)
-{
-	uint32_t md=0;
-	uint32_t freq=DDR3200_CLK;
-
-	md = (*((volatile uint32_t*)RST_MODEMR) & 0x000A0000) >> 17;
-
-	if (md == 0x0) {
-		NOTICE("BL2: DDR3200(%s)\n", RCAR_DDR_VERSION);
-	} else if (md == 0x1) {
-		freq = DDR2800_CLK;	//MD19=0,MD17=1 : LPDDR4-3000, 4GByte(1GByte x4)
-		NOTICE("BL2: DDR2800(%s)\n", RCAR_DDR_VERSION);
-	} else if (md == 0x4) {
-		freq = DDR2400_CLK;	//MD19=1,MD17=0 : LPDDR4-2400, 4GByte(1GByte x4)
-		NOTICE("BL2: DDR2400(%s)\n", RCAR_DDR_VERSION);
-	} else {
-		freq = DDR1600_CLK;	//MD19=1,MD17=1 : LPDDR4-1600, 4GByte(1GByte x4)
-		NOTICE("BL2: DDR1600(%s)\n", RCAR_DDR_VERSION);
-	}
-	InitDDR_0917(freq);
-}
-
-
-static void pvt_dbsc_regset(uint32_t freq)
-{
-
-	*((volatile uint32_t*)DBSC_DBPDCNT0_0)	= 0x00;
-	*((volatile uint32_t*)DBSC_DBPDCNT0_1)	= 0x00;
-	*((volatile uint32_t*)DBSC_DBPDCNT0_2)	= 0x00;
-	*((volatile uint32_t*)DBSC_DBPDCNT0_3)	= 0x00;
-
-	//LPDDR4-1600(CL14NoDBI),4GByte(8GBit x 4)
-
-	*((volatile uint32_t*)DBSC_DBSTATE0)	= 0x00000010;
-	*((volatile uint32_t*)DBSC_DBKIND)		= 0x0000000a;	//ddcg=a(lpddr4)
-
-	*((volatile uint32_t*)DBSC_DBBL)		= 0x00000002;	//BL=16(lpddr4)
-
-//DRAM Size Registers
-//Please set for 4ranks
-	*((volatile uint32_t*)DBSC_DBMEMCONF_0_0)	= 0x0f030a02;	//memconf00(ch0/rank0) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_0_1)	= 0x0f030a02;	//memconf01(ch0/rank1) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_1_0)	= 0x0f030a02;	//memconf10(ch1/rank0) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_1_1)	= 0x0f030a02;	//memconf11(ch1/rank1) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_2_0)	= 0x0f030a02;	//memconf20(ch2/rank0) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_2_1)	= 0x0f030a02;	//memconf21(ch2/rank1) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_3_0)	= 0x0f030a02;	//memconf30(ch3/rank0) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_3_1)	= 0x0f030a02;	//memconf31(ch3/rank1) 4GB
-
-	*((volatile uint32_t*)DBSC_DBMEMCONF_0_2)	= 0x0f030a02;	//memconf01(ch0/rank2) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_0_3)	= 0x0f030a02;	//memconf01(ch0/rank3) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_1_2)	= 0x0f030a02;	//memconf01(ch1/rank2) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_1_3)	= 0x0f030a02;	//memconf01(ch1/rank3) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_2_2)	= 0x0f030a02;	//memconf01(ch2/rank2) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_2_3)	= 0x0f030a02;	//memconf01(ch2/rank3) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_3_2)	= 0x0f030a02;	//memconf01(ch3/rank2) 4GB
-	*((volatile uint32_t*)DBSC_DBMEMCONF_3_3)	= 0x0f030a02;	//memconf01(ch3/rank3) 4GB
-
-	*((volatile uint32_t*)DBSC_DBPHYCONF0)	= 0x00000001;	//phyconf0
-
-	if(freq>0x53)
-	{
-		// DDR3200
-		*((volatile uint32_t*)DBSC_DBTR0)	= 0x00000020;	//dbtr0  cl=32
-		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000e;	//dbtr1  cwl=14
-		*((volatile uint32_t*)DBSC_DBTR3)	= 0x0000001d;	//dbtr3  trcd=29
-		*((volatile uint32_t*)DBSC_DBTR4)	= 0x0022001d;	//dbtr4  trpa=34 trp=29
-		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000060;	//dbtr5  trc=102
-		*((volatile uint32_t*)DBSC_DBTR6)	= 0x00000044;	//dbtr6  tras=68
-		*((volatile uint32_t*)DBSC_DBTR7)	= 0x00100010;	//dbtr7  trrd_s=16 trrd=16
-		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000040;	//dbtr8  tfaw=64
-		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000c;	//dbtr9  trdpr=12
-		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000001d;	//dbtr10 twr=30
-//NG:	*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000021;	//dbtr11 trdwr=33
-		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000025;	//dbtr11 trdwr=37
-		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00270027;	//dbtr12 twrrd_s=39 twrrd=39
-		*((volatile uint32_t*)DBSC_DBTR13)	= 0x00900120;	//dbtr13 trfcpb=96 trfc=208
-		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000c000c;	//dbtr14 tckehdll=12 tckeh=12
-		*((volatile uint32_t*)DBSC_DBTR15)	= 0x001e000c;	//dbtr15 tckesr=30 tckel=12   currently tckesr is TBD.
-
-		*((volatile uint32_t*)DBSC_DBTR16)	= 0x10400c0e;	//dbtr16 latency?  CL=32 & PHY_RDDATA_EN_DLY_X = 0e (32+2-14=20), CWL=14 & TDFI_PHY_WRDATA=2 
-		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
-		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
-		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
-		*((volatile uint32_t*)DBSC_DBTR20)	= 0x012c012c;	//dbtr20 txsdll=trfc+12=220 txs=220
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s= 8 tccd= 8
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000C000C;	//dbtr21 tccd_s=12 tccd=12	u-boot ng			// for lowfreq
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000d000d;	//dbtr21 tccd_s=13 tccd=13	u-boot ng			// for lowfreq
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000e000e;	//dbtr21 tccd_s=14 tccd=14	u-boot ok			// for lowfreq
-		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00100010;	//dbtr21 tccd_s=16 tccd=16	u-boot ok			// for lowfreq
-		*((volatile uint32_t*)DBSC_DBTR22)	= 0x06400030;	//dbtr22 tzqcal=1600 tzqlat=48
-
-	} 
-	else if(freq>0x47)
-	{
-		// DDR2800
-		*((volatile uint32_t*)DBSC_DBTR0)	= 0x0000001c;	//dbtr0  cl=28
-		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000e;	//dbtr1  cwl=14
-		*((volatile uint32_t*)DBSC_DBTR3)	= 0x0000001a;	//dbtr3  trcd=26
-		*((volatile uint32_t*)DBSC_DBTR4)	= 0x001e001a;	//dbtr4  trpa=30 trp=26
-//		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000059;	//dbtr5  trc=89
-		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000055;	//dbtr5  trc=85
-		*((volatile uint32_t*)DBSC_DBTR6)	= 0x0000003b;	//dbtr6  tras=59
-//		*((volatile uint32_t*)DBSC_DBTR7)	= 0x000e000e;	//dbtr7  trrd_s=14 trrd=14
-		*((volatile uint32_t*)DBSC_DBTR7)	= 0x000f000f;	//dbtr7  trrd_s=15 trrd=15
-//		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000038;	//dbtr8  tfaw=56
-		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000039;	//dbtr8  tfaw=57
-//		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000b;	//dbtr9  trdpr=11
-		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000c;	//dbtr9  trdpr=12
-//		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000001b;	//dbtr10 twr=27
-		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000001E;	//dbtr10 twr=30, nWR is 26, but its value is not defined in MR1.nWR
-//		*((volatile uint32_t*)DBSC_DBTR11)	= 0x0000001e;	//dbtr11 trdwr=30
-//NG:	*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000020;	//dbtr11 trdwr=32
-		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000022;	//dbtr11 trdwr=33
-//		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00250025;	//dbtr12 twrrd_s=37 twrrd=37
-		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00260026;	//dbtr12 twrrd_s=38 twrrd=38
-		*((volatile uint32_t*)DBSC_DBTR13)	= 0x007f00fd;	//dbtr13 trfcpb=127 trfc=253
-		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000c000c;	//dbtr14 tckehdll=12 tckeh=12
-		*((volatile uint32_t*)DBSC_DBTR15)	= 0x0016000b;	//dbtr15 tckesr=22 tckel=11 
-
-		*((volatile uint32_t*)DBSC_DBTR16)	= 0x101f0c0e;	//dbtr16 latency?  CL=32 & PHY_RDDATA_EN_DLY_X = 0e (32+2-14=20), CWL=14 & TDFI_PHY_WRDATA=2 
-		*((volatile uint32_t*)DBSC_DBTR17)	= 0x0c0f0020;	//dbtr17 tmodrd=12  tmod=15 trdmr=32
-		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
-		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
-		*((volatile uint32_t*)DBSC_DBTR20)	= 0x01070107;	//dbtr20 txsdll=txs=tRFCab+7.5ns=263
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s= 8 tccd= 8
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000b000b;	//dbtr21 tccd_s=11 tccd=11 But PHY may restrict tccd+1/+2, so set it big enough.
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000C000C;	//dbtr21 tccd_s=12 tccd=12	u-boot ng			// for lowfreq
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000d000d;	//dbtr21 tccd_s=16 tccd=13	u-boot ok			// for lowfreq
-		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000e000e;	//dbtr21 tccd_s=16 tccd=14	u-boot ok			// for lowfreq
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00100010;	//dbtr21 tccd_s=16 tccd=16	u-boot ok			// for lowfreq
-		*((volatile uint32_t*)DBSC_DBTR22)	= 0x06400030;	//dbtr22 tzqcal=1600 tzqlat=48
-
-	} 
-	else if(freq>0x2f)
-	{
-		// DDR2400
-		*((volatile uint32_t*)DBSC_DBTR0)	= 0x00000018;	//dbtr0  cl=24
-		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000c;	//dbtr1  cwl=12
-		*((volatile uint32_t*)DBSC_DBTR3)	= 0x00000016;	//dbtr3  trcd=22
-		*((volatile uint32_t*)DBSC_DBTR4)	= 0x001a0016;	//dbtr4  trpa=26 trp=22
-		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000049;	//dbtr5  trc=73
-		*((volatile uint32_t*)DBSC_DBTR6)	= 0x00000033;	//dbtr6  tras=51
-		*((volatile uint32_t*)DBSC_DBTR7)	= 0x000d000d;	//dbtr7  trrd_s=13 trrd=13
-		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000031;	//dbtr8  tfaw=49
-		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000a;	//dbtr9  trdpr=10
-		*((volatile uint32_t*)DBSC_DBTR10)	= 0x00000016;	//dbtr10 twr=22
-		*((volatile uint32_t*)DBSC_DBTR11)	= 0x0000001c;	//dbtr11 trdwr=28   PHY may have restriction of this value.
-		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00220022;	//dbtr12 twrrd_s=34 twrrd=34   PHY may restriction of this value.
-		*((volatile uint32_t*)DBSC_DBTR13)	= 0x006d00d9;	//dbtr13 trfcpb=109 trfc=217
-		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000a000a;	//dbtr14 tckehdll=10 tckeh=10
-		*((volatile uint32_t*)DBSC_DBTR15)	= 0x0013000c;	//dbtr15 tckesr=19 tckel=12 
-
-		*((volatile uint32_t*)DBSC_DBTR16)	= 0x08400a0c;	//dbtr16 latency?  CL=24 & PHY_RDDATA_EN_DLY_X = 0e (???), CWL=12 & TDFI_PHY_WRDATA=2 
-		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
-		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
-		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
-		*((volatile uint32_t*)DBSC_DBTR20)	= 0x00e200e2;	//dbtr20 txsdll=txs=tRFCab+7.5ns=226
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s=8 tccd=8
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000b000b;	//dbtr21 tccd_s=11 tccd=11 But PHY may restrict tccd+1/+2, so set it big enough.
-		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000C000C;	//dbtr21 tccd_s=12 tccd=12	u-boot ok			// for lowfreq
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00100010;	//dbtr21 tccd_s=16 tccd=16	u-boot ok			// for lowfreq
-		*((volatile uint32_t*)DBSC_DBTR22)	= 0x04b10025;	//dbtr22 tzqcal=1201 tzqlat=37
-
-	}
-	else
-	{
-		// DDR1600
-		*((volatile uint32_t*)DBSC_DBTR0)	= 0x0000000e;	//dbtr0  cl=14
-		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000c;	//dbtr1  cwl=c
-		*((volatile uint32_t*)DBSC_DBTR3)	= 0x0000000f;	//dbtr3  trcd=15
-		*((volatile uint32_t*)DBSC_DBTR4)	= 0x0011000f;	//dbtr4  trpa=17 trp=15
-		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000030;	//dbtr5  trc=48
-		*((volatile uint32_t*)DBSC_DBTR6)	= 0x00000022;	//dbtr6  tras=34
-		*((volatile uint32_t*)DBSC_DBTR7)	= 0x00080008;	//dbtr7  trrd_s=8 trrd=8
-		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000020;	//dbtr8  tfaw=32
-		*((volatile uint32_t*)DBSC_DBTR9)	= 0x00000006;	//dbtr9  trdpr=6
-		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000000f;	//dbtr10 twr=15
-		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000011;	//dbtr11 trdwr=22
-		*((volatile uint32_t*)DBSC_DBTR12)	= 0x001D001D;	//dbtr12 twrrd_s=20
-		*((volatile uint32_t*)DBSC_DBTR13)	= 0x00480090;	//dbtr13 trfcpb=72  trfcab=144
-		*((volatile uint32_t*)DBSC_DBTR14)	= 0x00060006;	//dbtr14 tckehdll=6
-		*((volatile uint32_t*)DBSC_DBTR15)	= 0x000c0006;	//dbtr15 tckesr=12
-
-		*((volatile uint32_t*)DBSC_DBTR16)	= 0x06200a0C;	//dbtr16 latency?
-		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
-		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
-		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
-		*((volatile uint32_t*)DBSC_DBTR20)	= 0x00b00096;	//dbtr20 txsdll=150
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s=8 tccd=8
-		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000b000b;	//dbtr21 tccd_s=11 tccd=11	u-boot ok But PHY may restrict tccd+1/+2, so set it big enough.
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000C000C;	//dbtr21 tccd_s=12 tccd=12	u-boot ok			// for lowfreq
-//		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00100010;	//dbtr21 tccd_s=16 tccd=16	u-boot ok			// for lowfreq
-		*((volatile uint32_t*)DBSC_DBTR22)	= 0x03200018;	//dbtr22 tzqcal=800 tzqlat=24
-	}
-
-	*((volatile uint32_t*)DBSC_DBRNK0)	= 0x00000000;	//dbrnk0 No odt for DQ exists in LPDDR4(N.Honda).
-	*((volatile uint32_t*)DBSC_DBRNK1)	= 0x00000000;	//dbrnk1 Don't need to set it cause we use all-rank refresh.
-	*((volatile uint32_t*)DBSC_DBRNK2)	= 0x00008888;	//dbrnk2 rkrr=8
-	*((volatile uint32_t*)DBSC_DBRNK3)	= 0x00008888;	//dbrnk3 rkrw=8
-	*((volatile uint32_t*)DBSC_DBRNK4)	= 0x00008888;	//dbrnk4 rkwr=8
-	*((volatile uint32_t*)DBSC_DBRNK5)	= 0x00008888;	//dbrnk5 rkww=8
-	*((volatile uint32_t*)DBSC_DBRNK6)	= 0x00000000;	//dbrnk6 Use ALL Rank
-	*((volatile uint32_t*)DBSC_DBADJ0)	= 0x00000000;	//dbadj0 No Optional setting
-	*((volatile uint32_t*)DBSC_DBADJ2)	= 0x00000000;	//dbadj2 No Optional setting
-
-//BUFCAM settings
-//	*((volatile uint32_t*)DBSC_DBCAM0CNF0)	= 0x00000000;	//dbcam0cnf0 inoen=0, actually it is not used.
-	*((volatile uint32_t*)DBSC_DBCAM0CNF1)	= 0x00044218;	//dbcam0cnf1 
-	*((volatile uint32_t*)DBSC_DBCAM0CNF2)	= 0x000000F4;	//dbcam0cnf2 
-//	*((volatile uint32_t*)DBSC_DBCAM0CNF3)	= 0x00000003;	//
-	*((volatile uint32_t*)DBSC_DBBCAMDIS)	= 0x00000002;	//Subcam Disable
-	*((volatile uint32_t*)DBSC_DBSCHCNT0)	= 0x080F003F;	//dbschcnt0
-	*((volatile uint32_t*)DBSC_DBSCHCNT1)	= 0x00001010;	//dbschcnt1
-	*((volatile uint32_t*)DBSC_DBSCHSZ0)	= 0x00000001;	//dbschsz0
-	*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//dbschrw0
-	*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00000037;	//dbschrw1
-
-//QoS Settings
-	*((volatile uint32_t*)DBSC_DBSCHQOS_0_0)	= 0x0000F000;	//dbschqos00
-	*((volatile uint32_t*)DBSC_DBSCHQOS_0_1)	= 0x0000E000;	//dbschqos01
-	*((volatile uint32_t*)DBSC_DBSCHQOS_0_2)	= 0x00007000;	//dbschqos02
-	*((volatile uint32_t*)DBSC_DBSCHQOS_0_3)	= 0x00000000;	//dbschqos03
-	*((volatile uint32_t*)DBSC_DBSCHQOS_4_0)	= 0x0000F000;	//dbschqos40
-	*((volatile uint32_t*)DBSC_DBSCHQOS_4_1)	= 0x0000EFFF;	//dbschqos41
-	*((volatile uint32_t*)DBSC_DBSCHQOS_4_2)	= 0x0000B000;	//dbschqos42
-	*((volatile uint32_t*)DBSC_DBSCHQOS_4_3)	= 0x00000000;	//dbschqos43
-	*((volatile uint32_t*)DBSC_DBSCHQOS_9_0)	= 0x0000F000;	//dbschqos90
-	*((volatile uint32_t*)DBSC_DBSCHQOS_9_1)	= 0x0000EFFF;	//dbschqos91
-	*((volatile uint32_t*)DBSC_DBSCHQOS_9_2)	= 0x0000D000;	//dbschqos92
-	*((volatile uint32_t*)DBSC_DBSCHQOS_9_3)	= 0x00000000;	//dbschqos93
-	*((volatile uint32_t*)DBSC_DBSCHQOS_13_0)	= 0x0000F000;	//dbschqos130
-	*((volatile uint32_t*)DBSC_DBSCHQOS_13_1)	= 0x0000EFFF;	//dbschqos131
-	*((volatile uint32_t*)DBSC_DBSCHQOS_13_2)	= 0x0000E800;	//dbschqos132
-	*((volatile uint32_t*)DBSC_DBSCHQOS_13_3)	= 0x00007000;	//dbschqos133
-	*((volatile uint32_t*)DBSC_DBSCHQOS_14_0)	= 0x0000F000;	//dbschqos140
-	*((volatile uint32_t*)DBSC_DBSCHQOS_14_1)	= 0x0000EFFF;	//dbschqos141
-	*((volatile uint32_t*)DBSC_DBSCHQOS_14_2)	= 0x0000E800;	//dbschqos142
-	*((volatile uint32_t*)DBSC_DBSCHQOS_14_3)	= 0x00007000;	//dbschqos143
-	*((volatile uint32_t*)DBSC_DBSCHQOS_15_0)	= 0x000007D0;	//dbschqos150
-	*((volatile uint32_t*)DBSC_DBSCHQOS_15_1)	= 0x000007CF;	//dbschqos151
-	*((volatile uint32_t*)DBSC_DBSCHQOS_15_2)	= 0x000005D0;	//dbschqos152
-	*((volatile uint32_t*)DBSC_DBSCHQOS_15_3)	= 0x000003D0;	//dbschqos153
-
-	*((volatile uint32_t*)DBSC_DBSYSCONF1)		= 0x00000002;	//dbsysconf1 freqratio=2.
-
-//Under Verification
-	*((volatile uint32_t*)DBSC_DBCAM0CNF1)	= 0x00044218;	//wbkwait(0004), wbkmdhi(4,2),wbkmdlo(1,8)             <- independent of dram freq
-	*((volatile uint32_t*)DBSC_DBCAM0CNF2)	= 0x00000284;	//rg_scexp[15:0] 0,0(fillunit),8(dirtymax),4(dirtymin) <- independent of dram freq
-
-	if(freq>0x53)
-	{
-		// DDR3200
-		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//stop_tolerance, independent of dram freq
-		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00000048;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
-		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x18030d09;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
-		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x090a080c;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
-		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x111f1fff;	//rd-wr/wr-rd toggle count, independent of dram freq
-	}
-	else if(freq>0x47)
-	{
-		// DDR2800
-		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//stop_tolerance, independent of dram freq
-		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00018248;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
-//		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x15030d09;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
-		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x180b1508;	//[31:24]=trc/2.5=18   ; [23:16]=trda->act/2.5=11; [15:8]=twra->act/2.5=21; [7:0]=trp/2.5=8
-//		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x080a070c;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
-		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x0a0b080C;	//[31:24]=trdwr/2.5=9 ; [23:16]=twrrd/2.5=16   ; [15:8]=trcd/2.5=8     ; [7:0]=asyncofs
-		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x000F0FFF;	//rd-wr/wr-rd toggle count, independent of dram freq
-	}
-	else if(freq>0x2f)
-	{
-		// DDR2400
-		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0x22421111;	//stop_tolerance, independent of dram freq
-		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00180034;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
-		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x180B1708;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
-		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x0808070C;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
-		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x012F1123;	//rd-wr/wr-rd toggle count, independent of dram freq
-	}
-	else
-	{
-		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//stop_tolerance, independent of dram freq
-		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00000024;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
-		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x0c020905;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
-		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x0508040C;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
-		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x000F0FFF;	//rd-wr/wr-rd toggle count, independent of dram freq
-	}
-}
-
-
-static void pvt_manual_update(uint32_t flag)
-{
-	if(flag&0x1) {REG_DDRPHY_WRITE(0,0x702,REG_DDRPHY_READ(0,0x702) | (1<<16));};
-	if(flag&0x2) {REG_DDRPHY_WRITE(1,0x702,REG_DDRPHY_READ(1,0x702) | (1<<16));};
-	if(flag&0x4) {REG_DDRPHY_WRITE(2,0x702,REG_DDRPHY_READ(2,0x702) | (1<<16));};
-	if(flag&0x8) {REG_DDRPHY_WRITE(3,0x702,REG_DDRPHY_READ(3,0x702) | (1<<16));};
-
-	if(flag&0x10) {REG_DDRPHY_WRITE(0,0x732,REG_DDRPHY_READ(0,0x732) | (1<<16));};
-	if(flag&0x20) {REG_DDRPHY_WRITE(1,0x732,REG_DDRPHY_READ(1,0x732) | (1<<16));};
-	if(flag&0x40) {REG_DDRPHY_WRITE(2,0x732,REG_DDRPHY_READ(2,0x732) | (1<<16));};
-	if(flag&0x80) {REG_DDRPHY_WRITE(3,0x732,REG_DDRPHY_READ(3,0x732) | (1<<16));};
-}
-
-
-static void set_cacs_delay()
-{
-	uint32_t i,f,dataL;
-
-	//FREQ_SEL_INDEX=3 (not needed? because MULTICAST_EN=1) ==> NEED!! otherwise, copy will not copy
-	REG_DDRPHY_WRITE (1,0x00000700,0x0301);
-	REG_DDRPHY_WRITE (2,0x00000700,0x0301);
-	REG_DDRPHY_WRITE (3,0x00000700,0x0301);
-
-	for (i=0;i<4;i++)
-	{
-		for(f=0;f<2;f++)
-		{
-			REG_DDRPHY_WRITE(i,0x700,dataL=((REG_DDRPHY_READ(i,0x700) & 0xfffffcfe) | (f<<8)) );
-
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[0][0],dataL=((DDR_CA_DELAY[0][1] & 0x000000ff) | (DDR_CAD<<8)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[1][0],dataL=((DDR_CA_DELAY[1][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[2][0],dataL=((DDR_CA_DELAY[2][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[3][0],dataL=((DDR_CA_DELAY[3][1] & 0x000f0000) | (DDR_CAD<<0)) );
-
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[0][0]+0x80,dataL=((DDR_CA_DELAY[0][1] & 0x000000ff) | (DDR_CAD<<8)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[1][0]+0x80,dataL=((DDR_CA_DELAY[1][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[2][0]+0x80,dataL=((DDR_CA_DELAY[2][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[3][0]+0x80,dataL=((DDR_CA_DELAY[3][1] & 0x000f0000) | (DDR_CAD<<0)) );
-
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[4][0],dataL=((DDR_CA_DELAY[4][1] & 0x000000ff) | (DDR_GRP_A<<8)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[5][0],dataL=((DDR_CA_DELAY[5][1] & 0x00000000) | (DDR_GRP_B<<16) | (DDR_GRP_A<<0)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[6][0],dataL=((DDR_CA_DELAY[6][1] & 0x00000000) | (DDR_GRP_B<<0)) );
-		}
-		REG_DDRPHY_WRITE(i,0x700,dataL=((REG_DDRPHY_READ(i,0x700) & 0xfffffffe) | 1) );
-	}
-
-	for (i=0;i<4;i++)
-	{
-		REG_DDRPHY_WRITE(i,0x702,dataL=((REG_DDRPHY_READ(i,0x702) & 0xfeffffff) | (DDR_LP4_BOOT_DISABLE<<24) ) );
-//		0x00000601, 0x00000000, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_0:RW+:8:5:=0x00 PHY_ADR4_SW_WRADDR_SHIFT_0:RW+:0:5:=0x00
-//		0x00000681, 0x00000404, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR4_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
-//		0x00000701, 0x00000000, // PHY_GRP_BYPASS_SLAVE_DELAY:RW:16:11:=0x0000 PHY_SW_GRP_SHIFT_3:RW+:8:5:=0x00 PHY_SW_GRP_SHIFT_2:RW+:0:5:=0x00
-		REG_DDRPHY_WRITE(i,0x601,dataL=((REG_DDRPHY_READ(i,0x601) & 0xf800ffff) | (DDR_BPCAD<<16)) );
-		REG_DDRPHY_WRITE(i,0x681,dataL=((REG_DDRPHY_READ(i,0x681) & 0xf800ffff) | (DDR_BPCAD<<16)) );
-		REG_DDRPHY_WRITE(i,0x701,dataL=((REG_DDRPHY_READ(i,0x701) & 0xf800ffff) | (DDR_BPGRP<<16)) );
-
-//		0x00000680, 0x04040404, // PHY_ADR3_SW_WRADDR_SHIFT_1:RW+:24:5:=0x04 PHY_ADR2_SW_WRADDR_SHIFT_1:RW+:16:5:=0x04 PHY_ADR1_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR0_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
-//		0x00000681, 0x00000404, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR4_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
-		REG_DDRPHY_WRITE(i,0x680,dataL=((REG_DDRPHY_READ(i,0x680) & 0xe0e0e0e0) | 0x05050505) );
-		REG_DDRPHY_WRITE(i,0x681,dataL=((REG_DDRPHY_READ(i,0x681) & 0xffffe0e0) | 0x00000505) );
-	}
-}
-
-
-
-static void _rx_cal_code_set(uint32_t ch, uint32_t slice, uint8_t _cal_code_up[][4][16],uint8_t _cal_code_dn[][4][16])
-{
-	uint32_t i;
-	uint32_t code;
-	for(i=0;i<6;i++)
-	{
-		code=((      cal_code_up[ch][slice][i*2+1] &0x3f) <<22)
-		    |((      cal_code_dn[ch][slice][i*2+1] &0x3f) <<16)
-			|((      cal_code_up[ch][slice][i*2]   &0x3f) << 6)
-		    |((      cal_code_dn[ch][slice][i*2]   &0x3f) << 0);
-		REG_DDRPHY_WRITE(ch,0x434+i+slice*0x80,code);
-	}
-}
-
-static void rx_cal_manual1(uint32_t chmask)
-{ 
-
-	uint32_t ch,slice;
-	uint32_t index;
-	uint32_t trial;
-	
-	uint16_t cal_obs;
-	uint32_t rx_cal_val;
-	uint32_t NS_WA; //for backward compat
-	
-	uint32_t regadd, o_dataL,dataL;
-	
-/*
-Reports the calibration results. This parameter is only applicable if the phy_rx_cal_override_X parameter is set to fb1. 
-There is a phy_rx_cal_obs_X parameter for each of the slices of data sent on the DFI data bus.
-? Bit [10] = Calibration result from FDBK
-? Bit [9] = rx_cal_rd_dqs; Calibration result from DQS
-? Bit [8] = rx_cal_rd_dm; Calibration result from DM
-? Bits [7:0] = wrlvl_rd_dq;	
-*/
-	rx_cal_val = DDR_RX_CAL_MAN&0x3f;
-	if(DDR_RX_CAL_MAN&0x200)NS_WA=1;
-	else NS_WA=0;
-
-	for(ch=0;ch<4;ch++)
-	{
-		for(slice=0;slice<4;slice++)
-		{
-			REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice) | (1<<16));	//IE_on
-			REG_DDRPHY_WRITE(ch,0x433+0x80*slice,REG_DDRPHY_READ(ch,0x433+0x80*slice)|0x100); //CAL_OVERRIDE on
-			for(index=0;index<16;index++)
-			{
-				cal_code_up[ch][slice][index]=rx_cal_val;
-				cal_code_dn[ch][slice][index]=rx_cal_val;
-				fst1[ch][slice][index]=0xff;
-				lst0[ch][slice][index]=0xff;
-				for(trial=0;trial<128;trial+=32)
-					val[ch][slice][index][trial/32]=0;
-			}
-			_rx_cal_code_set(ch,slice,cal_code_up,cal_code_dn);
-		}
-	}
-
-	for(trial=0;trial<2*rx_cal_val;trial++)
-	{
-		for(ch=0;ch<4;ch++)
-		{
-			if(!(chmask & (1<<ch)))continue;
-			for(slice=0;slice<4;slice++)
-			{
-				for(index=0;index<11;index++)
-				{
-					if(trial>=rx_cal_val)
-					{
-						cal_code_up[ch][slice][index]=rx_cal_val;
-						cal_code_dn[ch][slice][index]=2*rx_cal_val-trial;
-					}
-					else
-					{
-						cal_code_up[ch][slice][index]=trial;
-						cal_code_dn[ch][slice][index]=rx_cal_val;
-					}
-				}
-				_rx_cal_code_set(ch,slice,cal_code_up,cal_code_dn);
-			}
-		}
-		for(ch=0;ch<4;ch++)
-		{
-			for(slice=0;slice<4;slice++)
-			{
-				cal_obs = (uint16_t)(REG_DDRPHY_READ(ch,0x439+0x80*slice)>>16);
-				for(index=0;index<11;index++)
-				{
-					if(cal_obs&(1<<index) )
-					{
-						val[ch][slice][index][trial/32]|=(1ULL<<trial%32);
-					}
-					else
-					{
-						val[ch][slice][index][trial/32]&=~(1ULL<<trial%32);
-					}
-
-					if(((ch==0 || ch==3)&&(slice==2||slice==3)) || !NS_WA)
-					{
-						if(cal_obs&(1<<index) )
-						{
-							if(fst1[ch][slice][index]==0xff)fst1[ch][slice][index]=trial;
-						}
-						else
-						{
-							lst0[ch][slice][index]=trial;
-						}
-					}
-					else
-					{
-						if(!(cal_obs&(1<<index) ))
-						{
-							if(fst1[ch][slice][index]==0xff)fst1[ch][slice][index]=trial;
-						}
-						else
-						{
-							lst0[ch][slice][index]=trial;
-						}
-					}
-				}
-			}
-		}
-	}
-
-	for(ch=0;ch<4;ch++)
-	{
-		for(slice=0;slice<4;slice++)
-		{
-			for(index=0;index<16;index++)
-			{
-				if(fst1[ch][slice][index]==0xff || lst0[ch][slice][index]==0xff)
-				{
-					cal_code_up[ch][slice][index]=rx_cal_val;
-					cal_code_dn[ch][slice][index]=rx_cal_val;
-				}
-				else
-				{
-					trial=(fst1[ch][slice][index]+lst0[ch][slice][index])>>1;
-					if(trial>=rx_cal_val)
-					{
-						cal_code_up[ch][slice][index]=rx_cal_val;
-						cal_code_dn[ch][slice][index]=2*rx_cal_val-trial;
-					}
-					else
-					{
-						cal_code_up[ch][slice][index]=trial;
-						cal_code_dn[ch][slice][index]=rx_cal_val;
-					}
-				}
-			}
-			_rx_cal_code_set(ch,slice,cal_code_up,cal_code_dn);
-		}
-	}
-
-	for(ch=0;ch<4;ch++)
-	{
-		for(slice=0;slice<4;slice++)
-		{
-			REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice)&~(1<<16));	//IE_off
-			REG_DDRPHY_WRITE(ch,0x433+0x80*slice,REG_DDRPHY_READ(ch,0x433+0x80*slice)&~0x100); //CAL_OVERRIDE off
-		}
-	}
-	if(1)
-	{
-		for(ch=0;ch<4;ch++)
-		{
-			for(slice=0;slice<4;slice++)
-			{
-				for(index=0;index<11;index++)
-				{
-					regadd=0x434+0x80*slice+index/2;
-					o_dataL=REG_DDRPHY_READ(ch,regadd);
-					if(index%2)dataL=(o_dataL>>16);
-					else dataL=o_dataL;
-					dataL&=0xffff;
-				}
-			}
-		}
-	}
-}
-
-
-static void mode_register_set(uint32_t freq,uintptr_t phychno,uint32_t mr13_val)
-{
-
-	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040d00|(0x00100000 * phychno)|mr13_val;	//MRW 13 chA rkA 0d:00 //FSPOP&FSPWP is fixed to 0, VRO off
-	WaitDBCMD();
-
-	if(freq>0x47)
-	{
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401d4|(0x00100000 * phychno);	//MRW 1 DeviceFeature1(Post=1.5tck nWR=30 RDpre=static WRPre=2tCK BL=16
-	}
-	else if (freq > 0x2f)
-	{
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401c4|(0x00100000 * phychno);	//MRW 1 DeviceFeature1(Post=1.5tck nWR=24 RDpre=static WRPre=2tCK BL=16
-	}
-	else
-	{
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401a4|(0x00100000 * phychno);	//MRW 1 DeviceFeature1(Post=1.5tck nWR=16 RDpre=static WRPre=2tCK BL=16
-	}
-
-	WaitDBCMD();
-
-	if(freq>0x47)
-	{
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e04022e|(0x00100000 * phychno);	//MRW 2 DeviceFeature2(0,0SetA,101=WL14,110=RL32)
-	}
-	else if (freq > 0x2f)
-	{
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040224|(0x00100000 * phychno);	//MRW 2 DeviceFeature2(0,0SetA,100=WL12,100=RL24)
-	}
-	else
-	{
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040252|(0x00100000 * phychno);	//MRW 2 DeviceFeature2(0,1SetB,010=WL12,010=RL14)
-	}
-
-	
-	WaitDBCMD();
-
-	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040300|(0x00100000 * phychno)|DDR_MR3;	//MRW 3 chA rkA 03:31
-	WaitDBCMD();
-
-	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040b00|(0x00100000 * phychno)|DDR_MR11;	//MRW 11
-	WaitDBCMD();
-
-	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040c11|(0x00100000 * phychno);	//MRW 12
-	WaitDBCMD();
-
-	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040e11|(0x00100000 * phychno);	//MRW 14
-	WaitDBCMD();
-
-	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e041600|(0x00100000 * phychno)|DDR_MR22;	//MRW 22 
-	WaitDBCMD();
-}
-
-static void _set_reg(uint32_t ch_mask, uint32_t regadd, uint32_t pos, uint32_t width, uint32_t val)
-{
-	int ch;
-	uint32_t dataL;
-	uint64_t valids;
-	uint64_t valids_shift;
-
-	valids=(1ULL<<width)-1;
-	valids_shift = valids<<pos;
-
-	for(ch=0;ch<4;ch++)
-	{
-		if(!((1<<ch)&ch_mask))continue;
-		dataL=REG_DDRPHY_READ(ch,regadd);
-		dataL=(dataL&~valids_shift) | ((val&valids)<<pos);
-		REG_DDRPHY_WRITE(ch,regadd,dataL);
-	}
-}
-
-
-static void pvt_lvl_enable_set(uint32_t go)
-{
-	uint32_t i;
-
-	for(i=0;i<4;i++)
-	{
-	//CALVL_EN
-		if((DDR_LVLEN&go)&0x00000001)
-		{
-			REG_DDRPHY_WRITE(i,0x25d,REG_DDRPHY_READ(i,0x25d) | (1ULL<<8));
-		}
-		else
-		{
-			REG_DDRPHY_WRITE(i,0x25d,REG_DDRPHY_READ(i,0x25d) &~(1ULL<<8));
-		}
-
-	//WRLVL_EN
-		if((DDR_LVLEN&go)&0x00000002)
-		{
-			REG_DDRPHY_WRITE(i,0x23a,REG_DDRPHY_READ(i,0x23a) | (1ULL<<24));
-		}
-		else
-		{
-			REG_DDRPHY_WRITE(i,0x23a,REG_DDRPHY_READ(i,0x23a) &~(1ULL<<24));
-		}
-
-	//RDLVL_GATE_EN
-		if((DDR_LVLEN&go)&0x00000004)
-		{
-			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) | (1ULL<<24));
-		}
-		else
-		{
-			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) &~(1ULL<<24));
-		}
-
-	//RDLVL_EN
-		if((DDR_LVLEN&go)&0x00000008)
-		{
-			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) | (1ULL<<16));
-		}
-		else
-		{
-			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) &~(1ULL<<16));
-		}
-
-	//WRDQLVL_EN
-		if((DDR_LVLEN&go)&0x00000010)
-		{
-			REG_DDRPHY_WRITE(i,0x275,REG_DDRPHY_READ(i,0x275) | (1ULL<<16));
-		}
-		else
-		{
-			REG_DDRPHY_WRITE(i,0x275,REG_DDRPHY_READ(i,0x275) &~(1ULL<<16));
-		}
-
-	//CSLVL_EN
-		if((DDR_LVLEN&go)&0x00000020)
-		{
-			REG_DDRPHY_WRITE(i,0x703,REG_DDRPHY_READ(i,0x703) | (1));
-		}
-		else
-		{
-			REG_DDRPHY_WRITE(i,0x703,REG_DDRPHY_READ(i,0x703) &~(1));
-		}
-	}
-}
-
-static void pvt_freq_change_ack(uint32_t freq, uintptr_t phychno, uint32_t freq_flag)
-{
-	uint32_t dataL;
-	uint32_t j;
-
-	dsb_sev();
-	//DFI FREQ
-	*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = freq_flag;
-	dataL=*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno));
-	dsb_sev();
-
-#ifdef DDR_FREQCHG
-	j = *((volatile uint32_t*)CPG_PLL3CR);
-	dsb_sev();
-
-//	j = (j&0x00ffff7f) | ((((freq/(3-freq_flag))  << 24))&0xff000000)| ((fdiv << 7)&0x00000080);
-	j = (j&0x00ffff7f) | ((freq & 0xff) << 24)| ((freq_flag == 0) << 7);
-	*((volatile uint32_t*)CPG_PLL3CR) = j;
-	dsb_sev();
-	j = *((volatile uint32_t*)CPG_PLL3CR);
-
-	dsb_sev();
-	do {
-		dataL=*((volatile uint32_t*)CPG_PLLECR);
-	} while( (dataL&0x1f00)!=0x1f00 );
-#endif
-
-	//FREQ CHANGE ACK
-	*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-	dataL=*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno));
-
-	*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x00000000;
-	dsb_sev();
-}
-
-
-static uint32_t pvt_pi_training_go_all_o(uint32_t freq)
-{
-	uint32_t dataL;
-	uint32_t phytrainingok;
-	uint32_t retry;
-	uint32_t pll_status[4];
-	uint32_t wait_count[4];
-	uintptr_t phychno;
-
-	if(DDR_TVAL1==0)
-	{
-		for(phychno=0;phychno<4;phychno++)
-		{
-			//dfi_init_start negate
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
-			dsb_sev();
-		}
-	}
-
-	for(phychno=0;phychno<4;phychno++)
-	{
-		if( (DDR_PHYVALID&(1<<phychno))==0 )
-		{
-			continue;
-		}
-		////////////////////////////////////////////////////////////////////////////////////////////////// PI_START 
-		REG_DDRPHY_WRITE(phychno, 0x200, 0x20410B01);
-//		*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x00000200;
-//		*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
-		if(DDR_TVAL1==1)
-		{
-			//dfi_init_start negate 
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
-			dsb_sev();
-		}
-	}
-	//////////////////////
-
-	dsb_sev();
-
-	if(DDR_TVAL1==2)
-	{
-		for(phychno=0;phychno<4;phychno++)
-		{
-			//dfi_init_start negate 
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
-			dsb_sev();
-		}
-	}
-
-	phytrainingok=0;
-	retry=0;
-
-	// 0 : wait first unlock
-	// 1 : pll is off
-	// 2 : pll is on
-
-	pll_status[0]=0;//wait unlock
-	pll_status[1]=0;//wait unlock
-	pll_status[2]=0;//wait unlock
-	pll_status[3]=0;//wait unlock
-
-	while(1)
-	{
-		for(phychno=0;phychno<4;phychno++)
-		{
-			if(DDR_PHYVALID&phytrainingok&(1<<phychno))
-			{
-				continue;
-			}
-
-			if(pll_status[phychno]==0)
-			{
-				dataL = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+phychno*0x100));	//Wait for PLL is unlock
-				if((dataL & 0x0000001F) == 0x0)
-				{
-					pll_status[phychno]=1;
-					wait_count[phychno]=1000;
-
-					pvt_freq_change_ack(freq,phychno,0);
-					retry=0;
-				}
-			}
-			else if(pll_status[phychno]==1)
-			{
-				dataL = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+phychno*0x100));	//Wait for PLL Lock
-				if((dataL & 0x0000001F) == 0x1F)
-				{
-					pll_status[phychno]=2;
-					wait_count[phychno]=1000;
-					retry=0;
-				}
-				else
-				{
-					wait_count[phychno]--;
-					if(wait_count[phychno]==0)
-					{
-						pvt_freq_change_ack(freq,phychno,2);
-						wait_count[phychno]=1000;
-					}
-				}
-			}
-			else
-			{
-				if(wait_count[phychno]>0)
-				{
-					wait_count[phychno]--;
-					dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-					if(dataL&0x1)
-					{
-						phytrainingok |= (0x1<<phychno);
-						retry=0;
-						// TRAING OK
-					}
-				}
-				else
-				{
-					dataL = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+phychno*0x100));	//Check PLL is unlock again
-					if((dataL & 0x0000001F) == 0x00)
-					{
-						pll_status[phychno]=1;
-						pvt_freq_change_ack(freq,phychno,0);
-						wait_count[phychno]=1000;
-						retry=0;
-					}
-					else
-					{
-						wait_count[phychno]=1000;
-					}
-				}
-			}
-		}
-
-		if( (DDR_PHYVALID& phytrainingok&0xf)==0xf )
-		{
-			break;
-		}
-		retry++;
-		if(retry==10000)
-		{
-			break;
-		}
-	}
-
-	for(phychno=0;phychno<4;phychno++)
-	{
-		dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-		REG_DDRPHY_WRITE( phychno, 0x29c, dataL);
-	}
-
-	return phytrainingok;
-}
-
-
-inline void PLL3_FREQ(uint32_t freq, uint32_t freq_flag)
-{
-	uint32_t dataL;
-
-#ifdef	DDR_FREQCHG
-
-	dsb_sev();
-
-	if(freq_flag==0)
-	{
-#ifdef	DDR_LOWFIX
-		dataL = DDR_LOWFIX;
-#else
-		dataL = (freq+1)/DDR_LOWDIV-1;
-#endif
-	}
-	else
-	{
-		dataL = (freq);
-	}
-
-	dataL = (dataL<<24);
-	*((volatile uint32_t*)CPG_CPGWPR) = ~dataL;
-	*((volatile uint32_t*)CPG_PLL3CR) =  dataL;
-
-	dsb_sev();
-	do {
-		dataL=*((volatile uint32_t*)CPG_PLLECR);
-	} while( (dataL&0x1f00)!=0x1f00 );
-
-#endif	// DDR_FREQCHG
-}
-
-#define TR_ERR 4000
-#define TR_MAX (TR_ERR*2)
-#define TE_ERR 10000
-#define TE_MAX (TE_ERR*2)
-
-uint32_t pvt_pi_training_go_all(uint32_t freq)
-{
-	uint32_t flag,i,j;
-	uint32_t dataL;
-	uint32_t phytrainingok;
-	uint32_t retry;
-	uintptr_t phychno;
-	uint32_t FREQ_H;
-
-	FREQ_H=1;
-
-	PLL3_FREQ(freq,0);
-
-	for(phychno=0;phychno<4;phychno++)
-	{
-		//dfi_init_start negate
-		*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
-		dsb_sev();
-	}
-
-	if(DDR_TVAL0&0x100)
-	{
-//		//CHANGE IMPEDANCE CODE to CMOS MODE
-		change_lpddr4_en(0xf,0);
-	}
-
-	for(phychno=0;phychno<4;phychno++)
-	{
-		if(DDR_TVAL0&0x1)
-		{
-//		0x00000268, 0x09090605, // PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
-//NOTE:TDFI_INIT_COMPLETE_MIN: wait cycle for init_complete: should be max value
-			REG_DDRPHY_WRITE(phychno, 0x268, (REG_DDRPHY_READ(phychno,0x268)&0xffffff00) | 0xff);
-		}
-
-		if(DDR_TVAL0&0x2)
-		{
-//		0x0000026D, 0x18020100, // PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
-//		0x0000026E, 0x00010118, // PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
-//NOTE:TCKEHDQS
-			REG_DDRPHY_WRITE(phychno, 0x26D, (REG_DDRPHY_READ(phychno,0x26D)&0xc0c0ffff) | (0x18<<24) | (0x18<<16));
-			REG_DDRPHY_WRITE(phychno, 0x26E, (REG_DDRPHY_READ(phychno,0x26E)&0xffffffc0) | (0x18<<0));
-		}
-
-		if(DDR_TVAL0&0x4)
-		{
-//		0x00000262, 0x00060100, // PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
-//		0x00000263, 0x01000006, // PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
-//		0x00000264, 0x018E018E, // PI_TVREF_LONG_F1:RW:16:10:=0x018e PI_TVREF_SHORT_F1:RW:0:10:=0x018e
-//		0x00000265, 0x018E0100, // PI_TVREF_SHORT_F2:RW:16:10:=0x018e PI_TDFI_CASEL_F2:RW:8:5:=0x01 PI_TDFI_CACSCA_F2:RW:0:5:=0x00
-//		0x00000266, 0x0F0F018E, // PI_CALVL_VREF_INITIAL_STOP_POINT:RW:24:7:=0x1e PI_CALVL_VREF_INITIAL_START_POINT:RW:16:7:=0x1a PI_TVREF_LONG_F2:RW:0:10:=0x018e
-//NOTE:TDFI_TVREF_LONG: wait cycle from CKE assert to MRW :
-//			REG_DDRPHY_WRITE(phychno, 0x263, REG_DDRPHY_READ(phychno,0x263)&0xfffffc00 | (0x3ff<<0));
-//			REG_DDRPHY_WRITE(phychno, 0x264, REG_DDRPHY_READ(phychno,0x264)&0xfc00ffff | (0x3ff<<16));
-//			REG_DDRPHY_WRITE(phychno, 0x266, REG_DDRPHY_READ(phychno,0x266)&0xfffffc00 | (0x3ff<<0));
-
-			REG_DDRPHY_WRITE(phychno, 0x262, (REG_DDRPHY_READ(phychno,0x262)&0xfc00ffff) | (0x18e<<0));
-			REG_DDRPHY_WRITE(phychno, 0x263, (REG_DDRPHY_READ(phychno,0x263)&0xfffffc00) | (0x18e<<0));
-			REG_DDRPHY_WRITE(phychno, 0x264, (REG_DDRPHY_READ(phychno,0x264)&0xfc00fc00) | (0x18e<<16) | (0x18e<<0));
-			REG_DDRPHY_WRITE(phychno, 0x266, (REG_DDRPHY_READ(phychno,0x266)&0xfffffc00) | (0x18e<<0));
-		}
-
-		if(DDR_TVAL0&0x8)
-		{
-//		0x0000025F, 0x00FF010A, // PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
-//		0x00000260, 0x03018D03, // PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
-//		0x00000261, 0x000A018D, // PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
-//NOTE:TDFI_TCAENT: wait cycle to begin CA operation
-			REG_DDRPHY_WRITE(phychno, 0x25f, (REG_DDRPHY_READ(phychno,0x25f)&0xc000ffff) | (0x3fff<<16));
-			REG_DDRPHY_WRITE(phychno, 0x260, (REG_DDRPHY_READ(phychno,0x260)&0xffc000ff) | (0x3fff<<8));
-			REG_DDRPHY_WRITE(phychno, 0x261, (REG_DDRPHY_READ(phychno,0x261)&0xffffc000) | (0x3fff<<0));
-		}
-
-		if(DDR_TVAL0&0x10)
-		{
-//		0x00000267, 0x10010204, // PI_TDFI_INIT_START_MIN:RW:24:8:=0x10 PI_CALVL_VREF_DELTA:RW:16:4:=0x01 PI_CALVL_VREF_NORMAL_STEPSIZE:RW:8:4:=0x02 PI_CALVL_VREF_INITIAL_STEPSIZE:RW:0:4:=0x04
-//NOTE:TDFI_INIT_START_MIN: wait to assert init_start
-			REG_DDRPHY_WRITE(phychno, 0x267, (REG_DDRPHY_READ(phychno,0x267)&0x00ffffff) | (0xff<<24));
-		}
-		if(DDR_TVAL0&0x20)
-		{
-//		0x00000269, 0x20000202, // PI_TDFI_INIT_START_F0:RW:24:8:=0x20 PI_SW_CA_TRAIN_VREF:RW:16:7:=0x00 PI_CALVL_STROBE_NUM:RW:8:5:=0x02 PI_TCKCKEH:RW:0:4:=0x02
-//NOTE:PI_TCKCKEH :
-			REG_DDRPHY_WRITE(phychno, 0x269, (REG_DDRPHY_READ(phychno,0x269)&0xfffffff0) | (0xf<<0));
-		}
-
-		if(DDR_TVAL0&0x40)
-		{
-//		0x0000026D, 0x18020100, // PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
-			REG_DDRPHY_WRITE(phychno, 0x26d, (REG_DDRPHY_READ(phychno,0x26d)&0xfffffffe) | (0x1<<0));
-		}
-
-		if(DDR_TVAL0&0x100)
-		{
-			for(i=0;i<4;i++)
-			{
-				REG_DDRPHY_WRITE(phychno, 0x44e + 0x80*i, REG_DDRPHY_READ(phychno, 0x44e + 0x80*i)|1);
-			}
-		}
-//		0x00000414, 0x04080000, // PHY_WRLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_0:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_0:RW:0:1:=0x00
-//		0x00000415, 0x04080a04, // PHY_RDLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_0:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_0:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_0:RW:0:6:=0x00
-		for(i=0;i<4;i++)
-		{
-			j=((REG_DDRPHY_READ(phychno, 0x414 + 0x80*i)>>24)+((DDR_TVAL0>>12)&0x0f))&0x0f;
-			REG_DDRPHY_WRITE(phychno, 0x414 + 0x80*i, (REG_DDRPHY_READ(phychno, 0x414 + 0x80*i)&0xf0ffffff) | (j<<24));
-		}
-	}
-
-	if(DDR_TVAL0&0x80)
-	{
-		for(phychno=0;phychno<4;phychno++)
-		{
-//		0x00000700, 0x00000001, // PHY_SW_GRP_SHIFT_1:RW+:24:5:=0x00 PHY_SW_GRP_SHIFT_0:RW+:16:5:=0x00 PHY_FREQ_SEL_INDEX:RW:8:2:=0x00 PHY_FREQ_SEL_MULTICAST_EN:RW_D:0:1:=0x01
-			REG_DDRPHY_WRITE(phychno, 0x700, (REG_DDRPHY_READ(phychno,0x700)&0xfffffcfe) | (0x2<<8) | (0x0<<0));
-		}
-	}
-
-	for(phychno=0;phychno<4;phychno++)
-	{
-		int slice;
-
-		if(DDR_PHYVALID&(1<<phychno))
-		{
-		}
-		else
-		{
-			continue;
-		}
-
-		for(slice=0;slice<4;slice++)
-		{
-			for(i=0;i<4;i++)
-			{
-//		0x00000409, 0x000700C0, // SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
-				REG_DDRPHY_WRITE(phychno, 0x409+0x80*slice, (REG_DDRPHY_READ(phychno, 0x409+0x80*slice) | (1<<24)));
-//		0x00000412, 0x00000000, // PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
-				REG_DDRPHY_WRITE(phychno, 0x412+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x412+0x80*slice)  & 0xfff8ffff) | 0));
-//		0x00000413, 0x00000000, // PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
-				REG_DDRPHY_WRITE(phychno, 0x413+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x413+0x80*slice)  & 0xfff0f0ff) | (9<<16) | (9<<16)));
-
-
-//		0x00000423, 0x00000000, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_0:RD:0:10:=0x0000
-//		0x00000424, 0x00000000, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
-
-				dataL=REG_DDRPHY_READ(phychno, 0x423+0x80*slice);
-//		0x00000425, 0x00000000, // PHY_WR_SHIFT_OBS_0:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:0:7:=0x00
-				dataL=REG_DDRPHY_READ(phychno, 0x425+0x80*slice);
-			}
-		}
-	}
-
-	phytrainingok=DDR_PHYVALID;
-	if(DDR_UPDT_WA&0x1000)
-	{
-		for(phychno=0;phychno<4;phychno++)
-		{
-			if(!(phytrainingok&(1<<phychno)))continue;
-			//////////////////////
-			*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x200;
-			dsb_sev();
-			*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
-			retry=0;
-			do {
-				dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
-				retry++;
-			} while(dataL && retry<TR_MAX);
-			if(retry>=TR_ERR)
-			{
-				phytrainingok&=~(1<<phychno);
-			}
-		}
-	}
-	else
-	{
-
-		for(phychno=0;phychno<4;phychno++)
-		{
-			//////////////////////
-			if(!(DDR_PHYVALID&(1<<phychno)))continue;
-			*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x200;
-			dsb_sev();
-//BEGIN:timing critical:
-			*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
-		}
-		do {
-			dataL  = 0;
-			if(DDR_PHYVALID&(1<<0)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-			if(DDR_PHYVALID&(1<<1)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-			if(DDR_PHYVALID&(1<<2)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-			if(DDR_PHYVALID&(1<<3)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-		} while(dataL);
-	}
-
-	if(DDR_LVLEN&0x21)
-	{
-
-		if(DDR_TVAL0&0x100)
-		{
-		//CHANGE IMPEDANCE CODE to LP4 MODE
-			change_lpddr4_en(0xf,0);
-		}
-
-		dsb_sev();
-		dsb_sev();
-
-		if(!(DDR_UPDT_WA&0x2000))
-		{
-			PLL3_FREQ(freq,FREQ_H);
-			
-			dsb_sev();
-			dsb_sev();
-		}
-
-		for(phychno=0;phychno<4;phychno++)
-		{
-			if(!(phytrainingok&(1<<phychno)))continue;
-			//DFI FREQ
-			*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = FREQ_H;
-	//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 0;
-			dsb_sev();
-			//CHG_ACK
-			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-			dsb_sev();
-	//		//CHG_ACK
-			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
-			dsb_sev();
-			if(DDR_UPDT_WA&0x800)	 //SEQ mode
-			{
-				do {
-					dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
-				} while(dataL!=0x1f);
-				do {
-					dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
-				} while(dataL);
-			}
-		}
-
-
-		if(!(DDR_UPDT_WA&0x800))	//PARA mode
-		{
-			//lock check
-			do {
-				dataL=0x1f;
-				if(phytrainingok&(1<<0))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-				if(phytrainingok&(1<<1))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-				if(phytrainingok&(1<<2))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-				if(phytrainingok&(1<<3))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-			} while(dataL!=0x1f);
-
-			///////////////////////////////////////////////////////////////////////
-			//unlock check
-			do {
-				dataL  = 0;
-				if(phytrainingok&(1<<0))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-				if(phytrainingok&(1<<1))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-				if(phytrainingok&(1<<2))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-				if(phytrainingok&(1<<3))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-			} while(dataL);
-		}
-
-		if(DDR_TVAL0&0x200)
-		{
-		//CHANGE IMPEDANCE CODE to CMOS MODE
-			change_lpddr4_en(0xf,0);
-		}
-
-		dsb_sev();
-		dsb_sev();
-		dsb_sev();
-
-		PLL3_FREQ(freq,0);
-
-		dsb_sev();
-		dsb_sev();
-		dsb_sev();
-
-if(0){	//////// Retry check NG -----
-		for(phychno=0;phychno<4;phychno++)
-		{
-			if(!(phytrainingok&(1<<phychno)))continue;
-
-			//DFI FREQ
-			*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =0;	// 0;
-	//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =2;	// 2
-			//CHG_ACK
-			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-			//CHG_ACK
-			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
-			retry=0;
-			do {
-				dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
-				retry++;
-			} while(dataL!=0x1f && retry<1000);
-			if(retry<1000) {
-				// pi_start_status |= (0x10<<phychno);
-			}
-			else {
-				phytrainingok&=~(1<<phychno);
-			}
-		}
-		//------------NG/////
-} else {
-		for(phychno=0;phychno<4;phychno++){
-			if(!(phytrainingok&(1<<phychno)))continue;
-
-			//DFI FREQ
-			*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =0;	// 0;
-	//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =2;	// 2
-			dsb_sev();
-
-			//CHG_ACK
-			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-			dsb_sev();
-
-			//CHG_ACK
-			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
-			dsb_sev();
-			
-			//NOTE: this detecting may be failed, because asserting period is very short (retry = 1 or 2)
-			// therefore, do not treat as error when timeout.
-			retry=0;
-			do {
-				dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
-				retry++;
-			} while(dataL!=0x1f && retry<32);
-		}
-}
-
-//END:timing critical:
-		//unlock check
-		do {
-			dataL  = 0;
-			if(phytrainingok&(1<<0))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-			if(phytrainingok&(1<<1))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-			if(phytrainingok&(1<<2))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-			if(phytrainingok&(1<<3))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-		} while(dataL);
-
-		if(DDR_TVAL0&0x200)
-		{
-		//CHANGE IMPEDANCE CODE to LP4 MODE
-			change_lpddr4_en(0xf,1);
-		}
-
-		dsb_sev();
-		dsb_sev();
-
-		if(DDR_TVAL0&0x80)
-		{
-			for(phychno=0;phychno<4;phychno++)
-			{
-//		0x00000700, 0x00000001, // PHY_SW_GRP_SHIFT_1:RW+:24:5:=0x00 PHY_SW_GRP_SHIFT_0:RW+:16:5:=0x00 PHY_FREQ_SEL_INDEX:RW:8:2:=0x00 PHY_FREQ_SEL_MULTICAST_EN:RW_D:0:1:=0x01
-				REG_DDRPHY_WRITE(phychno, 0x700, (REG_DDRPHY_READ(phychno,0x700)&0xfffffcfe) | (0x2<<8) | (0x1<<0));
-			}
-		}
-
-		if(DDR_UPDT_WA&0x8000)
-		{
-			if(phytrainingok&(1<<0))		copy_csdelay(0,0);
-			if(phytrainingok&(1<<1))		copy_csdelay(1,2);
-			if(phytrainingok&(1<<2))		copy_csdelay(2,0);
-			if(phytrainingok&(1<<3))		copy_csdelay(3,0);
-			if(phytrainingok&(1<<0))*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF00;	//dll_rst_n1 -> 0
-			if(phytrainingok&(1<<1))*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF00;
-			if(phytrainingok&(1<<2))*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF00;
-			if(phytrainingok&(1<<3))*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF00;
-			dsb_sev();
-			if(phytrainingok&(1<<0))*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF01;	//dll_rst_n0 -> 1
-			if(phytrainingok&(1<<1))*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF01;
-			if(phytrainingok&(1<<2))*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF01;
-			if(phytrainingok&(1<<3))*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF01;
-
-			dsb_sev();
-			dsb_sev();
-		}
-
-	}	/////////////////////////////////////////lvlen&0x21
-
-	dsb_sev();
-	dsb_sev();
-	dsb_sev();
-
-	PLL3_FREQ(freq,FREQ_H);
-
-	dsb_sev();
-	dsb_sev();
-	dsb_sev();
-
-//	for(phychno=0;phychno<4;phychno++)
-//	{
-//		if(!(phytrainingok&(1<<phychno)))continue;
-///////////////////
-	for(i=0;i<4;i++){
-		if(DDR_TVAL1&0x10){
-			phychno=3-i;
-		} else {
-			phychno=i;
-		}
-		if(!(phytrainingok&(1<<phychno)))continue;
-
-		if(DDR_TVAL1&0x03){
-//		0x00000408, 0x00000133, // PHY_LPBK_CONTROL_0:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_0:RW:0:10:=0x0133
-			uint32_t o_ch,o_slice,o_tmp;
-			o_ch=phychno^0x1;
-			if((DDR_TVAL1&0x03)==1)
-					o_tmp=0x43;
-			else	o_tmp=0x47;
-			for(o_slice=0;o_slice<4;o_slice++){
-				REG_DDRPHY_WRITE(o_ch, 0x408+0x80*o_slice,(REG_DDRPHY_READ(o_ch, 0x408+0x80*o_slice) & 0x00ffffff) | (o_tmp<<24));
-			}
-		}
-////////////////////
-		//DFI FREQ
-		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = FREQ_H;
-		dsb_sev();
-		//CHG_ACK
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-		dsb_sev();
-		//CHG_ACK
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
-		dsb_sev();
-
-		if(0)
-		{
-			int slice;
-
-			for(slice=0;slice<4;slice++)
-			{
-				for(i=0;i<4;i++)
-				{
-//		0x00000409, 0x000700C0, // SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
-					REG_DDRPHY_WRITE(phychno, 0x409+0x80*slice, (REG_DDRPHY_READ(phychno, 0x409+0x80*slice) | (1<<24)));
-//		0x00000412, 0x00000000, // PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
-					REG_DDRPHY_WRITE(phychno, 0x412+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x412+0x80*slice)  & 0xfff8ffff) | 0));
-//		0x00000413, 0x00000000, // PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
-					REG_DDRPHY_WRITE(phychno, 0x413+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x413+0x80*slice)  & 0xfff0f0ff) | (9<<16) | (9<<16)));
-
-
-//		0x00000423, 0x00000000, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_0:RD:0:10:=0x0000
-//		0x00000424, 0x00000000, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
-
-					dataL=REG_DDRPHY_READ(phychno, 0x423+0x80*slice);
-//		0x00000425, 0x00000000, // PHY_WR_SHIFT_OBS_0:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:0:7:=0x00
-					dataL=REG_DDRPHY_READ(phychno, 0x425+0x80*slice);
-				}
-			}
-		}
-
-		if(DDR_UPDT_WA&0x400)	//SEQ MODE
-		{
-			retry=0;
-			while(retry<TE_MAX)
-			{
-				dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-				if(dataL&0x1)break;
-				retry++;
-			}
-			if(retry>=TE_ERR)
-			{
-				phytrainingok&=~(1<<phychno);
-			}
-		}
-
-		if(DDR_TVAL1&0x03)
-		{
-//		0x00000408, 0x00000133, // PHY_LPBK_CONTROL_0:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_0:RW:0:10:=0x0133
-			uint32_t o_ch,o_slice,o_tmp;
-			o_ch=phychno^0x1;
-			o_tmp=0x0;
-
-			for(o_slice=0;o_slice<4;o_slice++){
-				REG_DDRPHY_WRITE(o_ch, 0x408+0x80*o_slice, 
-					(REG_DDRPHY_READ (o_ch, 0x408+0x80*o_slice) & 0x00ffffff) | (o_tmp<<24));
-			}
-		}
-	}
-
-	retry=10000;
-	flag=0;
-	while(retry>0)
-	{
-		for(phychno=0;phychno<4;phychno++)
-		{
-			if(!(phytrainingok&(1<<phychno)))continue;
-			if(flag & (1<<phychno))continue;
-			dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-			
-			if(dataL&0x1)
-			{
-				flag |= (0x1<<phychno);
-				// TRAING OK
-			}
-		}
-		if((flag&phytrainingok)==phytrainingok)break;
-		retry--;
-	}
-
-	phytrainingok&=flag;
-
-
-	for(phychno=0;phychno<4;phychno++)
-	{
-		dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-		REG_DDRPHY_WRITE( phychno, 0x29c, dataL);
-	}
-
-	return phytrainingok;
-}
-
-static uint32_t pvt_pi_training(uint32_t freq)
-{
-	uint32_t phytrainingok=0;
-
-	if(1)
-	{
-		pvt_lvl_enable_set(0x3f);
-
-		if(DDR_UPDT_WA&0x4000)
-		{
-			phytrainingok = pvt_pi_training_go_all_soft(freq);
-		}
-		else if(DDR_UPDT_WA&0x100)
-		{
-			phytrainingok = pvt_pi_training_go_all_o(freq);
-		}
-		else
-		{
-			phytrainingok = pvt_pi_training_go_all(freq);
-		}
-
-		//FREQ_SEL_INDEX=3 (not needed? because MULTICAST_EN=1) ==> NEED!! otherwise, copy will not copy
-		REG_DDRPHY_WRITE (0,0x00000700,0x0301);
-		REG_DDRPHY_WRITE (1,0x00000700,0x0301);
-		REG_DDRPHY_WRITE (2,0x00000700,0x0301);
-		REG_DDRPHY_WRITE (3,0x00000700,0x0301);
-
-		copy_dqdelay(1 ,1,2);		// ch1 2:0:1:3
-		copy_dqdelay(1 ,3,0);
-		copy_dqdelay(2 ,1,3);		// ch2 3:1:2:0
-		copy_dqdelay(2 ,2,0);
-		copy_dqdelay(3 ,1,3);		// ch3 3:1:2:0
-		copy_dqdelay(3 ,2,0);
-
-
-		if(DDR_LVLEN&0x20)
-		{
-			if(DDR_CALVLSIDE== 0x0)
-			{
-				copy_csdelay(0,0);
-				copy_csdelay(1,0);
-				copy_csdelay(2,0);
-				copy_csdelay(3,0);
-			}
-			else if(DDR_CALVLSIDE== 0x1)
-			{
-				copy_csdelay(0,2);
-				copy_csdelay(1,2);
-				copy_csdelay(2,2);
-				copy_csdelay(3,2);
-			}
-			else
-			{
-				copy_csdelay(0,0);
-				copy_csdelay(1,2);
-				copy_csdelay(2,0);
-				copy_csdelay(3,0);
-			}
-		}
-
-		if(DDR_LVLEN&0x4)
-		{
-			adjust_rddqsgatedelay(0);
-			adjust_rddqsgatedelay(1);
-			adjust_rddqsgatedelay(2);
-			adjust_rddqsgatedelay(3);
-		}
-	}
-
-	return phytrainingok;
-}
-
-static void WaitDBCMD(void)
-{
-	uint32_t dataL;
-
-	while(1)
-	{
-		dataL = *((volatile uint32_t*)DBSC_DBWAIT);	//wait DBCMD 1=busy, 0=ready
-		if((dataL & 0x00000001) == 0x0)	break;
-	}
-}
-
-
-static void REG_DDRPHY_WRITE ( uintptr_t phyno, uint32_t regadd, uint32_t regdata)
-{
-	uint32_t i;
-
-	dsb_sev();
-	*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno)) = regadd;
-	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
-	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
-	dsb_sev();
-	*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno)) = regdata;
-	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));	//
-	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));	//
-	dsb_sev();
-	(void)i;
-}
-
-static void change_lpddr4_en(uintptr_t phychno, uint32_t mode)
-{
-/*
-		0x0000071A, 0x027F6E00, // PHY_PAD_FDBK_DRIVE:RW+:8:18:=0x000411 PHY_TDFI_PHY_WRDELAY:RW:0:1:=0x00
-		0x0000071B, 0x047F027F, // PHY_PAD_DQS_DRIVE:RW+:16:12:=0x0040 PHY_PAD_DATA_DRIVE:RW+:0:10:=0x0040
-		0x0000071C, 0x00027F6E, // PHY_PAD_ADDR_DRIVE:RW+:0:18:=0x000411 // LPDDR4_EN bit 14 is it needed?
-		0x0000071D, 0x00047F6E, // PHY_PAD_CLK_DRIVE:RW+:0:20:=0x000411
-		0x0000071E, 0x00030F68, // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410 //PVTP = 0x28, PVTN=0x3d, PVTr=0x10
-		0x0000071F, 0x00010F68, // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
-		0x00000720, 0x00010F68, // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
-		0x00000721, 0x00010F68, // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
-		0x00000722, 0x00010F68, // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
-		0x00000723, 0x00027F6E, // PHY_PAD_CKE_DRIVE:RW+:0:18:=0x000411
-		0x00000724, 0x00010F68, // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
-		0x00000725, 0x00027F6E, // PHY_PAD_RST_DRIVE:RW+:0:18:=0x000411
-		0x00000726, 0x00010F68, // PHY_PAD_RST_TERM:RW+:0:18:=0x004410
-		0x00000727, 0x00027F6E, // PHY_PAD_CS_DRIVE:RW+:0:18:=0x000411
-		0x00000728, 0x00010F68, // PHY_PAD_CS_TERM:RW+:0:18:=0x004410
-*/
-
-	uint32_t i,from,to;
-	uint32_t set,clr;
-	uint32_t dataL;
-	uint32_t addr;
-
-#ifdef	DDR_LPDDR4_EN_OFF_FIRST
-#else
-	return;
-#endif
-
-	if(phychno>=4)
-	{
-		from=0; to=3;
-	}
-	else
-	{
-		from=phychno; to=phychno;
-	}
-
-
-	for(i=from;i<=to;i++)
-	{
-#ifdef	DDR_LPDDR4_EN_OFF_FIRST
-		set = 1ULL <<14;
-		clr = ~set;
-		
-		if(!mode)
-		{
-			set = 0;
-		};
-		
-		addr=0x71c;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
-		addr=0x71d;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
-		addr=0x723;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
-		addr=0x727;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
-#else
-		addr=0x71c;	REG_DDRPHY_WRITE(i,addr,dataL=0x00027B22 );
-		addr=0x71d;	REG_DDRPHY_WRITE(i,addr,dataL=0x00047B22 );
-		addr=0x723;	REG_DDRPHY_WRITE(i,addr,dataL=0x00027B22 );
-		addr=0x727;	REG_DDRPHY_WRITE(i,addr,dataL=0x00027B22 );
-#endif
-	}
-
-}
-
-static void copy_csdelay(uint32_t	phychno, uint32_t s_byte)
-{
-	uint32_t	dataL[4];
-
-	dataL[0] = ((REG_DDRPHY_READ ( phychno, 0x00000712))& 0x000fff00) >> 8;
-	dataL[1] = ((REG_DDRPHY_READ ( phychno, 0x00000713))& 0x00000fff);
-	dataL[2] = ((REG_DDRPHY_READ ( phychno, 0x00000713))& 0x0fff0000) >> 16;
-	dataL[3] = ((REG_DDRPHY_READ ( phychno, 0x00000714))& 0x00000fff);
-
-	REG_DDRPHY_WRITE (phychno,0x00000712,( dataL[s_byte] << 8) |((REG_DDRPHY_READ ( phychno, 0x00000712)) & 0x0ff));
-	REG_DDRPHY_WRITE (phychno,0x00000713,((dataL[s_byte] << 16)| dataL[s_byte]));
-	REG_DDRPHY_WRITE (phychno,0x00000714,  dataL[s_byte]);
-
-}
-
-static void adjust_rddqsgatedelay(uintptr_t phychno)
-{
-	uint32_t	i;
-	uint32_t	s_dataL;
-	uint32_t	d_dataL;
-	uint32_t	teL;
-	uint32_t	leL;
-	uint32_t	meL;
-	uint32_t	fsL;
-	uint32_t	latL,dlyL;
-	uint32_t	maxlatL =0x0;
-	uint32_t	maxdlyL =0x0;
-
-#ifdef	DDR_DBS_DFI_WA
-	for(i=0;i<4;i++)
-	{
-		leL = (REG_DDRPHY_READ ( phychno, 0x00000429 + 0x80*i)>>16) & 0x3fff;
-		teL = (REG_DDRPHY_READ ( phychno, 0x0000042A + 0x80*i)>>0 ) & 0x3fff;
-		fsL = (REG_DDRPHY_READ ( phychno, 0x00000456 + 0x80*i)>>16) & 0x3ff;
-		meL = (leL+teL)>>1;
-		dlyL = (meL-fsL)&0x1ff;
-		latL = ((meL-fsL)>>9) & 7;
-		if(maxlatL < (dlyL + latL* 0x200))
-		{
-			maxdlyL =dlyL;
-			maxlatL =dlyL + latL* 0x200;
-		}
-	}
-#endif
-
-	for(i=0;i<4;i++)
-	{
-		leL = (REG_DDRPHY_READ ( phychno, 0x00000429 + 0x80*i)>>16) & 0x3fff;
-		teL = (REG_DDRPHY_READ ( phychno, 0x0000042A + 0x80*i)>>0 ) & 0x3fff;
-		fsL = (REG_DDRPHY_READ ( phychno, 0x00000456 + 0x80*i)>>16 ) & 0x3ff;
-		meL = (leL+teL)>>1;
-		if(meL<fsL)meL=fsL;///CLIP
-		dlyL = (meL-fsL)&0x1ff;
-		latL = ((meL-fsL)>>9) & 7;
-#ifdef	DDR_DBS_DFI_WA
-		if((maxdlyL > 0xff) & (dlyL < 0x100))
-		{
-			REG_DDRPHY_WRITE ( phychno, 0x0454 + 0x80*i, (REG_DDRPHY_READ ( phychno, 0x00000454 + 0x80*i) + 0x00010000));
-		}
-#endif
-		s_dataL = REG_DDRPHY_READ ( phychno, 0x0000044C + 0x80*i);
-		d_dataL = (s_dataL & 0xff000000) | (latL<<16) | dlyL;
-		REG_DDRPHY_WRITE ( phychno, 0x0000044C + 0x80*i,d_dataL);
-	}
-}
-
-
-static void copy_dqdelay(uintptr_t phychno, uint32_t s_byte, uint32_t d_byte)
-{
-	uint32_t	i;
-	uint32_t	s_dataL;
-	uint32_t	d_dataL;
-
-	for (i=0x43A;i<=0x43E;i++)
-	{
-								// 43A-43E:PHY_CLK_WRDQx_SLAVE_DELAY_0
-								// 43F-442:PHY_RDDQx_SLAVE_DELAY_0
-								// 443-44B:PHY_RDDQS_DQx_FALL_SLAVE_DELAY_0
-		if(i==0x43E)
-		{			// 43E:PHY_CLK_WRDQS_SLAVE_DELAY_0:RW+:16:10
-			s_dataL = (REG_DDRPHY_READ ( phychno, i+s_byte*0x80)) & 0x0000ffff; // DM code
-			d_dataL = (REG_DDRPHY_READ ( phychno, i+d_byte*0x80)) & 0xffff0000; // DQS code
-			REG_DDRPHY_WRITE (phychno,i+d_byte*0x80,(s_dataL|d_dataL));
-		}
-		else
-		{
-			s_dataL = REG_DDRPHY_READ ( phychno, i+s_byte*0x80);
-			REG_DDRPHY_WRITE (phychno,i+d_byte*0x80,s_dataL);
-		}
-	}
-
-}
-
-uint32_t pvt_pi_training_go_all_soft(uint32_t freq)
-{
-	uint32_t flag;
-	uint32_t dataL;
-	uint32_t phytrainingok;
-	uint32_t retry;
-	uintptr_t phychno;
-
-	PLL3_FREQ(freq,0);
-
-	for(phychno=0;phychno<4;phychno++)
-	{
-		//dfi_init_start negate
-		*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
-		dsb_sev();
-	}
-
-	for(phychno=0;phychno<4;phychno++)
-	{
-		//////////////////////
-		*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x200;
-		dsb_sev();
-		*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
-		dsb_sev();
-
-		dsb_sev();
-		dsb_sev();
-	}
-	do {
-		dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-		dsb_sev();
-	} while(dataL);
-
-	dsb_sev();
-	dsb_sev();
-
-	if(!(DDR_UPDT_WA&0x2000))
-	{
-		PLL3_FREQ(freq,2);
-		dsb_sev();
-		dsb_sev();
-	}
-
-//	//CHANGE IMPEDANCE CODE to LP4 MODE
-//	change_lpddr4_en(0xf,1);
-
-	for(phychno=0;phychno<4;phychno++)
-	{
-		//DFI FREQ
-		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 2;
-//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 0;
-		dsb_sev();
-		//CHG_ACK
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-		dsb_sev();
-//		//CHG_ACK
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
-		dsb_sev();
-
-		dsb_sev();
-		dsb_sev();
-	}
-
-
-	///////////////////////////////////////////////////////////////////////
-	//unlock check
-	do {
-		dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-		dsb_sev();
-	} while(dataL);
-
-	dsb_sev();
-	dsb_sev();
-
-	PLL3_FREQ(freq,0);
-
-	dsb_sev();
-	dsb_sev();
-
-	for(phychno=0;phychno<4;phychno++)
-	{
-		//DFI FREQ
-		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =0;	// 0;
-//		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =2;	// 2
-		//CHG_ACK
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-		//CHG_ACK
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
-
-		dsb_sev();
-		dsb_sev();
-	}
-
-//END:timing critical:
-	//unlock check
-	do {
-		dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-	} while(dataL);
-
-	dsb_sev();
-	dsb_sev();
-
-	PLL3_FREQ(freq,2);
-
-	dsb_sev();
-	dsb_sev();
-
-	for(phychno=0;phychno<4;phychno++)
-	{
-		//DFI FREQ
-		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 2;
-		dsb_sev();
-		//CHG_ACK
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-		dsb_sev();
-		//CHG_ACK
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
-
-		dsb_sev();
-		dsb_sev();
-	}
-
-	retry=100000;
-	flag=0;
-	while(retry>0)
-	{
-		for(phychno=0;phychno<4;phychno++)
-		{
-			if(flag & (1<<phychno))continue;
-			dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-			if(dataL&0x1)
-			{
-				flag |= (0x1<<phychno);
-				// TRAING OK
-			}
-		}
-		if((flag&DDR_PHYVALID)==DDR_PHYVALID)break;
-		retry--;
-	}
-
-	phytrainingok=flag;
-
-	for(phychno=0;phychno<4;phychno++)
-	{
-		dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-		REG_DDRPHY_WRITE( phychno, 0x29c, dataL);
-	}
-
-	return phytrainingok;
-}
-
-inline void dsb_sev(void)
-{
-	__asm__ __volatile__ ("dsb sy");
-
-}
-
-static uint32_t REG_DDRPHY_READ ( uintptr_t phyno, uint32_t regadd)
-{
-	uint32_t i;
-
-	dsb_sev();
-	*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno)) = regadd;
-	dsb_sev();
-	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
-	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	//
-	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
-	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
-	dsb_sev();
-	return i ;
-}
-
-static uint32_t InitDDR_0917(uint32_t freq)
-{
-	uint32_t i=0;
-	uint32_t j=0;
-	uint32_t k=0;
-	uint32_t dataL=0;
-	uintptr_t phychno=0x0;
-	uint32_t phytrainingok=0x0;
-	uint32_t retry;
-	uint32_t ch,slice;
-
-
-//	if(mode==0 || mode==1|| mode==3)
-	{
-		//DDR RESET ASSERT
-		*((volatile uint32_t*)DBSC_DBPDCNT0_0) = 0x01;
-		*((volatile uint32_t*)DBSC_DBPDCNT0_1) = 0x01;
-		*((volatile uint32_t*)DBSC_DBPDCNT0_2) = 0x01;
-		*((volatile uint32_t*)DBSC_DBPDCNT0_3) = 0x01;
-
-		dsb_sev();
-
-#ifdef	DDR_PLL3ONLY
-		dataL = *((volatile uint32_t*)DBSC_DBKIND);
-
-/*
-//		//reset pulse
-		*((volatile uint32_t*)CPG_CPGWPR) = ~0x40000000;
-		dsb_sev();
-		do {
-			*((volatile uint32_t*)CPG_SRCR4) =  0x40000000;
-//			dsb_sev();
-			*((volatile uint32_t*)CPG_SRSTCLR4) = 0x40000000;
-			dsb_sev();
-			dataL = *((volatile uint32_t*)DBSC_DBKIND);
-		} while (dataL!=0);
-*/
-		*((volatile uint32_t*)DBSC_DBPDLK_0) = 0x0000A55A;	//Unlock DDRPHY register
-		*((volatile uint32_t*)DBSC_DBPDLK_1) = 0x0000A55A;
-		*((volatile uint32_t*)DBSC_DBPDLK_2) = 0x0000A55A;
-		*((volatile uint32_t*)DBSC_DBPDLK_3) = 0x0000A55A;
-
-		REG_DDRPHY_WRITE(0,0x229,0x0);
-		REG_DDRPHY_WRITE(1,0x229,0x0);
-		REG_DDRPHY_WRITE(2,0x229,0x0);
-		REG_DDRPHY_WRITE(3,0x229,0x0);
-
-		dataL=	*((volatile uint32_t*)CPG_PLLECR);
-		*((volatile uint32_t*)CPG_CPGWPR) = ~(dataL & 0xFFFFFFF7);
-		*((volatile uint32_t*)CPG_PLLECR) =   dataL & 0xFFFFFFF7;
-
-		dsb_sev();
-
-		// PLL3
-#ifdef	DDR_FREQCHG
-		j = *((volatile uint32_t*)CPG_PLL3CR);
-
-#ifdef	DDR_LOWFIX
-		j = (j&0x00ffff7f) | ((DDR_LOWFIX & 0xff) << 24);
-#else	// DDR_LOWFIX
-		j = (j&0x00ffff7f) | ((freq & 0xff) << 24) | 0x080;
-#endif	// DDR_LOWFIX
-
-#else	// DDR_FREQCHG
-		j = *((volatile uint32_t*)CPG_PLL3CR);
-		j = (j&0x00ffff7f) | ((freq << 24)&0xff000000)| ((DDR_FDIV << 7)&0x00000080);
-#endif	// DDR_FREQCHG
-
-		*((volatile uint32_t*)CPG_CPGWPR) = ~j;
-		*((volatile uint32_t*)CPG_PLL3CR) =  j;		// CPG_PLL3CL
-
-		*((volatile uint32_t*)CPG_CPGWPR) = ~(dataL |0x8);
-		*((volatile uint32_t*)CPG_PLLECR) =   dataL |0x8;
-
-		do {
-			dataL=*((volatile uint32_t*)CPG_PLLECR);
-		} while( (dataL&0x800)==0 );
-
-		*((volatile uint32_t*)CPG_CPGWPR) = ~0x40000000;
-		do {
-			*((volatile uint32_t*)CPG_SRCR4) = 0x40000000;
-			*((volatile uint32_t*)CPG_SRSTCLR4) = 0x40000000;
-			dataL = *((volatile uint32_t*)DBSC_DBKIND);
-		} while (dataL!=0);
-
-		REG_DDRPHY_WRITE(0,0x229,0x100);
-		REG_DDRPHY_WRITE(1,0x229,0x100);
-		REG_DDRPHY_WRITE(2,0x229,0x100);
-		REG_DDRPHY_WRITE(3,0x229,0x100);
-
-#endif	//	DDR_PLL3ONLY
-
-		pvt_dbsc_regset(freq);
-
-		//DDR RESET NEGATE
-		*((volatile uint32_t*)DBSC_DBPDCNT0_0) = 0x00;
-		*((volatile uint32_t*)DBSC_DBPDCNT0_1) = 0x00;
-		*((volatile uint32_t*)DBSC_DBPDCNT0_2) = 0x00;
-		*((volatile uint32_t*)DBSC_DBPDCNT0_3) = 0x00;
-
-		//(DDRPHY Kick Initialize Sequence)
-		*((volatile uint32_t*)DBSC_DBPDLK_0) = 0x0000A55A;	//Unlock DDRPHY register(AGAIN)
-		*((volatile uint32_t*)DBSC_DBPDLK_1) = 0x0000A55A;
-		*((volatile uint32_t*)DBSC_DBPDLK_2) = 0x0000A55A;
-		*((volatile uint32_t*)DBSC_DBPDLK_3) = 0x0000A55A;
-
-		//(PHY parameter and PI parameter Initialize)	Initialize Leveling parameter including WDQLVL
-
-		for( i=0; i<DDR_PHY_NUM; i++ )
-		{
-			REG_DDRPHY_WRITE(0,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
-			REG_DDRPHY_WRITE(1,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
-			REG_DDRPHY_WRITE(2,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
-			REG_DDRPHY_WRITE(3,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
-		}
-
-#ifdef	DDR_DRIVE
-		for( i=0; i<DDR_PHY_DRIVE_TERM_OVERWRITE_NUM; i++ )
-		{
-			REG_DDRPHY_WRITE(0,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
-			REG_DDRPHY_WRITE(1,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
-			REG_DDRPHY_WRITE(2,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
-			REG_DDRPHY_WRITE(3,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
-		}
-#endif
-//		0x00000404, 0x03006E0E, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
-//		0x00000405, 0x02006E0E, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
-#ifdef	DDR_TSEL_SELECT
-		{
-			uint32_t adr;
-
-			for(ch=0;ch<4;ch++)
-			{
-				for(slice=0;slice<4;slice++)
-				{
-					for(i=0;i<2;i++)
-					{
-						adr=0x404+i+0x80*slice;
-						dataL=REG_DDRPHY_READ(ch,adr);
-						dataL=(dataL&0xff000000) | DDR_TSEL_SELECT;
-						REG_DDRPHY_WRITE(ch,adr,dataL);
-					}
-				}
-			}
-		}
-#endif
-
-		for( i=0; i<DDR_PI_NUM; i++ )
-		{
-			REG_DDRPHY_WRITE(0,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
-			REG_DDRPHY_WRITE(1,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
-			REG_DDRPHY_WRITE(2,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
-			REG_DDRPHY_WRITE(3,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
-		}
-
-// Traning Reg setting
-		if(freq>0x53)
-		{
-			//							// def 3200
-		}
-		else if(freq>0x47)
-		{
-//			freq2800_reg_set();			// need more tuning
-		}
-		else if(freq>0x2f)
-		{
-//			freq2400_reg_set();			// need more tuning
-		}
-		else
-		{
-			freq1600_reg_set();
-		}
-
-		//Set PCB bit swap connection 
-		for( i=0; i<9+5; i++ )
-		{
-			REG_DDRPHY_WRITE(0,DDR_SIP_SWAP_CH0[i][0],DDR_SIP_SWAP_CH0[i][1]);
-			REG_DDRPHY_WRITE(1,DDR_SIP_SWAP_CH1[i][0],DDR_SIP_SWAP_CH1[i][1]);
-			REG_DDRPHY_WRITE(2,DDR_SIP_SWAP_CH2[i][0],DDR_SIP_SWAP_CH2[i][1]);
-			REG_DDRPHY_WRITE(3,DDR_SIP_SWAP_CH3[i][0],DDR_SIP_SWAP_CH3[i][1]);
-		}
-
-		for (i=0;i<4;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x40B,REG_DDRPHY_READ(i,0x40B) & (0xfffcffff));
-			REG_DDRPHY_WRITE(i,0x48B,REG_DDRPHY_READ(i,0x48B) & (0xfffcffff));
-			REG_DDRPHY_WRITE(i,0x50B,REG_DDRPHY_READ(i,0x50B) & (0xfffcffff));
-			REG_DDRPHY_WRITE(i,0x58B,REG_DDRPHY_READ(i,0x58B) & (0xfffcffff));
-		}
-
-		if(DDR_CALVLSIDE== 0x0)
-		{
-			REG_DDRPHY_WRITE(0,0x709,((REG_DDRPHY_READ(0,0x709) & 0xffffff00) | 0x0000010));
-			REG_DDRPHY_WRITE(0,0x257,((REG_DDRPHY_READ(0,0x257) & 0xfffffff0) | 0x0000001));
-
-			REG_DDRPHY_WRITE(1,0x709,((REG_DDRPHY_READ(1,0x709) & 0xffffff00) | 0x0000011));
-			REG_DDRPHY_WRITE(1,0x257,((REG_DDRPHY_READ(1,0x257) & 0xfffffff0) | 0x0000001));
-			REG_DDRPHY_WRITE(1,0x60c,0x00543210);
-			REG_DDRPHY_WRITE(1,0x421,((REG_DDRPHY_READ(1,0x421) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(1,0x4a1,((REG_DDRPHY_READ(1,0x4a1) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(1,0x521,((REG_DDRPHY_READ(1,0x521) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(1,0x5a1,((REG_DDRPHY_READ(1,0x5a1) & 0xfffffffe) | 0x0000000));
-
-			REG_DDRPHY_WRITE(2,0x709,((REG_DDRPHY_READ(2,0x709) & 0xffffff00) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x257,((REG_DDRPHY_READ(2,0x257) & 0xfffffff0) | 0x0000001));
-			REG_DDRPHY_WRITE(2,0x60c,0x00DCBA98);
-			REG_DDRPHY_WRITE(2,0x421,((REG_DDRPHY_READ(2,0x421) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x4a1,((REG_DDRPHY_READ(2,0x4a1) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x521,((REG_DDRPHY_READ(2,0x521) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(2,0x5a1,((REG_DDRPHY_READ(2,0x5a1) & 0xfffffffe) | 0x0000001));
-
-			REG_DDRPHY_WRITE(3,0x709,((REG_DDRPHY_READ(3,0x709) & 0xffffff00) | 0x0000000));
-			REG_DDRPHY_WRITE(3,0x257,((REG_DDRPHY_READ(3,0x257) & 0xfffffff0) | 0x0000001));
-			REG_DDRPHY_WRITE(3,0x60c,0x00DCBA98);
-			REG_DDRPHY_WRITE(3,0x421,((REG_DDRPHY_READ(3,0x421) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(3,0x4a1,((REG_DDRPHY_READ(3,0x4a1) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(3,0x521,((REG_DDRPHY_READ(3,0x521) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(3,0x5a1,((REG_DDRPHY_READ(3,0x5a1) & 0xfffffffe) | 0x0000001));
-		}
-
-		if(DDR_CALVLSIDE== 0x1)
-		{
-			REG_DDRPHY_WRITE(0,0x709,((REG_DDRPHY_READ(0,0x709) & 0xffffff00) | 0x0000010));
-			REG_DDRPHY_WRITE(0,0x257,((REG_DDRPHY_READ(0,0x257) & 0xfffffff0) | 0x0000004));
-
-			REG_DDRPHY_WRITE(1,0x709,((REG_DDRPHY_READ(1,0x709) & 0xffffff00) | 0x0000011));
-			REG_DDRPHY_WRITE(1,0x257,((REG_DDRPHY_READ(1,0x257) & 0xfffffff0) | 0x0000004));
-			REG_DDRPHY_WRITE(1,0x60c,0x00DCBA98);
-			REG_DDRPHY_WRITE(1,0x421,((REG_DDRPHY_READ(1,0x421) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(1,0x4a1,((REG_DDRPHY_READ(1,0x4a1) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(1,0x521,((REG_DDRPHY_READ(1,0x521) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(1,0x5a1,((REG_DDRPHY_READ(1,0x5a1) & 0xfffffffe) | 0x0000000));
-
-			REG_DDRPHY_WRITE(2,0x709,((REG_DDRPHY_READ(2,0x709) & 0xffffff00) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x257,((REG_DDRPHY_READ(2,0x257) & 0xfffffff0) | 0x0000004));
-			REG_DDRPHY_WRITE(2,0x60c,0x00543210);
-			REG_DDRPHY_WRITE(2,0x421,((REG_DDRPHY_READ(2,0x421) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x4a1,((REG_DDRPHY_READ(2,0x4a1) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x521,((REG_DDRPHY_READ(2,0x521) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(2,0x5a1,((REG_DDRPHY_READ(2,0x5a1) & 0xfffffffe) | 0x0000001));
-
-			REG_DDRPHY_WRITE(3,0x709,((REG_DDRPHY_READ(3,0x709) & 0xffffff00) | 0x0000000));
-			REG_DDRPHY_WRITE(3,0x257,((REG_DDRPHY_READ(3,0x257) & 0xfffffff0) | 0x0000004));
-			REG_DDRPHY_WRITE(3,0x60c,0x00543210);
-			REG_DDRPHY_WRITE(3,0x421,((REG_DDRPHY_READ(3,0x421) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(3,0x4a1,((REG_DDRPHY_READ(3,0x4a1) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(3,0x521,((REG_DDRPHY_READ(3,0x521) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(3,0x5a1,((REG_DDRPHY_READ(3,0x5a1) & 0xfffffffe) | 0x0000001));
-		}
-#ifdef	DDR_VREF
-		for (i=0;i<4;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x70F,((REG_DDRPHY_READ(i,0x70f) & 0x000000ff)|(DDR_VREF << 8) ));
-			REG_DDRPHY_WRITE(i,0x710,(DDR_VREF |(DDR_VREF << 16) ));
-			REG_DDRPHY_WRITE(i,0x711,(DDR_VREF |(DDR_VREF << 16) ));
-		}
-#endif
-
-
-#ifdef	DDR_PAD_BOOST
-		for (i=0;i<4;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x71B,((REG_DDRPHY_READ(i,0x71B) & 0xfbfffdff) ));	//phy_pad_dqs_drive ,phy_pad_data_drive
-		}
-#else
-		for (i=0;i<4;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x71B,((REG_DDRPHY_READ(i,0x71B) | 0x04000200) ));	//phy_pad_dqs_drive ,phy_pad_data_drive
-		}
-#endif
-
-#ifdef	DDR_PAD_ADDR_CS_DRIVE
-		for (i=0;i<4;i++){
-			REG_DDRPHY_WRITE(i,0x71C,DDR_PAD_ADDR_CS_DRIVE);	//pad_addr_drive
-			REG_DDRPHY_WRITE(i,0x727,DDR_PAD_ADDR_CS_DRIVE);	//pad_cs_drive
-		}
-#endif
-
-//#define CH0B
-#ifdef  CH0B
-		// CH0 CALVL for swap
-		// CH0 CALVL to CS[2] ( M2 dq_h -> soc M2 dq_h )
-		REG_DDRPHY_WRITE(0,0x0257,0x00181704);		// PI_CALVL_CS_MAP:RW:0:4:= 0x4
-		//0x0000060F, 0x01000000, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
-		REG_DDRPHY_WRITE(0,0x060F,0x02DCBA98);
-#endif
-		// CH1 CALVL for swap
-		// CH1 CALVL can be done only for CS[2] ( M2 dq_h -> soc M2 dq_h )
-		REG_DDRPHY_WRITE(1,0x0257,0x00181704);		// PI_CALVL_CS_MAP:RW:0:4:= 0x4
-
-		*((volatile uint32_t*)DBSC_DBDFIPMSTRCNF) = 0x00000001;	//DFI_PHYMSTR_ACK = 1
-	}	// (mode==0 || mode==1|| mode==3)
-
-
-	///////////////////////////////////////////////////////////////////////////////////////////////////////////end_of_mode1
-	pvt_lvl_enable_set(0x3f);
-
-	set_cacs_delay();
-
-	REG_DDRPHY_WRITE(0,0x44c,0x0004000c);
-	REG_DDRPHY_WRITE(0,0x4cc,0x0004000c);
-	REG_DDRPHY_WRITE(0,0x54c,0x00040042);
-	REG_DDRPHY_WRITE(0,0x5cc,0x0004004e);
-	REG_DDRPHY_WRITE(1,0x44c,0x0004004e);
-	REG_DDRPHY_WRITE(1,0x4cc,0x0004005a);
-	REG_DDRPHY_WRITE(1,0x54c,0x00040078);
-	REG_DDRPHY_WRITE(1,0x5cc,0x00040042);
-	REG_DDRPHY_WRITE(2,0x44c,0x00040012);
-	REG_DDRPHY_WRITE(2,0x4cc,0x00040066);
-	REG_DDRPHY_WRITE(2,0x54c,0x000301f4);
-	REG_DDRPHY_WRITE(2,0x5cc,0x0004004e);
-	REG_DDRPHY_WRITE(3,0x44c,0x0004001e);
-	REG_DDRPHY_WRITE(3,0x4cc,0x00040042);
-	REG_DDRPHY_WRITE(3,0x54c,0x00040066);
-	REG_DDRPHY_WRITE(3,0x5cc,0x000400c6);
-
-// 9/24
-//cacs_capture_cnt//cacs_resp_wait_cnt
-//		0x00000257, 0x00181701, // PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
-//		0x00000258, 0x00280006, // PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x0006
-//		0x00000259, 0x00280016, // PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x0016
-//		0x0000025A, 0x00000016, // PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
-	for(ch=0;ch<4;ch++){
-//		0x00000610, 0x00020010, // PHY_ADR_CALVL_RESP_WAIT_CNT_0:RW:24:4:=0x00 PHY_ADR_CALVL_CAPTURE_CNT_0:RW:16:4:=0x02 PHY_ADR_CALVL_NUM_PATTERNS_0:RW:8:2:=0x00 PHY_ADR_CALVL_RANK_CTRL_0:RW:0:5:=0x10
-//		0x0000060A, 0x00400320, // PHY_ADR_CALVL_COARSE_DLY_0:RW:16:11:=0x0040 PHY_ADR_CALVL_START_0:RW:0:11:=0x0320
-//		0x0000060B, 0x00000040, // PHY_ADR_CALVL_QTR_0:RW:0:11:=0x0040
-//		0x00000624, 0x00000003, // PHY_ADR_CALVL_DLY_STEP_0:RW+:0:4:=0x03
-
-		uint32_t cc=(DDR_CACS_CCCP>>16)&0xff;
-		uint32_t cp=(DDR_CACS_CCCP>>0)&0xff;
-
-		REG_DDRPHY_WRITE(ch,0x257,(REG_DDRPHY_READ(ch,0x257) & 0x0000ffff) | (cc<<16)); 
-		REG_DDRPHY_WRITE(ch,0x258,(REG_DDRPHY_READ(ch,0x258) & 0x00000000) | (cc<<16) | cp); 
-		REG_DDRPHY_WRITE(ch,0x259,(REG_DDRPHY_READ(ch,0x259) & 0x00000000) | (cc<<16) | cp); 
-		REG_DDRPHY_WRITE(ch,0x25a,(REG_DDRPHY_READ(ch,0x25a) & 0x00000000) | cp); 
-
-
-		for(slice=0;slice<2;slice++){
-			REG_DDRPHY_WRITE(ch,0x610+0x80*slice,(REG_DDRPHY_READ(ch,0x610+0x80*slice) & 0xf0f0ffff )
-				| ((DDR_CACS_RESP_WAIT_CNT&0x0f)<<24)
-				| ((DDR_CACS_CAPTURE_CNT&0x0f)<<16)
-			);
-			REG_DDRPHY_WRITE(ch,0x60a+0x80*slice,(REG_DDRPHY_READ(ch,0x60a+0x80*slice) & 0xfffff000 )
-				| DDR_CACS_START
-			);
-			REG_DDRPHY_WRITE(ch,0x60b+0x80*slice,(REG_DDRPHY_READ(ch,0x60b+0x80*slice) & 0xfffff000 )
-				| DDR_CACS_QTR
-			);
-			REG_DDRPHY_WRITE(ch,0x624+0x80*slice,(REG_DDRPHY_READ(ch,0x624+0x80*slice) & 0xfffffff0 )
-				| DDR_CACS_STEP
-			);
-		}
-
-//		0x00000704, 0x00020040, // PHY_CSLVL_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_QTR:RW:0:11:=0x0040
-//		0x00000705, 0x00020055, // PHY_CSLVL_DEBUG_MODE:RW:24:1:=0x00 PHY_CSLVL_COARSE_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_COARSE_DLY:RW:0:11:=0x0055
-		slice=0;
-		REG_DDRPHY_WRITE(ch,0x704+0x80*slice,(REG_DDRPHY_READ(ch,0x704+0x80*slice) & 0xfff0ffff) | ((DDR_CACS_CAPTURE_CNT&0x0f)<<16));
-		REG_DDRPHY_WRITE(ch,0x705+0x80*slice,(REG_DDRPHY_READ(ch,0x705+0x80*slice) & 0xfff0ffff) | ((DDR_CACS_CAPTURE_CNT&0x0f)<<16));
-	}
-//-------
-
-	dsb_sev();
-	dsb_sev();
-	dsb_sev();
-
-	PLL3_FREQ(freq,0);
-
-	dsb_sev();
-	dsb_sev();
-	dsb_sev();
-
-#ifdef	DDR_PAD_CAL_WA
-	for(i=0;i<4;i++)
-	{
-		REG_DDRPHY_WRITE(i,0x72c,REG_DDRPHY_READ(i,0x72c)& ~(1<<24) ); //init_start_disable clear
-	}
-
-	// Rx Cal IE issue w/a
-	for(ch=0;ch<4;ch++)
-	{
-		for(slice=0;slice<4;slice++)
-		{
-			if(DDR_TVAL2&0x1)
-			{
-				REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice) | (1<<16));
-			}
-//		0x00000433, 0x00200000, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
-			if(DDR_TVAL2&0x2)
-			{
-				REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)|0x100);
-			}
-			else
-			{
-				REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)&0xfffffeff);
-			}
-		}
-	}
-	dsb_sev();
-#endif
-
-	*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1
-	*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
-	*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000010;
-	*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000010;
-	dsb_sev();
-
-	dsb_sev();
-	dsb_sev();
-
-	*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000011;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1
-	*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000011;
-	*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000011;
-	*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000011;
-	dsb_sev();
-
-	dsb_sev();
-	dsb_sev();
-
-	*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x000000;	//dll_rst_n0 -> 1
-	*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x000000;
-	*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x000000;
-	*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x000000;
-	dsb_sev();
-
-	*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF00;	//dll_rst_n0 -> 1
-	*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF00;
-	*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF00;
-	*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF00;
-	dsb_sev();
-
-	*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF01;	//dll_rst_n0 -> 1
-	*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF01;
-	*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF01;
-	*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF01;
-	dsb_sev();
-
-	SoftDelay(1*1000); 	//wait for 1ms
-
-	phytrainingok=0;
-	//Need Handshake sequence betweed DBSC and PHY
-	if(DDR_UPDT_WA&0x40)
-	{
-		for(ch=0;ch<4;ch++)
-		{
-			for(slice=0;slice<4;slice++)
-			{
-//		0x00000433, 0x00200000, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
-				if(DDR_TVAL2&0x2)
-				{
-					REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)|0x1|0x100);
-				}
-				else
-				{
-					REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)|0x1);
-				}
-			}
-		}
-		dsb_sev();
-	}
-
-	j=(DDR_UPDT_WA>>24)&0xff;
-	k=0;
-	for(phychno=0;phychno<4;phychno++)
-	{
-		if(!(DDR_PHYVALID&(1<<phychno)))continue;
-		for(i=0;i<=j;i++)
-		{
-			if(i>0)
-			{ //after first init, init_start should be negated so as to wakeup pll
-				*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000011;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1
-				dsb_sev();
-				*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =0
-				dsb_sev();
-//			0x000004B3, 0x00200000, // PHY_RX_CAL_SAMPLE_WAIT_1:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_1:RW:8:1:=0x00 SC_PHY_RX_CAL_START_1:WR:0:1:=0x00
-				for(retry=0;retry<4;retry++)
-				{
-					REG_DDRPHY_WRITE(phychno,0x433+retry*0x80,REG_DDRPHY_READ(phychno,0x433+retry*0x80)|0x1);
-				}
-			}
-
-			retry=0;
-			while(retry<2048)
-			{
-				dataL = *((volatile uint32_t*)(DBSC_INITCOMP_0+phychno*0x40));	//Wait for DBSC_INITCOMP_0[0] is 1
-				if((dataL & 0x00000001) == 0x1)	break;
-				retry++;
-			}
-			if(retry<2048)
-			{
-				phytrainingok|=(1<<phychno);
-			}
-			else
-			{
-				k|=(1<<phychno);
-			}
-		}
-	}
-
-	phytrainingok &=~k;
-	if((phytrainingok&DDR_PHYVALID)!=DDR_PHYVALID)
-	{
-		return phytrainingok;
-	}
-
-#ifdef	DDR_PAD_CAL_WA
-	{
-		uint32_t pvtn_h,pvtn_l;
-		uint32_t pvtp_h,pvtp_l;
-		uint32_t pvtr;
-		uint32_t o_dataL;
-
-		for(j=0;j<4;j++){
-			dataL=REG_DDRPHY_READ(j,0x731);
-			pvtn_h=(dataL >>18)& 0x03f;
-			pvtn_l=(dataL >>12)& 0x03f;
-			pvtp_h=(dataL >> 6)& 0x03f;
-			pvtp_l=(dataL >> 0)& 0x03f;
-			for( i=0; i<DDR_PHY_PVT_OVERWRITE_NUM; i++ )
-			{
-				o_dataL=REG_DDRPHY_READ(j,DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[i][0]);
-				pvtr=(o_dataL >>12)& 0x01f;
-				dataL=(o_dataL & 0xffe00000) | (((pvtr+DDR_PVTR_ADJ)&0x1f)<<12) | (((pvtn_h+pvtn_l)>>1)<<6) | ((pvtp_h+pvtp_l)>>1);
-				REG_DDRPHY_WRITE(j,DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[i][0],dataL);
-
-				dataL=REG_DDRPHY_READ(j,DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[i][0]);
-			}
-		}
-
-		for(ch=0;ch<4;ch++)
-		{
-			for(slice=0;slice<4;slice++)
-			{
-				REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice) & ~(1<<16));//PAD_PHY_IE_MODE OFF
-//		0x00000433, 0x00200000, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
-				REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)&0xffff0000);
-			}
-		}
-
-	}
-#endif
-
-	if(DDR_RX_CAL_MAN&0x100)
-	{
-		rx_cal_manual1(phytrainingok);
-	}
-
-	//Need Handshake sequence betweed DBSC and PHY
-
-	if(DDR_UPDT_WA&0x2)
-	{
-		pvt_manual_update(0x0f);
-	}
-	if(DDR_UPDT_WA&0x4)
-	{
-		pvt_manual_update(0xf0);
-	}
-
-	//CHANGE IMPEDANCE CODE to CMOS MODE
-	change_lpddr4_en(0xf,0);
-
-	for(phychno=0;phychno<4;phychno+=1)
-	{
-		if((DDR_PHYVALID&0x0f)==0x0f)
-		{
-			phychno=0x0f;
-		}
-		else
-		{
-			if( (DDR_PHYVALID&(1<<phychno))==0 )
-			{
-				continue;
-			}
-		}
-
-		//(SDRAM Initalize)
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x01040001|(0x00100000 * phychno);	//RSX chA rkA
-		WaitDBCMD();
-
-		dsb_sev();
-
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040000|(0x00100000 * phychno);	//PDE chA rkA
-		WaitDBCMD();
-
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040000|(0x00100000 * phychno);	//PDE chA rkA
-		WaitDBCMD();
-
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040001|(0x00100000 * phychno);	//PDX ch0 rk0
-		WaitDBCMD();
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040001|(0x00100000 * phychno);	//PDX ch0 rk0
-		WaitDBCMD();
-
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040200|(0x00100000 * phychno);	//MRW chA rkA 02:00
-		WaitDBCMD();
-
-//		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040331|(0x00100000 * phychno);	//MRW chA rkA 03:31
-//		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040311|(0x00100000 * phychno);	//MRW chA rkA 03:31
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040300|(0x00100000 * phychno)|DDR_MR3;	//MRW chA rkA 03:31
-		WaitDBCMD();
-
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040100|(0x00100000 * phychno);	//MRW chA rkA 01:00
-		WaitDBCMD();
-
-		if((DDR_PHYMRW & (1<<phychno)) || (phychno==0x0f))
-		{/////////////////////////////////////////////////////////// phymrw
-			mode_register_set(freq, phychno, 0x40);
-			mode_register_set(freq, phychno, 0x00);
-		} /////////////////////////////////////////////////////////// phymrw
-
-		dsb_sev();
-
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0d04004F|(0x00100000 * phychno);	//MPC chA rkA 4FH (ZQCAL start)
-		WaitDBCMD();
-
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0d040051|(0x00100000 * phychno);	//MPC chA rkA 51H (ZQCAL latch)
-		WaitDBCMD();
-	}
-	{
-		for(ch=0;ch<4;ch++)
-		{
-			j=0x276; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0x00ffffff) | (DDR_MR3<<24);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-
-			j=0x278; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xffff00ff) | (DDR_MR3<<8);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-
-			j=0x279; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0x00ffffff) | (DDR_MR3<<24);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-
-			j=0x27b; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xff00ffff) | (DDR_MR3<<16);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-
-			j=0x27d; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xffffff00) | (DDR_MR3<<0);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-
-			j=0x27e; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xff00ffff) | (DDR_MR3<<16);
-			;REG_DDRPHY_WRITE(ch,j,dataL);
-
-			j=0x280; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xffff00ff) | (DDR_MR3<<8);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-
-			j=0x281; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0x00ffffff) | (DDR_MR3<<24);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-
-			j=0x283; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xffff00ff) | (DDR_MR3<<8);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-
-			j=0x285; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xffffff00) | (DDR_MR3<<0);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-
-			j=0x286; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xff00ffff) | (DDR_MR3<<16);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-
-			j=0x288; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xffffff00) | (DDR_MR3<<0);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-
-		}
-
-		_set_reg(0x0f,0x277, 0,8,DDR_MR11);
-		_set_reg(0x0f,0x278,16,8,DDR_MR11);
-		_set_reg(0x0f,0x27a, 0,8,DDR_MR11);
-		_set_reg(0x0f,0x27b,24,8,DDR_MR11);
-		_set_reg(0x0f,0x27d, 8,8,DDR_MR11);
-		_set_reg(0x0f,0x27e,24,8,DDR_MR11);
-		_set_reg(0x0f,0x280,16,8,DDR_MR11);
-		_set_reg(0x0f,0x282, 0,8,DDR_MR11);
-		_set_reg(0x0f,0x283,16,8,DDR_MR11);
-		_set_reg(0x0f,0x285, 8,8,DDR_MR11);
-		_set_reg(0x0f,0x286,24,8,DDR_MR11);
-		_set_reg(0x0f,0x288, 8,8,DDR_MR11);
-	}
-
-	//CHANGE IMPEDANCE CODE to LPDDR4 MODE
-	change_lpddr4_en(0xf,1);
-
-	phytrainingok&=pvt_pi_training(freq);
-	if(DDR_UPDT_WA&0x2)
-	{
-		pvt_manual_update(0x0f);
-	}
-	if(DDR_UPDT_WA&0x4)
-	{
-		pvt_manual_update(0xf0);
-	}
-
-	for(phychno=0;phychno<4;phychno+=1)
-	{
-		if((DDR_PHYVALID&phytrainingok& 0x0f)==0x0f)
-		{
-			phychno=0x0f;
-		}
-		else
-		{
-			if( (DDR_PHYVALID&phytrainingok&(1<<phychno))==0 )
-			{
-				continue;
-			}
-		}
-		mode_register_set(freq, phychno, 0x40);
-		mode_register_set(freq, phychno, 0x00);
-	}
-
-	if(DDR_UPDT_WA&0x38)
-	{
-		for(i=0;i<1000;i++)
-		{
-			//dummy
-			REG_DDRPHY_READ(0,0x229);
-			REG_DDRPHY_READ(1,0x229);
-			REG_DDRPHY_READ(2,0x229);
-			REG_DDRPHY_READ(3,0x229);
-		}
-	}
-
-	if(DDR_UPDT_WA&0x20)
-	{
-		REG_DDRPHY_WRITE(0,0x229,0x000);
-		REG_DDRPHY_WRITE(1,0x229,0x000);
-		REG_DDRPHY_WRITE(2,0x229,0x000);
-		REG_DDRPHY_WRITE(3,0x229,0x000);
-
-		REG_DDRPHY_WRITE(0,0x229,0x100);
-		REG_DDRPHY_WRITE(1,0x229,0x100);
-		REG_DDRPHY_WRITE(2,0x229,0x100);
-		REG_DDRPHY_WRITE(3,0x229,0x100);
-	}
-
-	if(DDR_UPDT_WA&0x08)
-	{
-		*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF00;	//dll_rst_n0 -> 1
-		*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF00;
-		*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF00;
-		*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF00;
-		dsb_sev();
-
-		for(i=0;i<1000;i++)
-		{
-			//dummy
-			REG_DDRPHY_READ(0,0x229);
-			REG_DDRPHY_READ(1,0x229);
-			REG_DDRPHY_READ(2,0x229);
-			REG_DDRPHY_READ(3,0x229);
-		}
-	}
-
-	if(DDR_UPDT_WA&0x10)
-	{
-		*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1 
-		*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
-		*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000010;
-		*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000010;
-		*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000011;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1 
-		*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000011;
-		*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000011;
-		*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000011;
-		dsb_sev();
-	}
-
-	if(DDR_UPDT_WA&0x08)
-	{
-		*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF01;	//dll_rst_n0 -> 1
-		*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF01;
-		*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF01;
-		*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF01;
-		dsb_sev();
-
-		for(i=0;i<1000;i++){//dummy
-			REG_DDRPHY_READ(0,0x229);
-			REG_DDRPHY_READ(1,0x229);
-			REG_DDRPHY_READ(2,0x229);
-			REG_DDRPHY_READ(3,0x229);
-		}
-	}
-
-	if(DDR_UPDT_WA&0x18)
-	{
-		for(i=0;i<1000;i++)
-		{
-			//dummy
-			REG_DDRPHY_READ(0,0x229);
-			REG_DDRPHY_READ(1,0x229);
-			REG_DDRPHY_READ(2,0x229);
-			REG_DDRPHY_READ(3,0x229);
-		}
-	}
-
-	if(DDR_UPDT_WA&0x10)
-	{
-		*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;	//dbdficnt0 freq_ratio = 01 (2:1)init_start =1 
-		*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
-		*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000010;
-		*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000010;
-		dsb_sev();
-
-		//Need Handshake sequence betweed DBSC and PHY
-		while(1)
-		{
-			dataL = *((volatile uint32_t*)DBSC_INITCOMP_0);	//Wait for DBSC_INITCOMP_0[0] is 1
-			if((dataL & 0x00000001) == 0x1)	break;
-		}
-
-		while(1)
-		{
-			dataL = *((volatile uint32_t*)DBSC_INITCOMP_1);	//Wait for DBSC_INITCOMP_1[0] is 1
-			if((dataL & 0x00000001) == 0x1)	break;
-		}
-
-		while(1)
-		{
-			dataL = *((volatile uint32_t*)DBSC_INITCOMP_2);	//Wait for DBSC_INITCOMP_2[0] is 1
-			if((dataL & 0x00000001) == 0x1)	break;
-		}
-
-		while(1)
-		{
-			dataL = *((volatile uint32_t*)DBSC_INITCOMP_3);	//Wait for DBSC_INITCOMP_3[0] is 1
-			if((dataL & 0x00000001) == 0x1)	break;
-		}
-	}
-
-	*((volatile uint32_t*)DBSC_DBBUS0CNF1) = 0x70000100;	//dbbus0cnf1
-	*((volatile uint32_t*)DBSC_DBBUS0CNF0) = 0x18010001;	//dbbus0cnf
-
-//Auto Refresh setting
-//	*((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081860;	//dbrfcnf1 refpmax=8 refint=6240
-	if(freq>0x53) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081860;	//dbrfcnf1 refpmax=8 refint=6240
-	else if(freq>0x47) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081554;	//dbrfcnf1 refpmax=8 refint=5460
-	else if(freq>0x2f) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081248;	//dbrfcnf1 refpmax=8 refint=4680
-	else *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00080C30;	//dbrfcnf1 refpmax=8 refint=3120
-
-	*((volatile uint32_t*)DBSC_DBRFCNF2) = 0x00010000;	//dbrfcnf2 refpmin=1 refints=0
-
-	*((volatile uint32_t*)DBSC_DBRFEN) = 0x00000001;	//dbrfen
-
-//DRAM ACCESS enable
-	*((volatile uint32_t*)DBSC_DBACEN) = 0x00000001;	//dbacen
-
-	return phytrainingok;
-}
-
-#if 0
-void freq2800_reg_set()
-{
-	uint32_t i;
-
-	for(i=0;i<4;i++)
-	{
-		REG_DDRPHY_WRITE(i,0x22B, (DDR2800_PI_CASLAT_LIN<<24)|(DDR2800_PI_WRLAT<<16)|(DDR2800_PI_CASLAT_LIN<<8)|(DDR2800_PI_WRLAT<<0));
-		REG_DDRPHY_WRITE(i,0x22C, 0x00020000|(DDR2800_PI_CASLAT_LIN<<8)|(DDR2800_PI_WRLAT<<0));
-
-		REG_DDRPHY_WRITE(i,0x252, (DDR2800_PI_RDLAT_ADJ<<16)|(DDR2800_PI_RDLAT_ADJ<<8)|(DDR2800_PI_RDLAT_ADJ<<0));
-		REG_DDRPHY_WRITE(i,0x253, (DDR2800_PI_WRLAT_ADJ<<16)|(DDR2800_PI_WRLAT_ADJ<<8)|(DDR2800_PI_WRLAT_ADJ<<0));
-
-		REG_DDRPHY_WRITE(i,0x28A, (DDR2800_PI_TFC<<16)|(DDR2800_PI_TFC<<0));
-		REG_DDRPHY_WRITE(i,0x28B, (DDR2800_PI_TRTP<<24)|(DDR2800_PI_TCCD<<16)|(DDR2800_PI_TFC<<0));
-		REG_DDRPHY_WRITE(i,0x28C, (DDR2800_PI_TWR<<24) |(DDR2800_PI_TWTR<<16)|(DDR2800_PI_TRCD<<8)|(DDR2800_PI_TRP<<0));
-		REG_DDRPHY_WRITE(i,0x28D, (DDR2800_PI_TRAS_MIN<<24)|(DDR2800_PI_TRAS_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x28E, (DDR2800_PI_TMRW<<24) | (DDR2800_PI_TMRD<<16)|(DDR2800_PI_TCCDMW<<8)|(DDR2800_PI_TDQSCK_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x28F, (DDR2800_PI_TWTR<<24) | (DDR2800_PI_TRCD<<16)|(DDR2800_PI_TRP<<8)   |(DDR2800_PI_TRTP<<0));
-		REG_DDRPHY_WRITE(i,0x290, (DDR2800_PI_TRAS_MAX<<8) | (DDR2800_PI_TWR<<0));
-		REG_DDRPHY_WRITE(i,0x291, (DDR2800_PI_TMRD<<24) | (DDR2800_PI_TCCDMW<<16) | (DDR2800_PI_TDQSCK_MAX<<8)|(DDR2800_PI_TRAS_MIN<<0));
-		REG_DDRPHY_WRITE(i,0x292, (DDR2800_PI_TRCD<<24) | (DDR2800_PI_TRP<<16) | (DDR2800_PI_TRTP<<8)|(DDR2800_PI_TMRW<<0));
-		REG_DDRPHY_WRITE(i,0x293, (DDR2800_PI_TWR<<8)|(DDR2800_PI_TWTR<<0));
-		REG_DDRPHY_WRITE(i,0x294, (DDR2800_PI_TRAS_MIN<<24)|(DDR2800_PI_TRAS_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x295, (DDR2800_PI_TMRW<<24) | (DDR2800_PI_TMRD<<16)|(DDR2800_PI_TCCDMW<<8)|(DDR2800_PI_TDQSCK_MAX<<0));
-
-		REG_DDRPHY_WRITE(i,0x276, (DDR_MR3 <<24)|(DDR2800_PI_MR2 <<16)|(DDR2800_PI_MR1 <<8)|0x00);
-		REG_DDRPHY_WRITE(i,0x277, (DDR2800_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x278, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2800_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x279, (DDR_MR3 <<24)|(DDR2800_PI_MR2 <<16)|(DDR2800_PI_MR1 <<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x27A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x27B, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2800_PI_MR2 <<8)|(DDR2800_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x27C, (DDR2800_PI_MR2 <<24)|(DDR2800_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x27D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x27E, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2800_PI_MR2 <<8)|(DDR2800_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x27F, (DDR2800_PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x280, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2800_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x281, (DDR_MR3 <<24)|(DDR2800_PI_MR2 <<16)|(DDR2800_PI_MR1 <<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x282, (DDR2800_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x283, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2800_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x284, (DDR2800_PI_MR2 <<24)|(DDR2800_PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x286, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2800_PI_MR2 <<8)|(DDR2800_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x287, (DDR2800_PI_MR2 <<24)|(DDR2800_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x289, 0x00020000                              |(PI_MR13<<0));
-
-		REG_DDRPHY_WRITE(i,0x247, 0x0a0a0a05);	//PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x254, 0x02030303);	//PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
-		REG_DDRPHY_WRITE(i,0x257, 0x00201701);	//PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
-		REG_DDRPHY_WRITE(i,0x258, 0x0020000e);	//PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x000e
-		REG_DDRPHY_WRITE(i,0x259, 0x0020000e);	//PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x000e
-		REG_DDRPHY_WRITE(i,0x25A, 0x0000000e);	//PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
-		REG_DDRPHY_WRITE(i,0x25F, 0x00C8020A);	//PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
-		REG_DDRPHY_WRITE(i,0x260, 0x0200C802);	//PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
-		REG_DDRPHY_WRITE(i,0x261, 0x000A00C8);	//PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
-		REG_DDRPHY_WRITE(i,0x262, 0x00C90100);	//PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
-		REG_DDRPHY_WRITE(i,0x263, 0x010000C9);	//PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
-		REG_DDRPHY_WRITE(i,0x268, 0x07070705);	//PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
-		REG_DDRPHY_WRITE(i,0x26D, 0x10100100);	//PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
-		REG_DDRPHY_WRITE(i,0x26E, 0x00010110);	//PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
-		REG_DDRPHY_WRITE(i,0x2A8, 0x00185000);	//PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
-		REG_DDRPHY_WRITE(i,0x2A9, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
-		REG_DDRPHY_WRITE(i,0x2AA, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
-		REG_DDRPHY_WRITE(i,0x2AB, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
-		REG_DDRPHY_WRITE(i,0x2AC, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
-		REG_DDRPHY_WRITE(i,0x2AD, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
-
-		REG_DDRPHY_WRITE(i,0x44C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
-		REG_DDRPHY_WRITE(i,0x452, 0x070000C0);	//PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
-		REG_DDRPHY_WRITE(i,0x453, 0x00100006);	//PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
-		REG_DDRPHY_WRITE(i,0x454, 0x0C054208);	//PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x4CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
-		REG_DDRPHY_WRITE(i,0x4D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
-		REG_DDRPHY_WRITE(i,0x4D3, 0x00100006);	//PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
-		REG_DDRPHY_WRITE(i,0x4D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x54C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
-		REG_DDRPHY_WRITE(i,0x552, 0x070000C0);	//PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
-		REG_DDRPHY_WRITE(i,0x553, 0x00100006);	//PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
-		REG_DDRPHY_WRITE(i,0x554, 0x0C054208);	//PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x5CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
-		REG_DDRPHY_WRITE(i,0x5D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
-		REG_DDRPHY_WRITE(i,0x5D3, 0x00100006);	//PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
-		REG_DDRPHY_WRITE(i,0x5D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x719, 0x00000303);	//PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
-	}
-}
-
-
-void freq2400_reg_set()
-{
-	uint32_t i;
-
-	for(i=0;i<4;i++)
-	{
-		REG_DDRPHY_WRITE(i,0x22B, (DDR2400_PI_CASLAT_LIN<<24)|(DDR2400_PI_WRLAT<<16)|(DDR2400_PI_CASLAT_LIN<<8)|(DDR2400_PI_WRLAT<<0));
-		REG_DDRPHY_WRITE(i,0x22C, 0x00020000|(DDR2400_PI_CASLAT_LIN<<8)|(DDR2400_PI_WRLAT<<0));
-
-		REG_DDRPHY_WRITE(i,0x252, (DDR2400_PI_RDLAT_ADJ<<16)|(DDR2400_PI_RDLAT_ADJ<<8)|(DDR2400_PI_RDLAT_ADJ<<0));
-		REG_DDRPHY_WRITE(i,0x253, (DDR2400_PI_WRLAT_ADJ<<16)|(DDR2400_PI_WRLAT_ADJ<<8)|(DDR2400_PI_WRLAT_ADJ<<0));
-
-		REG_DDRPHY_WRITE(i,0x28A, (DDR2400_PI_TFC<<16)|(DDR2400_PI_TFC<<0));
-		REG_DDRPHY_WRITE(i,0x28B, (DDR2400_PI_TRTP<<24)|(DDR2400_PI_TCCD<<16)|(DDR2400_PI_TFC<<0));
-		REG_DDRPHY_WRITE(i,0x28C, (DDR2400_PI_TWR<<24) |(DDR2400_PI_TWTR<<16)|(DDR2400_PI_TRCD<<8)|(DDR2400_PI_TRP<<0));
-		REG_DDRPHY_WRITE(i,0x28D, (DDR2400_PI_TRAS_MIN<<24)|(DDR2400_PI_TRAS_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x28E, (DDR2400_PI_TMRW<<24) | (DDR2400_PI_TMRD<<16)|(DDR2400_PI_TCCDMW<<8)|(DDR2400_PI_TDQSCK_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x28F, (DDR2400_PI_TWTR<<24) | (DDR2400_PI_TRCD<<16)|(DDR2400_PI_TRP<<8)   |(DDR2400_PI_TRTP<<0));
-		REG_DDRPHY_WRITE(i,0x290, (DDR2400_PI_TRAS_MAX<<8) | (DDR2400_PI_TWR<<0));
-		REG_DDRPHY_WRITE(i,0x291, (DDR2400_PI_TMRD<<24) | (DDR2400_PI_TCCDMW<<16) | (DDR2400_PI_TDQSCK_MAX<<8)|(DDR2400_PI_TRAS_MIN<<0));
-		REG_DDRPHY_WRITE(i,0x292, (DDR2400_PI_TRCD<<24) | (DDR2400_PI_TRP<<16) | (DDR2400_PI_TRTP<<8)|(DDR2400_PI_TMRW<<0));
-		REG_DDRPHY_WRITE(i,0x293, (DDR2400_PI_TWR<<8)|(DDR2400_PI_TWTR<<0));
-		REG_DDRPHY_WRITE(i,0x294, (DDR2400_PI_TRAS_MIN<<24)|(DDR2400_PI_TRAS_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x295, (DDR2400_PI_TMRW<<24) | (DDR2400_PI_TMRD<<16)|(DDR2400_PI_TCCDMW<<8)|(DDR2400_PI_TDQSCK_MAX<<0));
-
-		REG_DDRPHY_WRITE(i,0x276, (DDR_MR3 <<24)|(DDR2400_PI_MR2 <<16)|(DDR2400_PI_MR1 <<8)|0x00);
-		REG_DDRPHY_WRITE(i,0x277, (DDR2400_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x278, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2400_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x279, (DDR_MR3 <<24)|(DDR2400_PI_MR2 <<16)|(DDR2400_PI_MR1 <<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x27A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x27B, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2400_PI_MR2 <<8)|(DDR2400_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x27C, (DDR2400_PI_MR2 <<24)|(DDR2400_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x27D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x27E, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2400_PI_MR2 <<8)|(DDR2400_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x27F, (DDR2400_PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x280, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2400_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x281, (DDR_MR3 <<24)|(DDR2400_PI_MR2 <<16)|(DDR2400_PI_MR1 <<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x282, (DDR2400_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x283, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2400_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x284, (DDR2400_PI_MR2 <<24)|(DDR2400_PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x286, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2400_PI_MR2 <<8)|(DDR2400_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x287, (DDR2400_PI_MR2 <<24)|(DDR2400_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x289, 0x00020000                              |(PI_MR13<<0));
-
-		REG_DDRPHY_WRITE(i,0x247, 0x0a0a0a05);	//PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x254, 0x02030303);	//PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
-		REG_DDRPHY_WRITE(i,0x257, 0x00201701);	//PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
-		REG_DDRPHY_WRITE(i,0x258, 0x0020000e);	//PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x000e
-		REG_DDRPHY_WRITE(i,0x259, 0x0020000e);	//PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x000e
-		REG_DDRPHY_WRITE(i,0x25A, 0x0000000e);	//PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
-		REG_DDRPHY_WRITE(i,0x25F, 0x00C8020A);	//PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
-		REG_DDRPHY_WRITE(i,0x260, 0x0200C802);	//PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
-		REG_DDRPHY_WRITE(i,0x261, 0x000A00C8);	//PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
-		REG_DDRPHY_WRITE(i,0x262, 0x00C90100);	//PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
-		REG_DDRPHY_WRITE(i,0x263, 0x010000C9);	//PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
-		REG_DDRPHY_WRITE(i,0x268, 0x07070705);	//PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
-		REG_DDRPHY_WRITE(i,0x26D, 0x10100100);	//PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
-		REG_DDRPHY_WRITE(i,0x26E, 0x00010110);	//PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
-		REG_DDRPHY_WRITE(i,0x2A8, 0x00185000);	//PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
-		REG_DDRPHY_WRITE(i,0x2A9, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
-		REG_DDRPHY_WRITE(i,0x2AA, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
-		REG_DDRPHY_WRITE(i,0x2AB, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
-		REG_DDRPHY_WRITE(i,0x2AC, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
-		REG_DDRPHY_WRITE(i,0x2AD, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
-
-		REG_DDRPHY_WRITE(i,0x44C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
-		REG_DDRPHY_WRITE(i,0x452, 0x070000C0);	//PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
-		REG_DDRPHY_WRITE(i,0x453, 0x00100006);	//PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
-		REG_DDRPHY_WRITE(i,0x454, 0x0C054208);	//PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x4CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
-		REG_DDRPHY_WRITE(i,0x4D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
-		REG_DDRPHY_WRITE(i,0x4D3, 0x00100006);	//PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
-		REG_DDRPHY_WRITE(i,0x4D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x54C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
-		REG_DDRPHY_WRITE(i,0x552, 0x070000C0);	//PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
-		REG_DDRPHY_WRITE(i,0x553, 0x00100006);	//PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
-		REG_DDRPHY_WRITE(i,0x554, 0x0C054208);	//PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x5CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
-		REG_DDRPHY_WRITE(i,0x5D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
-		REG_DDRPHY_WRITE(i,0x5D3, 0x00100006);	//PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
-		REG_DDRPHY_WRITE(i,0x5D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x719, 0x00000303);	//PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
-	}
-}
-#endif
-
-static void freq1600_reg_set()
-{
-	uint32_t i;
-
-	for(i=0;i<4;i++)
-	{
-		REG_DDRPHY_WRITE(i,0x22B, (DDR1600_PI_CASLAT_LIN<<24)|(DDR1600_PI_WRLAT<<16)|(DDR1600_PI_CASLAT_LIN<<8)|(DDR1600_PI_WRLAT<<0));
-		REG_DDRPHY_WRITE(i,0x22C, 0x00020000|(DDR1600_PI_CASLAT_LIN<<8)|(DDR1600_PI_WRLAT<<0));
-
-		REG_DDRPHY_WRITE(i,0x252, (DDR1600_PI_RDLAT_ADJ<<16)|(DDR1600_PI_RDLAT_ADJ<<8)|(DDR1600_PI_RDLAT_ADJ<<0));
-		REG_DDRPHY_WRITE(i,0x253, (DDR1600_PI_WRLAT_ADJ<<16)|(DDR1600_PI_WRLAT_ADJ<<8)|(DDR1600_PI_WRLAT_ADJ<<0));
-
-		REG_DDRPHY_WRITE(i,0x28A, (DDR1600_PI_TFC<<16)|(DDR1600_PI_TFC<<0));
-		REG_DDRPHY_WRITE(i,0x28B, (DDR1600_PI_TRTP<<24)|(DDR1600_PI_TCCD<<16)|(DDR1600_PI_TFC<<0));
-		REG_DDRPHY_WRITE(i,0x28C, (DDR1600_PI_TWR<<24) |(DDR1600_PI_TWTR<<16)|(DDR1600_PI_TRCD<<8)|(DDR1600_PI_TRP<<0));
-		REG_DDRPHY_WRITE(i,0x28D, (DDR1600_PI_TRAS_MIN<<24)|(DDR1600_PI_TRAS_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x28E, (DDR1600_PI_TMRW<<24) | (DDR1600_PI_TMRD<<16)|(DDR1600_PI_TCCDMW<<8)|(DDR1600_PI_TDQSCK_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x28F, (DDR1600_PI_TWTR<<24) | (DDR1600_PI_TRCD<<16)|(DDR1600_PI_TRP<<8)   |(DDR1600_PI_TRTP<<0));
-		REG_DDRPHY_WRITE(i,0x290, (DDR1600_PI_TRAS_MAX<<8) | (DDR1600_PI_TWR<<0));
-		REG_DDRPHY_WRITE(i,0x291, (DDR1600_PI_TMRD<<24) | (DDR1600_PI_TCCDMW<<16) | (DDR1600_PI_TDQSCK_MAX<<8)|(DDR1600_PI_TRAS_MIN<<0));
-		REG_DDRPHY_WRITE(i,0x292, (DDR1600_PI_TRCD<<24) | (DDR1600_PI_TRP<<16) | (DDR1600_PI_TRTP<<8)|(DDR1600_PI_TMRW<<0));
-		REG_DDRPHY_WRITE(i,0x293, (DDR1600_PI_TWR<<8)|(DDR1600_PI_TWTR<<0));
-		REG_DDRPHY_WRITE(i,0x294, (DDR1600_PI_TRAS_MIN<<24)|(DDR1600_PI_TRAS_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x295, (DDR1600_PI_TMRW<<24) | (DDR1600_PI_TMRD<<16)|(DDR1600_PI_TCCDMW<<8)|(DDR1600_PI_TDQSCK_MAX<<0));
-
-		REG_DDRPHY_WRITE(i,0x276, (PI_MR3 <<24)|(DDR1600_PI_MR2 <<16)|(DDR1600_PI_MR1 <<8)|0x00);
-		REG_DDRPHY_WRITE(i,0x277, (DDR1600_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x278, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(DDR1600_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x279, (PI_MR3 <<24)|(DDR1600_PI_MR2 <<16)|(DDR1600_PI_MR1 <<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x27A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x27B, (PI_MR11<<24)|(PI_MR3 <<16)|(DDR1600_PI_MR2 <<8)|(DDR1600_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x27C, (DDR1600_PI_MR2 <<24)|(DDR1600_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x27D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x27E, (PI_MR11<<24)|(PI_MR3 <<16)|(DDR1600_PI_MR2 <<8)|(DDR1600_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x27F, (DDR1600_PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x280, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(DDR1600_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x281, (PI_MR3 <<24)|(DDR1600_PI_MR2 <<16)|(DDR1600_PI_MR1 <<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x282, (DDR1600_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x283, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(DDR1600_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x284, (DDR1600_PI_MR2 <<24)|(DDR1600_PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x286, (PI_MR11<<24)|(PI_MR3 <<16)|(DDR1600_PI_MR2 <<8)|(DDR1600_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x287, (DDR1600_PI_MR2 <<24)|(DDR1600_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x289, 0x00020000                              |(PI_MR13<<0));
-
-		REG_DDRPHY_WRITE(i,0x247, 0x0a0a0a05);	//PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x254, 0x02030303);	//PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
-		REG_DDRPHY_WRITE(i,0x257, 0x00201701);	//PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
-		REG_DDRPHY_WRITE(i,0x258, 0x0020000e);	//PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x000e
-		REG_DDRPHY_WRITE(i,0x259, 0x0020000e);	//PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x000e
-		REG_DDRPHY_WRITE(i,0x25A, 0x0000000e);	//PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
-		REG_DDRPHY_WRITE(i,0x25F, 0x00C8020A);	//PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
-		REG_DDRPHY_WRITE(i,0x260, 0x0200C802);	//PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
-		REG_DDRPHY_WRITE(i,0x261, 0x000A00C8);	//PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
-		REG_DDRPHY_WRITE(i,0x262, 0x00C90100);	//PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
-		REG_DDRPHY_WRITE(i,0x263, 0x010000C9);	//PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
-		REG_DDRPHY_WRITE(i,0x268, 0x07070705);	//PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
-		REG_DDRPHY_WRITE(i,0x26D, 0x10100100);	//PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
-		REG_DDRPHY_WRITE(i,0x26E, 0x00010110);	//PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
-		REG_DDRPHY_WRITE(i,0x2A8, 0x00185000);	//PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
-		REG_DDRPHY_WRITE(i,0x2A9, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
-		REG_DDRPHY_WRITE(i,0x2AA, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
-		REG_DDRPHY_WRITE(i,0x2AB, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
-		REG_DDRPHY_WRITE(i,0x2AC, 0x00001850);	//PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
-		REG_DDRPHY_WRITE(i,0x2AD, 0x0000f320);	//PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
-
-		REG_DDRPHY_WRITE(i,0x44C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
-		REG_DDRPHY_WRITE(i,0x452, 0x070000C0);	//PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
-		REG_DDRPHY_WRITE(i,0x453, 0x00100006);	//PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
-		REG_DDRPHY_WRITE(i,0x454, 0x0C054208);	//PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x4CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
-		REG_DDRPHY_WRITE(i,0x4D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
-		REG_DDRPHY_WRITE(i,0x4D3, 0x00100006);	//PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
-		REG_DDRPHY_WRITE(i,0x4D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x54C, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
-		REG_DDRPHY_WRITE(i,0x552, 0x070000C0);	//PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
-		REG_DDRPHY_WRITE(i,0x553, 0x00100006);	//PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
-		REG_DDRPHY_WRITE(i,0x554, 0x0C054208);	//PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x5CC, 0x00020109);	//PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
-		REG_DDRPHY_WRITE(i,0x5D2, 0x070000C0);	//PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
-		REG_DDRPHY_WRITE(i,0x5D3, 0x00100006);	//PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
-		REG_DDRPHY_WRITE(i,0x5D4, 0x0C054208);	//PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
-		REG_DDRPHY_WRITE(i,0x719, 0x00000303);	//PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
-	}
-}
-
diff --git a/plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.h b/plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.h
deleted file mode 100644
index d03b513..0000000
--- a/plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.h
+++ /dev/null
@@ -1,37 +0,0 @@
-/*
- * Copyright (c) 2015-2016, Renesas Electronics Corporation
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- *   - Redistributions of source code must retain the above copyright notice,
- *     this list of conditions and the following disclaimer.
- *
- *   - Redistributions in binary form must reproduce the above copyright
- *     notice, this list of conditions and the following disclaimer in the
- *     documentation and/or other materials provided with the distribution.
- *
- *   - Neither the name of Renesas nor the names of its contributors may be
- *     used to endorse or promote products derived from this software without
- *     specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
- * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
- * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
- * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
- * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
- * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
- * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
- * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
- * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
- * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
- * POSSIBILITY OF SUCH DAMAGE.
- */
-
-#ifndef	__BOOT_INIT_DRAM_H3_ES10_
-#define	__BOOT_INIT_DRAM_H3_ES10_
-
-extern void InitDram_h3_es10(void);
-
-#endif /* __BOOT_INIT_DRAM_H3_ES10_ */
diff --git a/plat/renesas/rcar/ddr/H3/ES10/init_dram_tbl_h3_es10.h b/plat/renesas/rcar/ddr/H3/ES10/init_dram_tbl_h3_es10.h
deleted file mode 100644
index b6edfb5..0000000
--- a/plat/renesas/rcar/ddr/H3/ES10/init_dram_tbl_h3_es10.h
+++ /dev/null
@@ -1,1383 +0,0 @@
-/*
- * Copyright (c) 2015-2016, Renesas Electronics Corporation
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- *   - Redistributions of source code must retain the above copyright notice,
- *     this list of conditions and the following disclaimer.
- *
- *   - Redistributions in binary form must reproduce the above copyright
- *     notice, this list of conditions and the following disclaimer in the
- *     documentation and/or other materials provided with the distribution.
- *
- *   - Neither the name of Renesas nor the names of its contributors may be
- *     used to endorse or promote products derived from this software without
- *     specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
- * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
- * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
- * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
- * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
- * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
- * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
- * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
- * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
- * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
- * POSSIBILITY OF SUCH DAMAGE.
- */
-
-#ifndef	__INIT_DRAM_TBL_H3_ES10_
-#define	__INIT_DRAM_TBL_H3_ES10_
-
-#define PI_WRLAT 0x0e //F2=0x0e,F1=0x0e,F0=4
-#define PI_WRLAT_ADJ 0x0c
-
-#define PI_TFC  0x018D
-#define PI_TRTP 0x0c
-#define PI_TCCD 0x08   //common for all F
-#define PI_TWR  0x1f
-#define PI_TWTR 0x12
-#define PI_TRCD 0x1d
-#define PI_TRP  0x22
-#define PI_TRAS_MIN 0x43
-#define PI_TRAS_MAX 0x01b267
-#define PI_TMRW 0x0a
-#define PI_TMRD 0x17
-#define PI_TCCDMW 0x20
-#define PI_TDQSCK_MAX 0x6
-//////////////////////////////////////////////////////////////////////////////
-#define PI_MR1  0xd4	//MRW DeviceFeature1(Post=1.5tck nWR=30 RDpre=static WRPre=2tCK BL=16//OK
-#define PI_MR2  0x2e	//MRW DeviceFeature2(0,0SetA,101=WL14,110=RL32(nRTP14))//NG
-#define PI_MR3  0x31
-#define PI_MR11 0x36
-#define PI_MR12 0x11
-#define PI_MR14 0x11
-#define PI_MR13 0x00
-
-/*RDLAT*/
-#define PI_RDLAT_ADJ (0x12) //try 0e+4 OK
-
-/*CASLAT*/
-#define PI_CASLAT_LIN 0x50 //try OK
-	
-
-#define DDR_PHY_NUM 827
-#define DDR_PI_NUM  181
-#define DDR_PHY_PVT_OVERWRITE_NUM 8
-
-
-#define DDR_PHY_DRIVE_TERM_OVERWRITE_NUM (8+1+2+7+3+1)
-static const uint32_t DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[DDR_PHY_DRIVE_TERM_OVERWRITE_NUM][2] = 
-{
-	{	0x00000404, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
-	{	0x00000405, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
-	{	0x00000484, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
-	{	0x00000485, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
-	{	0x00000504, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
-	{	0x00000505, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
-	{	0x00000584, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
-	{	0x00000585, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
-
-	//CKE 27F6E(LVSTL) -> 03fee(CMOS40orm)
-	{	0x00000723, 0x00003fee}, // PHY_PAD_CKE_DRIVE:RW+:0:18:=0x000411
-	//RST 27F6E(LVSTL) -> 03fee(CMOS40orm)
-	{	0x00000725, 0x00003fee}, // PHY_PAD_RST_DRIVE:RW+:0:18:=0x000411
-	{	0x00000726, 0x0001154f}, // PHY_PAD_RST_TERM:RW+:0:18:=0x004410
-
-	// TERM 10F68(PVTR=10,PVTN=3D,PVTP=28) -> 1154f(PVTR=11,PVTN=15,PVTP=0f
-	{	0x0000071E, 0x0003154f}, // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410 // TSEL = ON
-	{	0x0000071F, 0x0001154f}, // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
-	{	0x00000720, 0x0001154f}, // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
-	{	0x00000721, 0x0001154f}, // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
-	{	0x00000722, 0x0001154f}, // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
-	{	0x00000724, 0x0001154f}, // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
-	{	0x00000728, 0x0001154f}, // PHY_PAD_CS_TERM:RW+:0:18:=0x004410
-
-	// VREF
-	{	0x0000070F, 0x000F1900}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x00
-//	{	0x0000070F, 0x000F1901}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x01
-	{	0x00000710, 0x0F190F19}, // PHY_PAD_VREF_CTRL_DQ_2:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_1:RW+:0:14:=0x0100
-	{	0x00000711, 0x0F190F19}, // PHY_PAD_VREF_CTRL_AC:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_3:RW+:0:14:=0x0100
-	// PAD CAL?
-	{	0x0000072C, 0x75000000}, // PHY_CAL_MODE_0:RW:24:8:=0x64 PHY_TST_CLK_PAD_CTRL2:RW:0:23:=0x000000		
-};
-
-
-// 2015/07/20 suresh regconfig
-static const uint32_t DDR_PHY_suresh[827][2] = 
-{
-	{	0x00000400, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_0:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_0:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:0:11:=0x04f0
-	{	0x00000401, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_0:RW:0:5:=0x00
-	{	0x00000402, 0x00000000}, // PHY_SW_WRDM_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_0:RW:0:5:=0x00
-//	{	0x00000403, 0x00000100}, // PHY_DQ_TSEL_ENABLE_0:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_0:RW:0:4:=0x00
-	{	0x00000403, 0x00000300}, // PHY_DQ_TSEL_ENABLE_0:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_0:RW:0:4:=0x00
-//	{	0x00000404, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
-	{	0x00000404, 0x030e6E0E}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
-//	{	0x00000404, 0x036e6E0E}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
-//	{	0x00000405, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
-	{	0x00000405, 0x020e6E0E}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
-//	{	0x00000405, 0x026e6E0E}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
-	{	0x00000406, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_0:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_0:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_0:RW:8:2:=0x0f PHY_DBI_MODE_0:RW:0:1:=0x00
-	{	0x00000407, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_0:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_0:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0:RW:0:2:=0x00
-	{	0x00000408, 0x00000133}, // PHY_LPBK_CONTROL_0:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_0:RW:0:10:=0x0133
-	{	0x00000409, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
-	{	0x0000040A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_0:RW:16:9:=0x00cc PHY_LPDDR_TYPE_0:RW:8:2:=0x02 PHY_LPDDR_0:RW:0:1:=0x01
-	{	0x0000040B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_0:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_0:RW:0:9:=0x0066
-	{	0x0000040C, 0x00000000}, // PHY_GATE_TRACKING_OBS_0:RD:0:32:=0x00000000
-	{	0x0000040D, 0x00000000}, // PHY_LP4_PST_AMBLE_0:RW:0:1:=0x00
-	{	0x0000040E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000040F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_0:RW:0:32:=0x00000000
-	{	0x00000410, 0x00000000}, // PHY_LP4_RDLVL_PATT10_0:RW:0:32:=0x00000000
-	{	0x00000411, 0x00000000}, // PHY_LP4_RDLVL_PATT11_0:RW:0:32:=0x00000000
-	{	0x00000412, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
-	{	0x00000413, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
-	{	0x00000414, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_0:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_0:RW:0:1:=0x00
-	{	0x00000415, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_0:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_0:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_0:RW:0:6:=0x00
-	{	0x00000416, 0x00000000}, // PHY_RDLVL_DATA_MASK_0:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_0:RW:0:2:=0x00
-	{	0x00000417, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_0:RW:0:32:=0x32103210
-	{	0x00000418, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_0:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_0:RW:0:6:=0x08
-	{	0x00000419, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_0:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_0:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_0:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_0:RW:0:4:=0x0c
-	{	0x0000041A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_0:RW:0:9:=0x0100
-	{	0x0000041B, 0x55555555}, // PHY_USER_PATT0_0:RW:0:32:=0x55555555
-	{	0x0000041C, 0xAAAAAAAA}, // PHY_USER_PATT1_0:RW:0:32:=0xAAAAAAAA
-	{	0x0000041D, 0x55555555}, // PHY_USER_PATT2_0:RW:0:32:=0x55555555
-	{	0x0000041E, 0xAAAAAAAA}, // PHY_USER_PATT3_0:RW:0:32:=0xAAAAAAAA
-	{	0x0000041F, 0x00005555}, // PHY_USER_PATT4_0:RW:0:16:=0x5555
-	{	0x00000420, 0x76543210}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210
-	{	0x00000421, 0x00000001}, // PHY_FIFO_PTR_OBS_0:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_0:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_0:RW:0:1:=0x01
-	{	0x00000422, 0x00000000}, // PHY_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
-	{	0x00000423, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_0:RD:0:10:=0x0000
-	{	0x00000424, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
-	{	0x00000425, 0x00000000}, // PHY_WR_SHIFT_OBS_0:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:0:7:=0x00
-	{	0x00000426, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_0:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_0:RD:0:10:=0x0000
-	{	0x00000427, 0x00000000}, // PHY_WRLVL_STATUS_OBS_0:RD:0:17:=0x000000
-	{	0x00000428, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0:RD:0:9:=0x0000
-	{	0x00000429, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_0:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_0:RD:0:16:=0x0000
-	{	0x0000042A, 0x00000000}, // PHY_GTLVL_STATUS_OBS_0:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_0:RD:0:14:=0x0000
-	{	0x0000042B, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0:RD:0:10:=0x0000
-	{	0x0000042C, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0:RD:0:2:=0x00
-	{	0x0000042D, 0x00000000}, // PHY_RDLVL_STATUS_OBS_0:RD:0:32:=0x00000000
-	{	0x0000042E, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_0:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_0:RD:0:11:=0x0000
-	{	0x0000042F, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_0:RD:0:32:=0x00000000
-	{	0x00000430, 0x00000000}, // PHY_DDL_MODE_0:RW:0:18:=0x000000
-	{	0x00000431, 0x00000000}, // PHY_DDL_TEST_OBS_0:RD:0:32:=0x00000000
-	{	0x00000432, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
-	{	0x00000433, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
-	{	0x00000434, 0x00000000}, // PHY_RX_CAL_DQ1_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_0:RW+:0:12:=0x0000
-	{	0x00000435, 0x00000000}, // PHY_RX_CAL_DQ3_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_0:RW+:0:12:=0x0000
-	{	0x00000436, 0x00000000}, // PHY_RX_CAL_DQ5_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_0:RW+:0:12:=0x0000
-	{	0x00000437, 0x00000000}, // PHY_RX_CAL_DQ7_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_0:RW+:0:12:=0x0000
-	{	0x00000438, 0x00000000}, // PHY_RX_CAL_DQS_0:RW+:16:12:=0x0000 PHY_RX_CAL_DM_0:RW+:0:12:=0x0000
-	{	0x00000439, 0x00000000}, // PHY_RX_CAL_OBS_0:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_0:RW+:0:12:=0x0000
-	{	0x0000043A, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_0:RW+:0:11:=0x0280
-	{	0x0000043B, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_0:RW+:0:11:=0x0280
-	{	0x0000043C, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_0:RW+:0:11:=0x0280
-	{	0x0000043D, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_0:RW+:0:11:=0x0280
-	{	0x0000043E, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_0:RW+:0:11:=0x0280
-	{	0x0000043F, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_0:RW+:0:10:=0x0000
-	{	0x00000440, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_0:RW+:0:10:=0x0000
-	{	0x00000441, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_0:RW+:0:10:=0x0000
-	{	0x00000442, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_0:RW+:0:10:=0x0000
-	{	0x00000443, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x00000444, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x00000445, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x00000446, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x00000447, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x00000448, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x00000449, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x0000044A, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x0000044B, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x0000044C, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
-	{	0x0000044D, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_0:RW+:0:10:=0x01d0
-	{	0x0000044E, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_0:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_0:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_0:RW+:0:1:=0x00
-	{	0x0000044F, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_0:RW+:0:11:=0x0200
-//	{	0x00000450, 0x41315141}, // PHY_DQS_OE_TIMING_0:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_0:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_0:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_0:RW+:0:8:=0x41
-	{	0x00000450, 0x41415141}, // PHY_DQS_OE_TIMING_0:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_0:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_0:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_0:RW+:0:8:=0x41
-//	{	0x00000451, 0xC0013150}, // PHY_DQ_IE_TIMING_0:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_0:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_0:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_0:RW+:0:8:=0x50
-	{	0x00000451, 0xC0014150}, // PHY_DQ_IE_TIMING_0:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_0:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_0:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_0:RW+:0:8:=0x50
-	{	0x00000452, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
-	{	0x00000453, 0x0010000C}, // PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
-	{	0x00000454, 0x0C064208}, // PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
-	{	0x00000455, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_0:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_0:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_0:RW+:0:5:=0x18
-	{	0x00000456, 0x01000140}, // PHY_GTLVL_FINAL_STEP_0:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_0:RW+:0:10:=0x0140
-	{	0x00000457, 0x00000C20}, // PHY_RDLVL_DLY_STEP_0:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_0:RW+:0:8:=0x20
-	{	0x00000458, 0x00000000}, //
-	{	0x00000459, 0x00000000}, //
-	{	0x0000045A, 0x00000000}, //
-	{	0x0000045B, 0x00000000}, //
-	{	0x0000045C, 0x00000000}, //
-	{	0x0000045D, 0x00000000}, //
-	{	0x0000045E, 0x00000000}, //
-	{	0x0000045F, 0x00000000}, //
-	{	0x00000460, 0x00000000}, //
-	{	0x00000461, 0x00000000}, //
-	{	0x00000462, 0x00000000}, //
-	{	0x00000463, 0x00000000}, //
-	{	0x00000464, 0x00000000}, //
-	{	0x00000465, 0x00000000}, //
-	{	0x00000466, 0x00000000}, //
-	{	0x00000467, 0x00000000}, //
-	{	0x00000468, 0x00000000}, //
-	{	0x00000469, 0x00000000}, //
-	{	0x0000046A, 0x00000000}, //
-	{	0x0000046B, 0x00000000}, //
-	{	0x0000046C, 0x00000000}, //
-	{	0x0000046D, 0x00000000}, //
-	{	0x0000046E, 0x00000000}, //
-	{	0x0000046F, 0x00000000}, //
-	{	0x00000470, 0x00000000}, //
-	{	0x00000471, 0x00000000}, //
-	{	0x00000472, 0x00000000}, //
-	{	0x00000473, 0x00000000}, //
-	{	0x00000474, 0x00000000}, //
-	{	0x00000475, 0x00000000}, //
-	{	0x00000476, 0x00000000}, //
-	{	0x00000477, 0x00000000}, //
-	{	0x00000478, 0x00000000}, //
-	{	0x00000479, 0x00000000}, //
-	{	0x0000047A, 0x00000000}, //
-	{	0x0000047B, 0x00000000}, //
-	{	0x0000047C, 0x00000000}, //
-	{	0x0000047D, 0x00000000}, //
-	{	0x0000047E, 0x00000000}, //
-	{	0x0000047F, 0x00000000}, //
-	{	0x00000480, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_1:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_1:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:0:11:=0x04f0
-	{	0x00000481, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_1:RW:0:5:=0x00
-	{	0x00000482, 0x00000000}, // PHY_SW_WRDM_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_1:RW:0:5:=0x00
-//	{	0x00000483, 0x00000100}, // PHY_DQ_TSEL_ENABLE_1:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_1:RW:0:4:=0x00
-	{	0x00000483, 0x00000300}, // PHY_DQ_TSEL_ENABLE_1:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_1:RW:0:4:=0x00
-//	{	0x00000484, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
-	{	0x00000484, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
-//	{	0x00000484, 0x036E6E0E}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
-//	{	0x00000485, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
-	{	0x00000485, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
-//	{	0x00000485, 0x026E6E0E}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
-	{	0x00000486, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_1:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_1:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_1:RW:8:2:=0x0f PHY_DBI_MODE_1:RW:0:1:=0x00
-	{	0x00000487, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_1:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_1:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1:RW:0:2:=0x00
-	{	0x00000488, 0x00000133}, // PHY_LPBK_CONTROL_1:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_1:RW:0:10:=0x0133
-	{	0x00000489, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_1:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_1:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x00c0
-	{	0x0000048A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_1:RW:16:9:=0x00cc PHY_LPDDR_TYPE_1:RW:8:2:=0x02 PHY_LPDDR_1:RW:0:1:=0x01
-	{	0x0000048B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_1:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_1:RW:0:9:=0x0066
-	{	0x0000048C, 0x00000000}, // PHY_GATE_TRACKING_OBS_1:RD:0:32:=0x00000000
-	{	0x0000048D, 0x00000000}, // PHY_LP4_PST_AMBLE_1:RW:0:1:=0x00
-	{	0x0000048E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000048F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_1:RW:0:32:=0x00000000
-	{	0x00000490, 0x00000000}, // PHY_LP4_RDLVL_PATT10_1:RW:0:32:=0x00000000
-	{	0x00000491, 0x00000000}, // PHY_LP4_RDLVL_PATT11_1:RW:0:32:=0x00000000
-	{	0x00000492, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_1:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_1:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_1:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_1:RW:0:3:=0x00
-	{	0x00000493, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_1:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_1:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_1:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_1:RW:0:4:=0x00
-	{	0x00000494, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_1:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_1:RW:0:1:=0x00
-	{	0x00000495, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_1:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_1:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_1:RW:0:6:=0x00
-	{	0x00000496, 0x00000000}, // PHY_RDLVL_DATA_MASK_1:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_1:RW:0:2:=0x00
-	{	0x00000497, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_1:RW:0:32:=0x32103210
-	{	0x00000498, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_1:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_1:RW:0:6:=0x08
-	{	0x00000499, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_1:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_1:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_1:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_1:RW:0:4:=0x0c
-	{	0x0000049A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_1:RW:0:9:=0x0100
-	{	0x0000049B, 0x55555555}, // PHY_USER_PATT0_1:RW:0:32:=0x55555555
-	{	0x0000049C, 0xAAAAAAAA}, // PHY_USER_PATT1_1:RW:0:32:=0xAAAAAAAA
-	{	0x0000049D, 0x55555555}, // PHY_USER_PATT2_1:RW:0:32:=0x55555555
-	{	0x0000049E, 0xAAAAAAAA}, // PHY_USER_PATT3_1:RW:0:32:=0xAAAAAAAA
-	{	0x0000049F, 0x00005555}, // PHY_USER_PATT4_1:RW:0:16:=0x5555
-	{	0x000004A0, 0x76543210}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210
-	{	0x000004A1, 0x00000000}, // PHY_FIFO_PTR_OBS_1:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_1:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_1:RW:0:1:=0x00
-	{	0x000004A2, 0x00000000}, // PHY_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
-	{	0x000004A3, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_1:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_1:RD:0:10:=0x0000
-	{	0x000004A4, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1:RD:0:8:=0x00
-	{	0x000004A5, 0x00000000}, // PHY_WR_SHIFT_OBS_1:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_1:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1:RD:0:7:=0x00
-	{	0x000004A6, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_1:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_1:RD:0:10:=0x0000
-	{	0x000004A7, 0x00000000}, // PHY_WRLVL_STATUS_OBS_1:RD:0:17:=0x000000
-	{	0x000004A8, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1:RD:0:9:=0x0000
-	{	0x000004A9, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_1:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_1:RD:0:16:=0x0000
-	{	0x000004AA, 0x00000000}, // PHY_GTLVL_STATUS_OBS_1:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_1:RD:0:14:=0x0000
-	{	0x000004AB, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1:RD:0:10:=0x0000
-	{	0x000004AC, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1:RD:0:2:=0x00
-	{	0x000004AD, 0x00000000}, // PHY_RDLVL_STATUS_OBS_1:RD:0:32:=0x00000000
-	{	0x000004AE, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_1:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_1:RD:0:11:=0x0000
-	{	0x000004AF, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_1:RD:0:32:=0x00000000
-	{	0x000004B0, 0x00000000}, // PHY_DDL_MODE_1:RW:0:18:=0x000000
-	{	0x000004B1, 0x00000000}, // PHY_DDL_TEST_OBS_1:RD:0:32:=0x00000000
-	{	0x000004B2, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
-	{	0x000004B3, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_1:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_1:RW:8:1:=0x00 SC_PHY_RX_CAL_START_1:WR:0:1:=0x00
-	{	0x000004B4, 0x00000000}, // PHY_RX_CAL_DQ1_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_1:RW+:0:12:=0x0000
-	{	0x000004B5, 0x00000000}, // PHY_RX_CAL_DQ3_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_1:RW+:0:12:=0x0000
-	{	0x000004B6, 0x00000000}, // PHY_RX_CAL_DQ5_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_1:RW+:0:12:=0x0000
-	{	0x000004B7, 0x00000000}, // PHY_RX_CAL_DQ7_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_1:RW+:0:12:=0x0000
-	{	0x000004B8, 0x00000000}, // PHY_RX_CAL_DQS_1:RW+:16:12:=0x0000 PHY_RX_CAL_DM_1:RW+:0:12:=0x0000
-	{	0x000004B9, 0x00000000}, // PHY_RX_CAL_OBS_1:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_1:RW+:0:12:=0x0000
-	{	0x000004BA, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_1:RW+:0:11:=0x0280
-	{	0x000004BB, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_1:RW+:0:11:=0x0280
-	{	0x000004BC, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_1:RW+:0:11:=0x0280
-	{	0x000004BD, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_1:RW+:0:11:=0x0280
-	{	0x000004BE, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_1:RW+:0:11:=0x0280
-	{	0x000004BF, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_1:RW+:0:10:=0x0000
-	{	0x000004C0, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_1:RW+:0:10:=0x0000
-	{	0x000004C1, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_1:RW+:0:10:=0x0000
-	{	0x000004C2, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_1:RW+:0:10:=0x0000
-	{	0x000004C3, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004C4, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004C5, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004C6, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004C7, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004C8, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004C9, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004CA, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004CB, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004CC, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
-	{	0x000004CD, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_1:RW+:0:10:=0x01d0
-	{	0x000004CE, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_1:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_1:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_1:RW+:0:1:=0x00
-	{	0x000004CF, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_1:RW+:0:11:=0x0200
-//	{	0x000004D0, 0x41315141}, // PHY_DQS_OE_TIMING_1:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_1:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_1:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_1:RW+:0:8:=0x41
-	{	0x000004D0, 0x41415141}, // PHY_DQS_OE_TIMING_1:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_1:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_1:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_1:RW+:0:8:=0x41
-//	{	0x000004D1, 0xC0013150}, // PHY_DQ_IE_TIMING_1:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_1:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_1:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_1:RW+:0:8:=0x50
-	{	0x000004D1, 0xC0014150}, // PHY_DQ_IE_TIMING_1:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_1:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_1:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_1:RW+:0:8:=0x50
-	{	0x000004D2, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
-	{	0x000004D3, 0x0010000C}, // PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
-	{	0x000004D4, 0x0C064208}, // PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
-	{	0x000004D5, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_1:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_1:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_1:RW+:0:5:=0x18
-	{	0x000004D6, 0x01000140}, // PHY_GTLVL_FINAL_STEP_1:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_1:RW+:0:10:=0x0140
-	{	0x000004D7, 0x00000C20}, // PHY_RDLVL_DLY_STEP_1:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_1:RW+:0:8:=0x20
-	{	0x000004D8, 0x00000000}, //
-	{	0x000004D9, 0x00000000}, //
-	{	0x000004DA, 0x00000000}, //
-	{	0x000004DB, 0x00000000}, //
-	{	0x000004DC, 0x00000000}, //
-	{	0x000004DD, 0x00000000}, //
-	{	0x000004DE, 0x00000000}, //
-	{	0x000004DF, 0x00000000}, //
-	{	0x000004E0, 0x00000000}, //
-	{	0x000004E1, 0x00000000}, //
-	{	0x000004E2, 0x00000000}, //
-	{	0x000004E3, 0x00000000}, //
-	{	0x000004E4, 0x00000000}, //
-	{	0x000004E5, 0x00000000}, //
-	{	0x000004E6, 0x00000000}, //
-	{	0x000004E7, 0x00000000}, //
-	{	0x000004E8, 0x00000000}, //
-	{	0x000004E9, 0x00000000}, //
-	{	0x000004EA, 0x00000000}, //
-	{	0x000004EB, 0x00000000}, //
-	{	0x000004EC, 0x00000000}, //
-	{	0x000004ED, 0x00000000}, //
-	{	0x000004EE, 0x00000000}, //
-	{	0x000004EF, 0x00000000}, //
-	{	0x000004F0, 0x00000000}, //
-	{	0x000004F1, 0x00000000}, //
-	{	0x000004F2, 0x00000000}, //
-	{	0x000004F3, 0x00000000}, //
-	{	0x000004F4, 0x00000000}, //
-	{	0x000004F5, 0x00000000}, //
-	{	0x000004F6, 0x00000000}, //
-	{	0x000004F7, 0x00000000}, //
-	{	0x000004F8, 0x00000000}, //
-	{	0x000004F9, 0x00000000}, //
-	{	0x000004FA, 0x00000000}, //
-	{	0x000004FB, 0x00000000}, //
-	{	0x000004FC, 0x00000000}, //
-	{	0x000004FD, 0x00000000}, //
-	{	0x000004FE, 0x00000000}, //
-	{	0x000004FF, 0x00000000}, //
-	{	0x00000500, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_2:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_2:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_2:RW:0:11:=0x04f0
-	{	0x00000501, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_2:RW:0:5:=0x00
-	{	0x00000502, 0x00000000}, // PHY_SW_WRDM_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_2:RW:0:5:=0x00
-//	{	0x00000503, 0x00000100}, // PHY_DQ_TSEL_ENABLE_2:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_2:RW:0:4:=0x00
-	{	0x00000503, 0x00000300}, // PHY_DQ_TSEL_ENABLE_2:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_2:RW:0:4:=0x00
-//	{	0x00000504, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
-	{	0x00000504, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
-//	{	0x00000504, 0x036E6E0E}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
-//	{	0x00000505, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
-	{	0x00000505, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
-//	{	0x00000505, 0x026E6E0E}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
-	{	0x00000506, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_2:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_2:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_2:RW:8:2:=0x0f PHY_DBI_MODE_2:RW:0:1:=0x00
-	{	0x00000507, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_2:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_2:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_2:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_2:RW:0:2:=0x00
-	{	0x00000508, 0x00000133}, // PHY_LPBK_CONTROL_2:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_2:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_2:RW:0:10:=0x0133
-	{	0x00000509, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_2:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_2:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x00c0
-	{	0x0000050A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_2:RW:16:9:=0x00cc PHY_LPDDR_TYPE_2:RW:8:2:=0x02 PHY_LPDDR_2:RW:0:1:=0x01
-	{	0x0000050B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_2:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_2:RW:0:9:=0x0066
-	{	0x0000050C, 0x00000000}, // PHY_GATE_TRACKING_OBS_2:RD:0:32:=0x00000000
-	{	0x0000050D, 0x00000000}, // PHY_LP4_PST_AMBLE_2:RW:0:1:=0x00
-	{	0x0000050E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000050F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_2:RW:0:32:=0x00000000
-	{	0x00000510, 0x00000000}, // PHY_LP4_RDLVL_PATT10_2:RW:0:32:=0x00000000
-	{	0x00000511, 0x00000000}, // PHY_LP4_RDLVL_PATT11_2:RW:0:32:=0x00000000
-	{	0x00000512, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_2:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_2:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_2:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_2:RW:0:3:=0x00
-	{	0x00000513, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_2:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_2:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_2:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_2:RW:0:4:=0x00
-	{	0x00000514, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_2:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_2:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_2:RW:0:1:=0x00
-	{	0x00000515, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_2:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_2:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_2:RW:0:6:=0x00
-	{	0x00000516, 0x00000000}, // PHY_RDLVL_DATA_MASK_2:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_2:RW:0:2:=0x00
-	{	0x00000517, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_2:RW:0:32:=0x32103210
-	{	0x00000518, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_2:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_2:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_2:RW:0:6:=0x08
-	{	0x00000519, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_2:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_2:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_2:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_2:RW:0:4:=0x0c
-	{	0x0000051A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_2:RW:0:9:=0x0100
-	{	0x0000051B, 0x55555555}, // PHY_USER_PATT0_2:RW:0:32:=0x55555555
-	{	0x0000051C, 0xAAAAAAAA}, // PHY_USER_PATT1_2:RW:0:32:=0xAAAAAAAA
-	{	0x0000051D, 0x55555555}, // PHY_USER_PATT2_2:RW:0:32:=0x55555555
-	{	0x0000051E, 0xAAAAAAAA}, // PHY_USER_PATT3_2:RW:0:32:=0xAAAAAAAA
-	{	0x0000051F, 0x00005555}, // PHY_USER_PATT4_2:RW:0:16:=0x5555
-	{	0x00000520, 0x76543210}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210
-	{	0x00000521, 0x00000001}, // PHY_FIFO_PTR_OBS_2:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_2:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_2:RW:0:1:=0x01
-	{	0x00000522, 0x00000000}, // PHY_LPBK_RESULT_OBS_2:RD:0:32:=0x00000000
-	{	0x00000523, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_2:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_2:RD:0:10:=0x0000
-	{	0x00000524, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2:RD:0:8:=0x00
-	{	0x00000525, 0x00000000}, // PHY_WR_SHIFT_OBS_2:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_2:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2:RD:0:7:=0x00
-	{	0x00000526, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_2:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_2:RD:0:10:=0x0000
-	{	0x00000527, 0x00000000}, // PHY_WRLVL_STATUS_OBS_2:RD:0:17:=0x000000
-	{	0x00000528, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_2:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_2:RD:0:9:=0x0000
-	{	0x00000529, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_2:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_2:RD:0:16:=0x0000
-	{	0x0000052A, 0x00000000}, // PHY_GTLVL_STATUS_OBS_2:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_2:RD:0:14:=0x0000
-	{	0x0000052B, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2:RD:0:10:=0x0000
-	{	0x0000052C, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2:RD:0:2:=0x00
-	{	0x0000052D, 0x00000000}, // PHY_RDLVL_STATUS_OBS_2:RD:0:32:=0x00000000
-	{	0x0000052E, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_2:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_2:RD:0:11:=0x0000
-	{	0x0000052F, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_2:RD:0:32:=0x00000000
-	{	0x00000530, 0x00000000}, // PHY_DDL_MODE_2:RW:0:18:=0x000000
-	{	0x00000531, 0x00000000}, // PHY_DDL_TEST_OBS_2:RD:0:32:=0x00000000
-	{	0x00000532, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_2:RD:0:32:=0x00000000
-	{	0x00000533, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_2:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_2:RW:8:1:=0x00 SC_PHY_RX_CAL_START_2:WR:0:1:=0x00
-	{	0x00000534, 0x00000000}, // PHY_RX_CAL_DQ1_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_2:RW+:0:12:=0x0000
-	{	0x00000535, 0x00000000}, // PHY_RX_CAL_DQ3_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_2:RW+:0:12:=0x0000
-	{	0x00000536, 0x00000000}, // PHY_RX_CAL_DQ5_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_2:RW+:0:12:=0x0000
-	{	0x00000537, 0x00000000}, // PHY_RX_CAL_DQ7_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_2:RW+:0:12:=0x0000
-	{	0x00000538, 0x00000000}, // PHY_RX_CAL_DQS_2:RW+:16:12:=0x0000 PHY_RX_CAL_DM_2:RW+:0:12:=0x0000
-	{	0x00000539, 0x00000000}, // PHY_RX_CAL_OBS_2:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_2:RW+:0:12:=0x0000
-	{	0x0000053A, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_2:RW+:0:11:=0x0280
-	{	0x0000053B, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_2:RW+:0:11:=0x0280
-	{	0x0000053C, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_2:RW+:0:11:=0x0280
-	{	0x0000053D, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_2:RW+:0:11:=0x0280
-	{	0x0000053E, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_2:RW+:0:11:=0x0280
-	{	0x0000053F, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_2:RW+:0:10:=0x0000
-	{	0x00000540, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_2:RW+:0:10:=0x0000
-	{	0x00000541, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_2:RW+:0:10:=0x0000
-	{	0x00000542, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_2:RW+:0:10:=0x0000
-	{	0x00000543, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x00000544, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x00000545, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x00000546, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x00000547, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x00000548, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x00000549, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x0000054A, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x0000054B, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x0000054C, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
-	{	0x0000054D, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_2:RW+:0:10:=0x01d0
-	{	0x0000054E, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_2:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_2:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_2:RW+:0:1:=0x00
-	{	0x0000054F, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_2:RW+:0:11:=0x0200
-//	{	0x00000550, 0x41315141}, // PHY_DQS_OE_TIMING_2:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_2:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_2:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_2:RW+:0:8:=0x41
-	{	0x00000550, 0x41415141}, // PHY_DQS_OE_TIMING_2:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_2:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_2:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_2:RW+:0:8:=0x41
-//	{	0x00000551, 0xC0013150}, // PHY_DQ_IE_TIMING_2:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_2:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_2:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_2:RW+:0:8:=0x50
-	{	0x00000551, 0xC0014150}, // PHY_DQ_IE_TIMING_2:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_2:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_2:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_2:RW+:0:8:=0x50
-	{	0x00000552, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
-	{	0x00000553, 0x0010000C}, // PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
-	{	0x00000554, 0x0C064208}, // PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
-	{	0x00000555, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_2:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_2:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_2:RW+:0:5:=0x18
-	{	0x00000556, 0x01000140}, // PHY_GTLVL_FINAL_STEP_2:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_2:RW+:0:10:=0x0140
-	{	0x00000557, 0x00000C20}, // PHY_RDLVL_DLY_STEP_2:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_2:RW+:0:8:=0x20
-	{	0x00000558, 0x00000000}, //
-	{	0x00000559, 0x00000000}, //
-	{	0x0000055A, 0x00000000}, //
-	{	0x0000055B, 0x00000000}, //
-	{	0x0000055C, 0x00000000}, //
-	{	0x0000055D, 0x00000000}, //
-	{	0x0000055E, 0x00000000}, //
-	{	0x0000055F, 0x00000000}, //
-	{	0x00000560, 0x00000000}, //
-	{	0x00000561, 0x00000000}, //
-	{	0x00000562, 0x00000000}, //
-	{	0x00000563, 0x00000000}, //
-	{	0x00000564, 0x00000000}, //
-	{	0x00000565, 0x00000000}, //
-	{	0x00000566, 0x00000000}, //
-	{	0x00000567, 0x00000000}, //
-	{	0x00000568, 0x00000000}, //
-	{	0x00000569, 0x00000000}, //
-	{	0x0000056A, 0x00000000}, //
-	{	0x0000056B, 0x00000000}, //
-	{	0x0000056C, 0x00000000}, //
-	{	0x0000056D, 0x00000000}, //
-	{	0x0000056E, 0x00000000}, //
-	{	0x0000056F, 0x00000000}, //
-	{	0x00000570, 0x00000000}, //
-	{	0x00000571, 0x00000000}, //
-	{	0x00000572, 0x00000000}, //
-	{	0x00000573, 0x00000000}, //
-	{	0x00000574, 0x00000000}, //
-	{	0x00000575, 0x00000000}, //
-	{	0x00000576, 0x00000000}, //
-	{	0x00000577, 0x00000000}, //
-	{	0x00000578, 0x00000000}, //
-	{	0x00000579, 0x00000000}, //
-	{	0x0000057A, 0x00000000}, //
-	{	0x0000057B, 0x00000000}, //
-	{	0x0000057C, 0x00000000}, //
-	{	0x0000057D, 0x00000000}, //
-	{	0x0000057E, 0x00000000}, //
-	{	0x0000057F, 0x00000000}, //
-	{	0x00000580, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_3:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_3:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_3:RW:0:11:=0x04f0
-	{	0x00000581, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_3:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_3:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_3:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_3:RW:0:5:=0x00
-	{	0x00000582, 0x00000000}, // PHY_SW_WRDM_SHIFT_3:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_3:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_3:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_3:RW:0:5:=0x00
-//	{	0x00000583, 0x00000100}, // PHY_DQ_TSEL_ENABLE_3:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_3:RW:0:4:=0x00
-	{	0x00000583, 0x00000300}, // PHY_DQ_TSEL_ENABLE_3:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_3:RW:0:4:=0x00
-//	{	0x00000584, 0x01CC6E0C}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
-	{	0x00000584, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
-//	{	0x00000584, 0x036E6E0E}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
-//	{	0x00000585, 0x02CC6E0C}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
-	{	0x00000585, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
-//	{	0x00000585, 0x026E6E0E}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
-	{	0x00000586, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_3:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_3:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_3:RW:8:2:=0x0f PHY_DBI_MODE_3:RW:0:1:=0x00
-	{	0x00000587, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_3:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_3:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_3:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_3:RW:0:2:=0x00
-	{	0x00000588, 0x00000133}, // PHY_LPBK_CONTROL_3:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_3:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_3:RW:0:10:=0x0133
-	{	0x00000589, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_3:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_3:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3:RW:0:10:=0x00c0
-	{	0x0000058A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_3:RW:16:9:=0x00cc PHY_LPDDR_TYPE_3:RW:8:2:=0x02 PHY_LPDDR_3:RW:0:1:=0x01
-	{	0x0000058B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_3:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_3:RW:0:9:=0x0066
-	{	0x0000058C, 0x00000000}, // PHY_GATE_TRACKING_OBS_3:RD:0:32:=0x00000000
-	{	0x0000058D, 0x00000000}, // PHY_LP4_PST_AMBLE_3:RW:0:1:=0x00
-	{	0x0000058E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
-	{	0x0000058F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_3:RW:0:32:=0x00000000
-	{	0x00000590, 0x00000000}, // PHY_LP4_RDLVL_PATT10_3:RW:0:32:=0x00000000
-	{	0x00000591, 0x00000000}, // PHY_LP4_RDLVL_PATT11_3:RW:0:32:=0x00000000
-	{	0x00000592, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_3:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_3:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_3:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_3:RW:0:3:=0x00
-	{	0x00000593, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_3:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_3:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_3:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_3:RW:0:4:=0x00
-	{	0x00000594, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_3:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_3:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_3:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_3:RW:0:1:=0x00
-	{	0x00000595, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_3:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_3:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_3:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_3:RW:0:6:=0x00
-	{	0x00000596, 0x00000000}, // PHY_RDLVL_DATA_MASK_3:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_3:RW:0:2:=0x00
-	{	0x00000597, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_3:RW:0:32:=0x32103210
-	{	0x00000598, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_3:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_3:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_3:RW:0:6:=0x08
-	{	0x00000599, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_3:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_3:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_3:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_3:RW:0:4:=0x0c
-	{	0x0000059A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_3:RW:0:9:=0x0100
-	{	0x0000059B, 0x55555555}, // PHY_USER_PATT0_3:RW:0:32:=0x55555555
-	{	0x0000059C, 0xAAAAAAAA}, // PHY_USER_PATT1_3:RW:0:32:=0xAAAAAAAA
-	{	0x0000059D, 0x55555555}, // PHY_USER_PATT2_3:RW:0:32:=0x55555555
-	{	0x0000059E, 0xAAAAAAAA}, // PHY_USER_PATT3_3:RW:0:32:=0xAAAAAAAA
-	{	0x0000059F, 0x00005555}, // PHY_USER_PATT4_3:RW:0:16:=0x5555
-	{	0x000005A0, 0x76543210}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210
-	{	0x000005A1, 0x00000000}, // PHY_FIFO_PTR_OBS_3:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_3:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_3:RW:0:1:=0x00
-	{	0x000005A2, 0x00000000}, // PHY_LPBK_RESULT_OBS_3:RD:0:32:=0x00000000
-	{	0x000005A3, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_3:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_3:RD:0:10:=0x0000
-	{	0x000005A4, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3:RD:0:8:=0x00
-	{	0x000005A5, 0x00000000}, // PHY_WR_SHIFT_OBS_3:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_3:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3:RD:0:7:=0x00
-	{	0x000005A6, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_3:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_3:RD:0:10:=0x0000
-	{	0x000005A7, 0x00000000}, // PHY_WRLVL_STATUS_OBS_3:RD:0:17:=0x000000
-	{	0x000005A8, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_3:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_3:RD:0:9:=0x0000
-	{	0x000005A9, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_3:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_3:RD:0:16:=0x0000
-	{	0x000005AA, 0x00000000}, // PHY_GTLVL_STATUS_OBS_3:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_3:RD:0:14:=0x0000
-	{	0x000005AB, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3:RD:0:10:=0x0000
-	{	0x000005AC, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3:RD:0:2:=0x00
-	{	0x000005AD, 0x00000000}, // PHY_RDLVL_STATUS_OBS_3:RD:0:32:=0x00000000
-	{	0x000005AE, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_3:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_3:RD:0:11:=0x0000
-	{	0x000005AF, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_3:RD:0:32:=0x00000000
-	{	0x000005B0, 0x00000000}, // PHY_DDL_MODE_3:RW:0:18:=0x000000
-	{	0x000005B1, 0x00000000}, // PHY_DDL_TEST_OBS_3:RD:0:32:=0x00000000
-	{	0x000005B2, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_3:RD:0:32:=0x00000000
-	{	0x000005B3, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_3:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_3:RW:8:1:=0x00 SC_PHY_RX_CAL_START_3:WR:0:1:=0x00
-	{	0x000005B4, 0x00000000}, // PHY_RX_CAL_DQ1_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_3:RW+:0:12:=0x0000
-	{	0x000005B5, 0x00000000}, // PHY_RX_CAL_DQ3_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_3:RW+:0:12:=0x0000
-	{	0x000005B6, 0x00000000}, // PHY_RX_CAL_DQ5_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_3:RW+:0:12:=0x0000
-	{	0x000005B7, 0x00000000}, // PHY_RX_CAL_DQ7_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_3:RW+:0:12:=0x0000
-	{	0x000005B8, 0x00000000}, // PHY_RX_CAL_DQS_3:RW+:16:12:=0x0000 PHY_RX_CAL_DM_3:RW+:0:12:=0x0000
-	{	0x000005B9, 0x00000000}, // PHY_RX_CAL_OBS_3:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_3:RW+:0:12:=0x0000
-
-	{	0x000005BA, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_3:RW+:0:11:=0x0280
-	{	0x000005BB, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_3:RW+:0:11:=0x0280
-	{	0x000005BC, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_3:RW+:0:11:=0x0280
-	{	0x000005BD, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_3:RW+:0:11:=0x0280
-	{	0x000005BE, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_3:RW+:0:11:=0x0280
-
-	{	0x000005BF, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_3:RW+:0:10:=0x0000
-	{	0x000005C0, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_3:RW+:0:10:=0x0000
-	{	0x000005C1, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_3:RW+:0:10:=0x0000
-	{	0x000005C2, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_3:RW+:0:10:=0x0000
-	{	0x000005C3, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005C4, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005C5, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005C6, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005C7, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005C8, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005C9, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005CA, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005CB, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005CC, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
-	{	0x000005CD, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_3:RW+:0:10:=0x01d0
-	{	0x000005CE, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_3:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_3:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_3:RW+:0:1:=0x00
-	{	0x000005CF, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_3:RW+:0:11:=0x0200
-//	{	0x000005D0, 0x41315141}, // PHY_DQS_OE_TIMING_3:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_3:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_3:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_3:RW+:0:8:=0x41
-	{	0x000005D0, 0x41415141}, // PHY_DQS_OE_TIMING_3:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_3:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_3:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_3:RW+:0:8:=0x41
-//	{	0x000005D1, 0xC0013150}, // PHY_DQ_IE_TIMING_3:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_3:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_3:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_3:RW+:0:8:=0x50
-	{	0x000005D1, 0xC0014150}, // PHY_DQ_IE_TIMING_3:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_3:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_3:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_3:RW+:0:8:=0x50
-	{	0x000005D2, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
-	{	0x000005D3, 0x0010000C}, // PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
-	{	0x000005D4, 0x0C064208}, // PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
-	{	0x000005D5, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_3:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_3:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_3:RW+:0:5:=0x18
-	{	0x000005D6, 0x01000140}, // PHY_GTLVL_FINAL_STEP_3:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_3:RW+:0:10:=0x0140
-	{	0x000005D7, 0x00000C20}, // PHY_RDLVL_DLY_STEP_3:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_3:RW+:0:8:=0x20
-	{	0x000005D8, 0x00000000}, //
-	{	0x000005D9, 0x00000000}, //
-	{	0x000005DA, 0x00000000}, //
-	{	0x000005DB, 0x00000000}, //
-	{	0x000005DC, 0x00000000}, //
-	{	0x000005DD, 0x00000000}, //
-	{	0x000005DE, 0x00000000}, //
-	{	0x000005DF, 0x00000000}, //
-	{	0x000005E0, 0x00000000}, //
-	{	0x000005E1, 0x00000000}, //
-	{	0x000005E2, 0x00000000}, //
-	{	0x000005E3, 0x00000000}, //
-	{	0x000005E4, 0x00000000}, //
-	{	0x000005E5, 0x00000000}, //
-	{	0x000005E6, 0x00000000}, //
-	{	0x000005E7, 0x00000000}, //
-	{	0x000005E8, 0x00000000}, //
-	{	0x000005E9, 0x00000000}, //
-	{	0x000005EA, 0x00000000}, //
-	{	0x000005EB, 0x00000000}, //
-	{	0x000005EC, 0x00000000}, //
-	{	0x000005ED, 0x00000000}, //
-	{	0x000005EE, 0x00000000}, //
-	{	0x000005EF, 0x00000000}, //
-	{	0x000005F0, 0x00000000}, //
-	{	0x000005F1, 0x00000000}, //
-	{	0x000005F2, 0x00000000}, //
-	{	0x000005F3, 0x00000000}, //
-	{	0x000005F4, 0x00000000}, //
-	{	0x000005F5, 0x00000000}, //
-	{	0x000005F6, 0x00000000}, //
-	{	0x000005F7, 0x00000000}, //
-	{	0x000005F8, 0x00000000}, //
-	{	0x000005F9, 0x00000000}, //
-	{	0x000005FA, 0x00000000}, //
-	{	0x000005FB, 0x00000000}, //
-	{	0x000005FC, 0x00000000}, //
-	{	0x000005FD, 0x00000000}, //
-	{	0x000005FE, 0x00000000}, //
-	{	0x000005FF, 0x00000000}, //
-	{	0x00000600, 0x00000000}, // PHY_ADR3_SW_WRADDR_SHIFT_0:RW+:24:5:=0x00 PHY_ADR2_SW_WRADDR_SHIFT_0:RW+:16:5:=0x00 PHY_ADR1_SW_WRADDR_SHIFT_0:RW+:8:5:=0x00 PHY_ADR0_SW_WRADDR_SHIFT_0:RW+:0:5:=0x00
-	{	0x00000601, 0x00000000}, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_0:RW+:8:5:=0x00 PHY_ADR4_SW_WRADDR_SHIFT_0:RW+:0:5:=0x00
-	{	0x00000602, 0x00000000}, // SC_PHY_ADR_MANUAL_CLEAR_0:WR:8:3:=0x00 PHY_ADR_CLK_BYPASS_OVERRIDE_0:RW:0:1:=0x00
-	{	0x00000603, 0x00000000}, // PHY_ADR_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
-	{	0x00000604, 0x00000000}, // PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0:RW:24:3:=0x00 PHY_ADR_MASTER_DLY_LOCK_OBS_0:RD:8:10:=0x0000 PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0:RW:0:3:=0x00
-	{	0x00000605, 0x00000000}, // PHY_ADR_LPBK_CONTROL_0:RW:24:6:=0x00 PHY_ADR_TSEL_ENABLE_0:RW:16:1:=0x00 SC_PHY_ADR_SNAP_OBS_REGS_0:WR:8:1:=0x00 PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0:RW:0:3:=0x00
-	{	0x00000606, 0x00000002}, // PHY_ADR_IE_MODE_0:RW:16:1:=0x00 PHY_ADR_WRADDR_SHIFT_OBS_0:RD:8:3:=0x00 PHY_ADR_TYPE_0:RW:0:2:=0x02
-	{	0x00000607, 0x00000000}, // PHY_ADR_DDL_MODE_0:RW:0:15:=0x0000
-	{	0x00000608, 0x00000000}, // PHY_ADR_DDL_TEST_OBS_0:RD:0:32:=0x00000000
-	{	0x00000609, 0x00000000}, // PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
-	{	0x0000060A, 0x00400320}, // PHY_ADR_CALVL_COARSE_DLY_0:RW:16:11:=0x0040 PHY_ADR_CALVL_START_0:RW:0:11:=0x0320
-	{	0x0000060B, 0x00000040}, // PHY_ADR_CALVL_QTR_0:RW:0:11:=0x0040
-	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98
-	{	0x0000060D, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000
-	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98
-	{	0x0000060F, 0x01000000}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000
-	{	0x00000610, 0x00020010}, // PHY_ADR_CALVL_RESP_WAIT_CNT_0:RW:24:4:=0x00 PHY_ADR_CALVL_CAPTURE_CNT_0:RW:16:4:=0x02 PHY_ADR_CALVL_NUM_PATTERNS_0:RW:8:2:=0x00 PHY_ADR_CALVL_RANK_CTRL_0:RW:0:5:=0x10
-	{	0x00000611, 0x00000000}, // PHY_ADR_CALVL_OBS_SELECT_0:RW:24:3:=0x00 SC_PHY_ADR_CALVL_ERROR_CLR_0:WR:16:1:=0x00 SC_PHY_ADR_CALVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_ADR_CALVL_DEBUG_MODE_0:RW:0:1:=0x00
-	{	0x00000612, 0x00000000}, // PHY_ADR_CALVL_OBS0_0:RD:0:32:=0x00000000
-	{	0x00000613, 0x00000000}, // PHY_ADR_CALVL_OBS1_0:RD:0:32:=0x00000000
-	{	0x00000614, 0x00002A01}, // PHY_ADR_CALVL_FG_0_0:RW:8:20:=0x00002A PHY_ADR_CALVL_RESULT_0:RW:0:1:=0x01
-	{	0x00000615, 0x00000015}, // PHY_ADR_CALVL_BG_0_0:RW:0:20:=0x000015
-	{	0x00000616, 0x00000015}, // PHY_ADR_CALVL_FG_1_0:RW:0:20:=0x000015
-	{	0x00000617, 0x0000002A}, // PHY_ADR_CALVL_BG_1_0:RW:0:20:=0x00002a
-	{	0x00000618, 0x00000033}, // PHY_ADR_CALVL_FG_2_0:RW:0:20:=0x000033
-	{	0x00000619, 0x0000000C}, // PHY_ADR_CALVL_BG_2_0:RW:0:20:=0x00000c
-	{	0x0000061A, 0x0000000C}, // PHY_ADR_CALVL_FG_3_0:RW:0:20:=0x00000c
-	{	0x0000061B, 0x00000033}, // PHY_ADR_CALVL_BG_3_0:RW:0:20:=0x000033
-	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210
-	{	0x0000061D, 0x003F0000}, // PHY_ADR_SEG_MASK_0:RW:24:6:=0x00 PHY_ADR_BIT_MASK_0:RW:16:6:=0x3f PHY_ADR_LP4_BOOT_SLV_DELAY_0:RW:0:10:=0x0000
-	{	0x0000061E, 0x0000003F}, // PHY_ADR_CALVL_TRAIN_MASK_0:RW:0:6:=0x3f
-//	{	0x0000061F, 0x0003006E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55
-//	{	0x00000620, 0x03000300}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
-//	{	0x00000621, 0x03000300}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
-//	{	0x00000622, 0x00000300}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
-	{	0x0000061F, 0x0002c06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55
-	{	0x00000620, 0x02c002c0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
-	{	0x00000621, 0x02c002c0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
-	{	0x00000622, 0x000002c0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
-	{	0x00000623, 0x42080010}, // PHY_ADR_MASTER_DELAY_WAIT_0:RW+:24:8:=0x42 PHY_ADR_MASTER_DELAY_STEP_0:RW+:16:6:=0x08 PHY_ADR_MASTER_DELAY_START_0:RW+:0:10:=0x0010
-	{	0x00000624, 0x00000003}, // PHY_ADR_CALVL_DLY_STEP_0:RW+:0:4:=0x03
-	{	0x00000625, 0x00000000}, //
-	{	0x00000626, 0x00000000}, //
-	{	0x00000627, 0x00000000}, //
-	{	0x00000628, 0x00000000}, //
-	{	0x00000629, 0x00000000}, //
-	{	0x0000062A, 0x00000000}, //
-	{	0x0000062B, 0x00000000}, //
-	{	0x0000062C, 0x00000000}, //
-	{	0x0000062D, 0x00000000}, //
-	{	0x0000062E, 0x00000000}, //
-	{	0x0000062F, 0x00000000}, //
-	{	0x00000630, 0x00000000}, //
-	{	0x00000631, 0x00000000}, //
-	{	0x00000632, 0x00000000}, //
-	{	0x00000633, 0x00000000}, //
-	{	0x00000634, 0x00000000}, //
-	{	0x00000635, 0x00000000}, //
-	{	0x00000636, 0x00000000}, //
-	{	0x00000637, 0x00000000}, //
-	{	0x00000638, 0x00000000}, //
-	{	0x00000639, 0x00000000}, //
-	{	0x0000063A, 0x00000000}, //
-	{	0x0000063B, 0x00000000}, //
-	{	0x0000063C, 0x00000000}, //
-	{	0x0000063D, 0x00000000}, //
-	{	0x0000063E, 0x00000000}, //
-	{	0x0000063F, 0x00000000}, //
-	{	0x00000640, 0x00000000}, //
-	{	0x00000641, 0x00000000}, //
-	{	0x00000642, 0x00000000}, //
-	{	0x00000643, 0x00000000}, //
-	{	0x00000644, 0x00000000}, //
-	{	0x00000645, 0x00000000}, //
-	{	0x00000646, 0x00000000}, //
-	{	0x00000647, 0x00000000}, //
-	{	0x00000648, 0x00000000}, //
-	{	0x00000649, 0x00000000}, //
-	{	0x0000064A, 0x00000000}, //
-	{	0x0000064B, 0x00000000}, //
-	{	0x0000064C, 0x00000000}, //
-	{	0x0000064D, 0x00000000}, //
-	{	0x0000064E, 0x00000000}, //
-	{	0x0000064F, 0x00000000}, //
-	{	0x00000650, 0x00000000}, //
-	{	0x00000651, 0x00000000}, //
-	{	0x00000652, 0x00000000}, //
-	{	0x00000653, 0x00000000}, //
-	{	0x00000654, 0x00000000}, //
-	{	0x00000655, 0x00000000}, //
-	{	0x00000656, 0x00000000}, //
-	{	0x00000657, 0x00000000}, //
-	{	0x00000658, 0x00000000}, //
-	{	0x00000659, 0x00000000}, //
-	{	0x0000065A, 0x00000000}, //
-	{	0x0000065B, 0x00000000}, //
-	{	0x0000065C, 0x00000000}, //
-	{	0x0000065D, 0x00000000}, //
-	{	0x0000065E, 0x00000000}, //
-	{	0x0000065F, 0x00000000}, //
-	{	0x00000660, 0x00000000}, //
-	{	0x00000661, 0x00000000}, //
-	{	0x00000662, 0x00000000}, //
-	{	0x00000663, 0x00000000}, //
-	{	0x00000664, 0x00000000}, //
-	{	0x00000665, 0x00000000}, //
-	{	0x00000666, 0x00000000}, //
-	{	0x00000667, 0x00000000}, //
-	{	0x00000668, 0x00000000}, //
-	{	0x00000669, 0x00000000}, //
-	{	0x0000066A, 0x00000000}, //
-	{	0x0000066B, 0x00000000}, //
-	{	0x0000066C, 0x00000000}, //
-	{	0x0000066D, 0x00000000}, //
-	{	0x0000066E, 0x00000000}, //
-	{	0x0000066F, 0x00000000}, //
-	{	0x00000670, 0x00000000}, //
-	{	0x00000671, 0x00000000}, //
-	{	0x00000672, 0x00000000}, //
-	{	0x00000673, 0x00000000}, //
-	{	0x00000674, 0x00000000}, //
-	{	0x00000675, 0x00000000}, //
-	{	0x00000676, 0x00000000}, //
-	{	0x00000677, 0x00000000}, //
-	{	0x00000678, 0x00000000}, //
-	{	0x00000679, 0x00000000}, //
-	{	0x0000067A, 0x00000000}, //
-	{	0x0000067B, 0x00000000}, //
-	{	0x0000067C, 0x00000000}, //
-	{	0x0000067D, 0x00000000}, //
-	{	0x0000067E, 0x00000000}, //
-	{	0x0000067F, 0x00000000}, //
-	{	0x00000680, 0x04040404}, // PHY_ADR3_SW_WRADDR_SHIFT_1:RW+:24:5:=0x04 PHY_ADR2_SW_WRADDR_SHIFT_1:RW+:16:5:=0x04 PHY_ADR1_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR0_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
-	{	0x00000681, 0x00000404}, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR4_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
-	{	0x00000682, 0x00000000}, // SC_PHY_ADR_MANUAL_CLEAR_1:WR:8:3:=0x00 PHY_ADR_CLK_BYPASS_OVERRIDE_1:RW:0:1:=0x00
-	{	0x00000683, 0x00000000}, // PHY_ADR_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
-	{	0x00000684, 0x00000000}, // PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1:RW:24:3:=0x00 PHY_ADR_MASTER_DLY_LOCK_OBS_1:RD:8:10:=0x0000 PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1:RW:0:3:=0x00
-	{	0x00000685, 0x00000000}, // PHY_ADR_LPBK_CONTROL_1:RW:24:6:=0x00 PHY_ADR_TSEL_ENABLE_1:RW:16:1:=0x00 SC_PHY_ADR_SNAP_OBS_REGS_1:WR:8:1:=0x00 PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1:RW:0:3:=0x00
-	{	0x00000686, 0x00000002}, // PHY_ADR_IE_MODE_1:RW:16:1:=0x00 PHY_ADR_WRADDR_SHIFT_OBS_1:RD:8:3:=0x00 PHY_ADR_TYPE_1:RW:0:2:=0x02
-	{	0x00000687, 0x00000000}, // PHY_ADR_DDL_MODE_1:RW:0:15:=0x0000
-	{	0x00000688, 0x00000000}, // PHY_ADR_DDL_TEST_OBS_1:RD:0:32:=0x00000000
-	{	0x00000689, 0x00000000}, // PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
-	{	0x0000068A, 0x00400320}, // PHY_ADR_CALVL_COARSE_DLY_1:RW:16:11:=0x0040 PHY_ADR_CALVL_START_1:RW:0:11:=0x0320
-	{	0x0000068B, 0x00000040}, // PHY_ADR_CALVL_QTR_1:RW:0:11:=0x0040
-	{	0x0000068C, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE0_0_1:RW:0:24:=0x000000
-	{	0x0000068D, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE1_0_1:RW:0:24:=0x000000
-	{	0x0000068E, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE0_1_1:RW:0:24:=0x000000
-	{	0x0000068F, 0x01000000}, // PHY_ADR_CALVL_DEVICE_MAP_1:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_1:RW:0:24:=0x000000
-	{	0x00000690, 0x00020010}, // PHY_ADR_CALVL_RESP_WAIT_CNT_1:RW:24:4:=0x00 PHY_ADR_CALVL_CAPTURE_CNT_1:RW:16:4:=0x02 PHY_ADR_CALVL_NUM_PATTERNS_1:RW:8:2:=0x00 PHY_ADR_CALVL_RANK_CTRL_1:RW:0:5:=0x10
-	{	0x00000691, 0x00000000}, // PHY_ADR_CALVL_OBS_SELECT_1:RW:24:3:=0x00 SC_PHY_ADR_CALVL_ERROR_CLR_1:WR:16:1:=0x00 SC_PHY_ADR_CALVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_ADR_CALVL_DEBUG_MODE_1:RW:0:1:=0x00
-	{	0x00000692, 0x00000000}, // PHY_ADR_CALVL_OBS0_1:RD:0:32:=0x00000000
-	{	0x00000693, 0x00000000}, // PHY_ADR_CALVL_OBS1_1:RD:0:32:=0x00000000
-	{	0x00000694, 0x00002A01}, // PHY_ADR_CALVL_FG_0_1:RW:8:20:=0x00002A PHY_ADR_CALVL_RESULT_1:RW:0:1:=0x01
-	{	0x00000695, 0x00000015}, // PHY_ADR_CALVL_BG_0_1:RW:0:20:=0x000015
-	{	0x00000696, 0x00000015}, // PHY_ADR_CALVL_FG_1_1:RW:0:20:=0x000015
-	{	0x00000697, 0x0000002A}, // PHY_ADR_CALVL_BG_1_1:RW:0:20:=0x00002a
-	{	0x00000698, 0x00000033}, // PHY_ADR_CALVL_FG_2_1:RW:0:20:=0x000033
-	{	0x00000699, 0x0000000C}, // PHY_ADR_CALVL_BG_2_1:RW:0:20:=0x00000c
-	{	0x0000069A, 0x0000000C}, // PHY_ADR_CALVL_FG_3_1:RW:0:20:=0x00000c
-	{	0x0000069B, 0x00000033}, // PHY_ADR_CALVL_BG_3_1:RW:0:20:=0x000033
-	{	0x0000069C, 0x00000000}, // PHY_ADR_ADDR_SEL_1:RW:0:24:=0x000000
-	{	0x0000069D, 0x00000000}, // PHY_ADR_SEG_MASK_1:RW:24:6:=0x00 PHY_ADR_BIT_MASK_1:RW:16:6:=0x00 PHY_ADR_LP4_BOOT_SLV_DELAY_1:RW:0:10:=0x0000
-	{	0x0000069E, 0x00000000}, // PHY_ADR_CALVL_TRAIN_MASK_1:RW:0:6:=0x00
-//	{	0x0000069F, 0x0003006E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_1:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_1:RW+:0:8:=0x55
-//	{	0x000006A0, 0x03000300}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
-//	{	0x000006A1, 0x03000300}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
-//	{	0x000006A2, 0x00000300}, // PHY_ADR_SW_MASTER_MODE_1:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
-	{	0x0000069F, 0x0003006E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_1:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_1:RW+:0:8:=0x55
-	{	0x000006A0, 0x03000300}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
-	{	0x000006A1, 0x03000300}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
-	{	0x000006A2, 0x00000300}, // PHY_ADR_SW_MASTER_MODE_1:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
-	{	0x000006A3, 0x42080010}, // PHY_ADR_MASTER_DELAY_WAIT_1:RW+:24:8:=0x42 PHY_ADR_MASTER_DELAY_STEP_1:RW+:16:6:=0x08 PHY_ADR_MASTER_DELAY_START_1:RW+:0:10:=0x0010
-	{	0x000006A4, 0x00000003}, // PHY_ADR_CALVL_DLY_STEP_1:RW+:0:4:=0x03
-	{	0x000006A5, 0x00000000}, //
-	{	0x000006A6, 0x00000000}, //
-	{	0x000006A7, 0x00000000}, //
-	{	0x000006A8, 0x00000000}, //
-	{	0x000006A9, 0x00000000}, //
-	{	0x000006AA, 0x00000000}, //
-	{	0x000006AB, 0x00000000}, //
-	{	0x000006AC, 0x00000000}, //
-	{	0x000006AD, 0x00000000}, //
-	{	0x000006AE, 0x00000000}, //
-	{	0x000006AF, 0x00000000}, //
-	{	0x000006B0, 0x00000000}, //
-	{	0x000006B1, 0x00000000}, //
-	{	0x000006B2, 0x00000000}, //
-	{	0x000006B3, 0x00000000}, //
-	{	0x000006B4, 0x00000000}, //
-	{	0x000006B5, 0x00000000}, //
-	{	0x000006B6, 0x00000000}, //
-	{	0x000006B7, 0x00000000}, //
-	{	0x000006B8, 0x00000000}, //
-	{	0x000006B9, 0x00000000}, //
-	{	0x000006BA, 0x00000000}, //
-	{	0x000006BB, 0x00000000}, //
-	{	0x000006BC, 0x00000000}, //
-	{	0x000006BD, 0x00000000}, //
-	{	0x000006BE, 0x00000000}, //
-	{	0x000006BF, 0x00000000}, //
-	{	0x000006C0, 0x00000000}, //
-	{	0x000006C1, 0x00000000}, //
-	{	0x000006C2, 0x00000000}, //
-	{	0x000006C3, 0x00000000}, //
-	{	0x000006C4, 0x00000000}, //
-	{	0x000006C5, 0x00000000}, //
-	{	0x000006C6, 0x00000000}, //
-	{	0x000006C7, 0x00000000}, //
-	{	0x000006C8, 0x00000000}, //
-	{	0x000006C9, 0x00000000}, //
-	{	0x000006CA, 0x00000000}, //
-	{	0x000006CB, 0x00000000}, //
-	{	0x000006CC, 0x00000000}, //
-	{	0x000006CD, 0x00000000}, //
-	{	0x000006CE, 0x00000000}, //
-	{	0x000006CF, 0x00000000}, //
-	{	0x000006D0, 0x00000000}, //
-	{	0x000006D1, 0x00000000}, //
-	{	0x000006D2, 0x00000000}, //
-	{	0x000006D3, 0x00000000}, //
-	{	0x000006D4, 0x00000000}, //
-	{	0x000006D5, 0x00000000}, //
-	{	0x000006D6, 0x00000000}, //
-	{	0x000006D7, 0x00000000}, //
-	{	0x000006D8, 0x00000000}, //
-	{	0x000006D9, 0x00000000}, //
-	{	0x000006DA, 0x00000000}, //
-	{	0x000006DB, 0x00000000}, //
-	{	0x000006DC, 0x00000000}, //
-	{	0x000006DD, 0x00000000}, //
-	{	0x000006DE, 0x00000000}, //
-	{	0x000006DF, 0x00000000}, //
-	{	0x000006E0, 0x00000000}, //
-	{	0x000006E1, 0x00000000}, //
-	{	0x000006E2, 0x00000000}, //
-	{	0x000006E3, 0x00000000}, //
-	{	0x000006E4, 0x00000000}, //
-	{	0x000006E5, 0x00000000}, //
-	{	0x000006E6, 0x00000000}, //
-	{	0x000006E7, 0x00000000}, //
-	{	0x000006E8, 0x00000000}, //
-	{	0x000006E9, 0x00000000}, //
-	{	0x000006EA, 0x00000000}, //
-	{	0x000006EB, 0x00000000}, //
-	{	0x000006EC, 0x00000000}, //
-	{	0x000006ED, 0x00000000}, //
-	{	0x000006EE, 0x00000000}, //
-	{	0x000006EF, 0x00000000}, //
-	{	0x000006F0, 0x00000000}, //
-	{	0x000006F1, 0x00000000}, //
-	{	0x000006F2, 0x00000000}, //
-	{	0x000006F3, 0x00000000}, //
-	{	0x000006F4, 0x00000000}, //
-	{	0x000006F5, 0x00000000}, //
-	{	0x000006F6, 0x00000000}, //
-	{	0x000006F7, 0x00000000}, //
-	{	0x000006F8, 0x00000000}, //
-	{	0x000006F9, 0x00000000}, //
-	{	0x000006FA, 0x00000000}, //
-	{	0x000006FB, 0x00000000}, //
-	{	0x000006FC, 0x00000000}, //
-	{	0x000006FD, 0x00000000}, //
-	{	0x000006FE, 0x00000000}, //
-	{	0x000006FF, 0x00000000}, //
-	{	0x00000700, 0x00000001}, // PHY_SW_GRP_SHIFT_1:RW+:24:5:=0x00 PHY_SW_GRP_SHIFT_0:RW+:16:5:=0x00 PHY_FREQ_SEL_INDEX:RW:8:2:=0x00 PHY_FREQ_SEL_MULTICAST_EN:RW_D:0:1:=0x01
-	{	0x00000701, 0x00000000}, // PHY_GRP_BYPASS_SLAVE_DELAY:RW:16:11:=0x0000 PHY_SW_GRP_SHIFT_3:RW+:8:5:=0x00 PHY_SW_GRP_SHIFT_2:RW+:0:5:=0x00
-	{	0x00000702, 0x00000005}, // PHY_LP4_BOOT_DISABLE:RW:24:1:=0x01 SC_PHY_MANUAL_UPDATE:WR:16:1:=0x00 PHY_GRP_BYPASS_OVERRIDE:RW:8:1:=0x00 PHY_SW_GRP_BYPASS_SHIFT:RW:0:5:=0x05
-//	{	0x00000702, 0x01000005}, // PHY_LP4_BOOT_DISABLE:RW:24:1:=0x01 SC_PHY_MANUAL_UPDATE:WR:16:1:=0x00 PHY_GRP_BYPASS_OVERRIDE:RW:8:1:=0x00 PHY_SW_GRP_BYPASS_SHIFT:RW:0:5:=0x05
-//	{	0x00000703, 0x04003100}, // PHY_CSLVL_START:RW:16:11:=0x0400 PHY_CSLVL_CS_MAP:RW:8:4:=0x31 PHY_CSLVL_ENABLE:RW:0:1:=0x01
-	{	0x00000703, 0x04000300}, // PHY_CSLVL_START:RW:16:11:=0x0400 PHY_CSLVL_CS_MAP:RW:8:4:=0x31 PHY_CSLVL_ENABLE:RW:0:1:=0x01
-	{	0x00000704, 0x00020040}, // PHY_CSLVL_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_QTR:RW:0:11:=0x0040
-	{	0x00000705, 0x00020055}, // PHY_CSLVL_DEBUG_MODE:RW:24:1:=0x00 PHY_CSLVL_COARSE_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_COARSE_DLY:RW:0:11:=0x0055
-	{	0x00000706, 0x00000000}, // SC_PHY_CSLVL_ERROR_CLR:WR:8:1:=0x00 SC_PHY_CSLVL_DEBUG_CONT:WR:0:1:=0x00
-	{	0x00000707, 0x00000000}, // PHY_CSLVL_OBS0:RD:0:32:=0x00000000
-	{	0x00000708, 0x00000000}, // PHY_CSLVL_OBS1:RD:0:32:=0x00000000
-	{	0x00000709, 0x00000050}, // PHY_GRP_SHIFT_OBS_SELECT:RW:24:5:=0x00 PHY_GRP_SLV_DLY_ENC_OBS_SELECT:RW:8:10:=0x0000 PHY_CALVL_CS_MAP:RW:0:8:=0x50
-	{	0x0000070A, 0x00000000}, // PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE:RW:24:3:=0x00 PHY_GRP_SHIFT_OBS:RD:16:3:=0x00 PHY_GRP_SLV_DLY_ENC_OBS:RD:0:10:=0x0000
-	{	0x0000070B, 0x01010100}, // PHY_LP4_ACTIVE:RW:24:1:=0x01 PHY_ADRCTL_LPDDR:RW:16:1:=0x01 PHY_DFI_PHYUPD_TYPE:RW:8:2:=0x01 PHY_ADRCTL_SNAP_OBS_REGS:WR:0:1:=0x00
-	{	0x0000070C, 0x00000000}, // PHY_CONTINUOUS_CLK_CAL_UPDATE:RW:24:1:=0x00 PHY_UPDATE_CLK_CAL_VALUES:RW:16:1:=0x00 PHY_CALVL_RESULT_MASK:RW:8:2:=0x00 PHY_LPDDR3_CS:RW_D:0:1:=0x00
-	{	0x0000070D, 0x00001102}, // PHY_PLL_CTRL:RW+:0:13:=0x1102
-	{	0x0000070E, 0x00000000}, // PHY_PLL_BYPASS:RW+:0:5:=0x00
-	{	0x0000070F, 0x000F1900}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x00
-//	{	0x0000070F, 0x000F1901}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x01
-	{	0x00000710, 0x0F190F19}, // PHY_PAD_VREF_CTRL_DQ_2:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_1:RW+:0:14:=0x0100
-	{	0x00000711, 0x0F190F19}, // PHY_PAD_VREF_CTRL_AC:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_3:RW+:0:14:=0x0100
-//	{	0x00000712, 0x00030003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03
-//	{	0x00000713, 0x03000300}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300
-//	{	0x00000714, 0x00000300}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300
-	{	0x00000712, 0x0002c003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03
-	{	0x00000713, 0x02c002c0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300
-	{	0x00000714, 0x000002c0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300
-	{	0x00000715, 0x00001102}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02
-//	{	0x00000715, 0x00001b02}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02
-//NG	0x00000715, 0x00001b02, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02	
-//	{	0x00000715, 0x00001302}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02	
-	{	0x00000716, 0x000000FF}, // PHY_PLL_OBS_0:RD:8:16:=0x0000 PHY_PLL_WAIT:RW:0:8:=0x64
-	{	0x00000717, 0x00000000}, // PHY_PLL_OBS_2:RD:16:16:=0x0000 PHY_PLL_OBS_1:RD:0:16:=0x0000
-	{	0x00000718, 0x00000000}, // PHY_PLL_OBS_4:RD:16:16:=0x0000 PHY_PLL_OBS_3:RD:0:16:=0x0000
-//	{	0x00000719, 0x00010503}, // PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
-	{	0x00000719, 0x00000503}, // PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
-	{	0x0000071A, 0x027F6E00}, // PHY_PAD_FDBK_DRIVE:RW+:8:18:=0x000411 PHY_TDFI_PHY_WRDELAY:RW:0:1:=0x00
-	{	0x0000071B, 0x047F027F}, // PHY_PAD_DQS_DRIVE:RW+:16:12:=0x0040 PHY_PAD_DATA_DRIVE:RW+:0:10:=0x0040
-	{	0x0000071C, 0x00027F6E}, // PHY_PAD_ADDR_DRIVE:RW+:0:18:=0x000411 // LPDDR4_EN bit 14 is it needed?
-	{	0x0000071D, 0x00047F6E}, // PHY_PAD_CLK_DRIVE:RW+:0:20:=0x000411
-	{	0x0000071E, 0x00030F68}, // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410 //PVTP = 0x28, PVTN=0x3d, PVTr=0x10
-	{	0x0000071F, 0x00010F68}, // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
-	{	0x00000720, 0x00010F68}, // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
-	{	0x00000721, 0x00010F68}, // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
-	{	0x00000722, 0x00010F68}, // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
-	{	0x00000723, 0x00027F6E}, // PHY_PAD_CKE_DRIVE:RW+:0:18:=0x000411
-	{	0x00000724, 0x00010F68}, // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
-	{	0x00000725, 0x00027F6E}, // PHY_PAD_RST_DRIVE:RW+:0:18:=0x000411
-	{	0x00000726, 0x00010F68}, // PHY_PAD_RST_TERM:RW+:0:18:=0x004410
-	{	0x00000727, 0x00027F6E}, // PHY_PAD_CS_DRIVE:RW+:0:18:=0x000411
-	{	0x00000728, 0x00010F68}, // PHY_PAD_CS_TERM:RW+:0:18:=0x004410
-	{	0x00000729, 0x00000000}, // PHY_ADRCTL_RX_CAL:RW:0:25:=0x00000000
-	{	0x0000072A, 0x00000000}, // PHY_ADRCTL_LP3_RX_CAL:RW:0:25:=0x00000000
-	{	0x0000072B, 0x00000000}, // PHY_TST_CLK_PAD_CTRL:RW:0:32:=0x00000000
-	{	0x0000072C, 0x65000000}, // PHY_CAL_MODE_0:RW:24:8:=0x64 PHY_TST_CLK_PAD_CTRL2:RW:0:23:=0x000000
-	{	0x0000072D, 0x00000000}, // PHY_CAL_START_0:WR:8:1:=0x00 PHY_CAL_CLEAR_0:WR:0:1:=0x00
-	{	0x0000072E, 0x00000000}, // PHY_CAL_INTERVAL_COUNT_0:RW:0:32:=0x00000000
-	{	0x0000072F, 0x00000608}, // PHY_CAL_CLK_SELECT_0:RW:8:3:=0x01 PHY_CAL_SAMPLE_WAIT_0:RW:0:8:=0x08
-	{	0x00000730, 0x00000000}, // PHY_CAL_RESULT_OBS_0:RD:0:24:=0x000000
-	{	0x00000731, 0x00000000}, // PHY_CAL_RESULT2_OBS_0:RD:0:24:=0x000000
-	{	0x00000732, 0x00000000}, // PHY_AC_LPBK_ERR_CLEAR:WR:24:1:=0x00 PHY_ADRCTL_MANUAL_UPDATE:WR:16:1:=0x00 PHY_PAD_ATB_CTRL:RW:0:16:=0x0000
-	{	0x00000733, 0x00000000}, // PHY_AC_LPBK_OBS_SELECT:RW:0:5:=0x00
-	{	0x00000734, 0x00000000}, // PHY_AC_LPBK_ENABLE:RW:0:32:=0x00000000
-	{	0x00000735, 0x00000000}, // PHY_AC_LPBK_CONTROL:RW:0:9:=0x0000
-	{	0x00000736, 0x00000000}, // PHY_AC_LPBK_RESULT_OBS:RD:0:32:=0x00000000
-	{	0x00000737, 0x00000000}, // PHY_AC_CLK_LPBK_CONTROL:RW:24:6:=0x00 PHY_AC_CLK_LPBK_ENABLE:RW:8:16:=0x0000 PHY_AC_CLK_LPBK_OBS_SELECT:RW:0:4:=0x00
-	{	0x00000738, 0x00000000}, // PHY_AC_CLK_LPBK_RESULT_OBS:RD:0:16:=0x0000
-	{	0x00000739, 0x00000000}, // PHY_DDL_AC_ENABLE:RW:0:32:=0x00000000
-	{	0x0000073A, 0x00000000}, // PHY_DDL_AC_MODE:RW:0:11:=0x0000
-};
-
-
-static const uint32_t DDR_PI_suresh[181][2] = 
-{
-
-	{	0x00000200, 0x00000B00}, // PI_VERSION:RD:16:16:=0x0000 PI_DRAM_CLASS:RW:8:4:=0x0b PI_START:RW:0:1:=0x00
-	{	0x00000201, 0x00000100}, // PI_TCMD_GAP:RW:16:16:=0x0000 PI_INIT_LVL_EN:RW:8:1:=0x01 PI_NORMAL_LVL_SEQ:RW:0:1:=0x00
-	{	0x00000202, 0x00000118}, // PI_TDFI_PHYMSTR_MAX_F0:RW:0:32:=0x00000118
-//	{	0x00000202, 0x00006098}, // PI_TDFI_PHYMSTR_MAX_F0:RW:0:32:=0x00006098
-	{	0x00000203, 0x0000008C}, // PI_TDFI_PHYMSTR_RESP_F0:RW:0:16:=0x008c
-//	{	0x00000203, 0x0000304C}, // PI_TDFI_PHYMSTR_RESP_F0:RW:0:16:=0x304c
-	{	0x00000204, 0x00006098}, // PI_TDFI_PHYMSTR_MAX_F1:RW:0:32:=0x00006098
-	{	0x00000205, 0x0000304C}, // PI_TDFI_PHYMSTR_RESP_F1:RW:0:16:=0x304c
-	{	0x00000206, 0x00006098}, // PI_TDFI_PHYMSTR_MAX_F2:RW:0:32:=0x00006098
-	{	0x00000207, 0x008C304C}, // PI_TDFI_PHYUPD_RESP_F0:RW:16:16:=0x008c PI_TDFI_PHYMSTR_RESP_F2:RW:0:16:=0x304c
-//	{	0x00000207, 0x304C304C}, // PI_TDFI_PHYUPD_RESP_F0:RW:16:16:=0x008c PI_TDFI_PHYMSTR_RESP_F2:RW:0:16:=0x304c
-	{	0x00000208, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F0:RW:0:32:=0x00000200
-	{	0x00000209, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F0:RW:0:32:=0x00000200
-	{	0x0000020A, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F0:RW:0:32:=0x00000200
-	{	0x0000020B, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F0:RW:0:32:=0x00000200
-	{	0x0000020C, 0x0000304C}, // PI_TDFI_PHYUPD_RESP_F1:RW:0:16:=0x304c
-	{	0x0000020D, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F1:RW:0:32:=0x00000200
-	{	0x0000020E, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F1:RW:0:32:=0x00000200
-	{	0x0000020F, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F1:RW:0:32:=0x00000200
-	{	0x00000210, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F1:RW:0:32:=0x00000200
-	{	0x00000211, 0x0000304C}, // PI_TDFI_PHYUPD_RESP_F2:RW:0:16:=0x304c
-	{	0x00000212, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F2:RW:0:32:=0x00000200
-	{	0x00000213, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F2:RW:0:32:=0x00000200
-	{	0x00000214, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F2:RW:0:32:=0x00000200
-	{	0x00000215, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F2:RW:0:32:=0x00000200
-	{	0x00000216, 0x00010000}, // PI_EXIT_AFTER_INIT_CALVL:RW_D:16:1:=0x01 PI_CONTROL_ERROR_STATUS:RD:0:9:=0x0000
-//	{	0x00000217, 0x00000005}, // PI_FREQ_MAP:RW:0:32:=0x00000007
-	{	0x00000217, 0x00000003}, // PI_FREQ_MAP:RW:0:32:=0x00000007
-//	{	0x00000218, 0x01000002}, // PI_POWER_ON_SEQ_END_ARRAY:RW:24:8:=0x01 PI_POWER_ON_SEQ_BYPASS_ARRAY:RW:16:8:=0x00 PI_INIT_DFS_CALVL_ONLY:RW:8:1:=0x00 PI_INIT_WORK_FREQ:RW:0:5:=0x01
-	{	0x00000218, 0x01000001}, // PI_POWER_ON_SEQ_END_ARRAY:RW:24:8:=0x01 PI_POWER_ON_SEQ_BYPASS_ARRAY:RW:16:8:=0x00 PI_INIT_DFS_CALVL_ONLY:RW:8:1:=0x00 PI_INIT_WORK_FREQ:RW:0:5:=0x01
-	{	0x00000219, 0x00000000}, // PI_SEQ1_PAT:RW:0:28:=0x00000000
-	{	0x0000021A, 0x00000000}, // PI_SEQ1_PAT_MASK:RW:0:28:=0x00000000
-	{	0x0000021B, 0x00000000}, // PI_SEQ2_PAT:RW:0:28:=0x00000000
-	{	0x0000021C, 0x00000000}, // PI_SEQ2_PAT_MASK:RW:0:28:=0x00000000
-	{	0x0000021D, 0x00000000}, // PI_SEQ3_PAT:RW:0:28:=0x00000000
-	{	0x0000021E, 0x00000000}, // PI_SEQ3_PAT_MASK:RW:0:28:=0x00000000
-	{	0x0000021F, 0x00000000}, // PI_SEQ4_PAT:RW:0:28:=0x00000000
-	{	0x00000220, 0x00000000}, // PI_SEQ4_PAT_MASK:RW:0:28:=0x00000000
-	{	0x00000221, 0x00000000}, // PI_SEQ5_PAT:RW:0:28:=0x00000000
-	{	0x00000222, 0x00000000}, // PI_SEQ5_PAT_MASK:RW:0:28:=0x00000000
-	{	0x00000223, 0x00000000}, // PI_SEQ6_PAT:RW:0:28:=0x00000000
-	{	0x00000224, 0x00000000}, // PI_SEQ6_PAT_MASK:RW:0:28:=0x00000000
-	{	0x00000225, 0x00000000}, // PI_SEQ7_PAT:RW:0:28:=0x00000000
-	{	0x00000226, 0x00000000}, // PI_SEQ7_PAT_MASK:RW:0:28:=0x00000000
-	{	0x00000227, 0x00000000}, // PI_SEQ8_PAT:RW:0:28:=0x00000000
-	{	0x00000228, 0x00000000}, // PI_SEQ8_PAT_MASK:RW:0:28:=0x00000000
-//	{	0x00000229, 0x0f000101}, // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_WDT_DISABLE:RW_D:0:1:=0x01
-//	{	0x00000229, 0x01000101}, // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_WDT_DISABLE:RW_D:0:1:=0x01
-	{	0x00000229, 0x05000101}, // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_WDT_DISABLE:RW_D:0:1:=0x01
-	{	0x0000022A, 0x08494925}, // PI_TMRR:RW:24:4:=0x08 PI_TDELAY_RDWR_2_BUS_IDLE_F2:RW:16:8:=0x49 PI_TDELAY_RDWR_2_BUS_IDLE_F1:RW:8:8:=0x49 PI_TDELAY_RDWR_2_BUS_IDLE_F0:RW:0:8:=0x25
-/*--150819
-	{	0x0000022B, 0x380E0C04}, // PI_CASLAT_LIN_F1:RW:24:7:=0x38 PI_WRLAT_F1:RW:16:6:=0x0e PI_CASLAT_LIN_F0:RW:8:7:=0x0c PI_WRLAT_F0:RW:0:6:=0x04
-	{	0x0000022C, 0x0002500E}, // PI_AREFRESH:WR:24:1:=0x00 PI_PREAMBLE_SUPPORT:RW:16:2:=0x02 PI_CASLAT_LIN_F2:RW:8:7:=0x38 PI_WRLAT_F2:RW:0:6:=0x0e
-*/
-//150819->
-	{	0x0000022B, (PI_CASLAT_LIN<<24)|(PI_WRLAT<<16)|(PI_CASLAT_LIN<<8)|(PI_WRLAT<<0)}, // PI_CASLAT_LIN_F1:RW:24:7:=0x38 PI_WRLAT_F1:RW:16:6:=0x0e PI_CASLAT_LIN_F0:RW:8:7:=0x0c PI_WRLAT_F0:RW:0:6:=0x04
-	{	0x0000022C, 0x00020000|(PI_CASLAT_LIN<<8)|(PI_WRLAT<<0)}, // PI_AREFRESH:WR:24:1:=0x00 PI_PREAMBLE_SUPPORT:RW:16:2:=0x02 PI_CASLAT_LIN_F2:RW:8:7:=0x38 PI_WRLAT_F2:RW:0:6:=0x0e
-//<-
-	{	0x0000022D, 0x00460003}, // PI_TREF_F0:RW:16:16:=0x0046 PI_TRFC_F0:RW:0:10:=0x0003
-	{	0x0000022E, 0x182600CF}, // PI_TREF_F1:RW:16:16:=0x1826 PI_TRFC_F1:RW:0:10:=0x00cf
-	{	0x0000022F, 0x182600CF}, // PI_TREF_F2:RW:16:16:=0x1826 PI_TRFC_F2:RW:0:10:=0x00cf
-	{	0x00000230, 0x00000005}, // PI_SWLVL_OP_DONE:RD:24:1:=0x00 PI_SWLVL_LOAD:WR:16:1:=0x00 PI_TREF_INTERVAL:RW:0:16:=0x0005
-	{	0x00000231, 0x00000000}, // PI_SW_WRLVL_RESP_3:RD:24:1:=0x00 PI_SW_WRLVL_RESP_2:RD:16:1:=0x00 PI_SW_WRLVL_RESP_1:RD:8:1:=0x00 PI_SW_WRLVL_RESP_0:RD:0:1:=0x00
-	{	0x00000232, 0x00000000}, // PI_SW_RDLVL_RESP_3:RD:24:2:=0x00 PI_SW_RDLVL_RESP_2:RD:16:2:=0x00 PI_SW_RDLVL_RESP_1:RD:8:2:=0x00 PI_SW_RDLVL_RESP_0:RD:0:2:=0x00
-	{	0x00000233, 0x00000000}, // PI_SWLVL_EXIT:WR:24:1:=0x00 PI_SWLVL_START:WR:16:1:=0x00 PI_SW_LEVELING_MODE:RW:8:3:=0x00 PI_SW_CALVL_RESP_0:RD:0:2:=0x00
-	{	0x00000234, 0x00000000}, // PI_SWLVL_WR_SLICE_1:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_0:RD:16:2:=0x00 PI_SWLVL_RD_SLICE_0:WR:8:1:=0x00 PI_SWLVL_WR_SLICE_0:WR:0:1:=0x00
-	{	0x00000235, 0x00000000}, // PI_SWLVL_RD_SLICE_2:WR:24:1:=0x00 PI_SWLVL_WR_SLICE_2:WR:16:1:=0x00 PI_SW_WDQLVL_RESP_1:RD:8:2:=0x00 PI_SWLVL_RD_SLICE_1:WR:0:1:=0x00
-	{	0x00000236, 0x00000000}, // PI_SW_WDQLVL_RESP_3:RD:24:2:=0x00 PI_SWLVL_RD_SLICE_3:WR:16:1:=0x00 PI_SWLVL_WR_SLICE_3:WR:8:1:=0x00 PI_SW_WDQLVL_RESP_2:RD:0:2:=0x00
-	{	0x00000237, 0x00000000}, // PI_SWLVL_SM2_RD:WR:24:1:=0x00 PI_SWLVL_SM2_WR:WR:16:1:=0x00 PI_SWLVL_SM2_START:WR:8:1:=0x00 PI_SW_WDQLVL_VREF:RW:0:7:=0x00
-	{	0x00000238, 0x01000000}, // PI_16BIT_DRAM_CONNECT:RW_D:24:1:=0x01 PI_SRE_PERIOD_EN:RW:16:1:=0x00 PI_DFS_PERIOD_EN:RW:8:1:=0x00 PI_SEQUENTIAL_LVL_REQ:WR:0:1:=0x00
-	{	0x00000239, 0x00040404}, // PI_WRLVL_REQ:WR:24:1:=0x00 PI_TDFI_CTRL_DELAY_F2:RW_D:16:4:=0x04 PI_TDFI_CTRL_DELAY_F1:RW_D:8:4:=0x04 PI_TDFI_CTRL_DELAY_F0:RW_D:0:4:=0x04
-	{	0x0000023A, 0x01280A00}, // PI_WRLVL_EN:RW:24:2:=0x01 PI_WLMRD:RW:16:6:=0x28 PI_WLDQSEN:RW:8:6:=0x0a PI_WRLVL_CS:RW:0:2:=0x00
-	{	0x0000023B, 0x00000000}, // PI_WRLVL_ON_SREF_EXIT:RW:24:1:=0x00 PI_WRLVL_PERIODIC:RW:16:1:=0x00 PI_WRLVL_INTERVAL:RW:0:16:=0x0000
-//	{	0x0000023C, 0x00030000}, // PI_WRLVL_ERROR_STATUS:RD:24:2:=0x00 PI_WRLVL_CS_MAP:RW:16:4:=0x03 PI_WRLVL_ROTATE:RW:8:1:=0x00 PI_WRLVL_RESP_MASK:RW:0:4:=0x00
-	{	0x0000023C, 0x00010000}, // PI_WRLVL_ERROR_STATUS:RD:24:2:=0x00 PI_WRLVL_CS_MAP:RW:16:4:=0x03 PI_WRLVL_ROTATE:RW:8:1:=0x00 PI_WRLVL_RESP_MASK:RW:0:4:=0x00
-	{	0x0000023D, 0x00001440}, // PI_TDFI_WRLVL_WW:RW:8:10:=0x0014 PI_TDFI_WRLVL_EN:RW:0:8:=0x03
-	{	0x0000023E, 0x00000000}, // PI_TDFI_WRLVL_RESP:RW:0:32:=0x00000000
-	{	0x0000023F, 0x00000000}, // PI_TDFI_WRLVL_MAX:RW:0:32:=0x00000000
-	{	0x00000240, 0x00060102}, // PI_TODTL_2CMD_F0:RW:24:8:=0x00 PI_WRLVL_EN_DEASSERT_2_MRR:RW:16:5:=0x06 PI_WRLVL_MRR_DQ_RETURN_HIZ:RW:8:1:=0x01 PI_WRLVL_STROBE_NUM:RW:0:5:=0x02
-	{	0x00000241, 0x00010001}, // PI_TODTL_2CMD_F2:RW:24:8:=0x00 PI_ODT_EN_F1:RW:16:1:=0x01 PI_TODTL_2CMD_F1:RW:8:8:=0x00 PI_ODT_EN_F0:RW:0:1:=0x01
-	{	0x00000242, 0x01000101}, // PI_ODT_RD_MAP_CS0:RW:24:4:=0x01 PI_TODTH_RD:RW:16:4:=0x00 PI_TODTH_WR:RW:8:4:=0x01 PI_ODT_EN_F2:RW:0:1:=0x01
-	{	0x00000243, 0x04020201}, // PI_ODT_RD_MAP_CS2:RW:24:4:=0x04 PI_ODT_WR_MAP_CS1:RW:16:4:=0x02 PI_ODT_RD_MAP_CS1:RW:8:4:=0x02 PI_ODT_WR_MAP_CS0:RW:0:4:=0x01
-	{	0x00000244, 0x00080804}, // PI_EN_ODT_ASSERT_EXCEPT_RD:RW:24:1:=0x00 PI_ODT_WR_MAP_CS3:RW:16:4:=0x08 PI_ODT_RD_MAP_CS3:RW:8:4:=0x08 PI_ODT_WR_MAP_CS2:RW:0:4:=0x04
-	{	0x00000245, 0x00000000}, // PI_TODTON_MIN_F1:RW:24:4:=0x00 PI_ODTLON_F1:RW:16:4:=0x00 PI_TODTON_MIN_F0:RW:8:4:=0x00 PI_ODTLON_F0:RW:0:4:=0x00
-	{	0x00000246, 0x08030000}, // PI_WR_TO_ODTH_F1:RW:24:6:=0x08 PI_WR_TO_ODTH_F0:RW:16:6:=0x03 PI_TODTON_MIN_F2:RW:8:4:=0x00 PI_ODTLON_F2:RW:0:4:=0x00
-	{	0x00000247, 0x15150408}, // PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
-	{	0x00000248, 0x00000000}, // PI_RDLVL_SEQ_EN:RW:24:4:=0x00 PI_RDLVL_CS:RW:16:2:=0x00 PI_RDLVL_GATE_REQ:WR:8:1:=0x00 PI_RDLVL_REQ:WR:0:1:=0x00
-	{	0x00000249, 0x00000000}, // PI_RDLVL_GATE_PERIODIC:RW:24:1:=0x00 PI_RDLVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_RDLVL_PERIODIC:RW:8:1:=0x00 PI_RDLVL_GATE_SEQ_EN:RW:0:4:=0x00
-	{	0x0000024A, 0x00000000}, // PI_RDLVL_GATE_ROTATE:RW:24:1:=0x00 PI_RDLVL_ROTATE:RW:16:1:=0x00 RESERVED:RW:8:1:=0x00 PI_RDLVL_GATE_ON_SREF_EXIT:RW:0:1:=0x00
-//	{	0x0000024B, 0x001E0303}, // PI_TDFI_RDLVL_RR:RW:16:10:=0x001e PI_RDLVL_GATE_CS_MAP:RW:8:4:=0x03 PI_RDLVL_CS_MAP:RW:0:4:=0x03
-	{	0x0000024B, 0x001E0101}, // PI_TDFI_RDLVL_RR:RW:16:10:=0x001e PI_RDLVL_GATE_CS_MAP:RW:8:4:=0x03 PI_RDLVL_CS_MAP:RW:0:4:=0x03
-	{	0x0000024C, 0x00000000}, // PI_TDFI_RDLVL_RESP:RW:0:32:=0x00000000
-//	{	0x0000024D, 0x01010300}, // PI_RDLVL_GATE_EN:RW:24:2:=0x01 PI_RDLVL_EN:RW:16:2:=0x01 PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
-//	{	0x0000024D, 0x01000300}, // PI_RDLVL_GATE_EN:RW:24:2:=0x01 PI_RDLVL_EN:RW:16:2:=0x01 PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
-	{	0x0000024D, 0x01000100}, // PI_RDLVL_GATE_EN:RW:24:2:=0x01 PI_RDLVL_EN:RW:16:2:=0x01 PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
-	{	0x0000024E, 0x00000000}, // PI_TDFI_RDLVL_MAX:RW:0:32:=0x00000000
-	{	0x0000024F, 0x00000000}, // PI_RDLVL_INTERVAL:RW:8:16:=0x0000 PI_RDLVL_ERROR_STATUS:RD:0:2:=0x00
-	{	0x00000250, 0x01000000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-	{	0x00000251, 0x00010101}, // PI_REG_DIMM_ENABLE:RW:24:1:=0x00 PI_RD_PREAMBLE_TRAINING_EN:RW:16:1:=0x01 PI_RDLVL_GATE_STROBE_NUM:RW:8:5:=0x01 PI_RDLVL_STROBE_NUM:RW:0:5:=0x01
-/*--150819
-	{	0x00000252, 0x000E0E05}, // PI_TDFI_RDDATA_EN:RD:24:7:=0x00 PI_RDLAT_ADJ_F2:RW:16:7:=0x0e PI_RDLAT_ADJ_F1:RW:8:7:=0x0e PI_RDLAT_ADJ_F0:RW:0:7:=0x05
-	{	0x00000253, 0x000C0C02}, // PI_TDFI_PHY_WRLAT:RD:24:7:=0x00 PI_WRLAT_ADJ_F2:RW:16:7:=0x0c PI_WRLAT_ADJ_F1:RW:8:7:=0x0c PI_WRLAT_ADJ_F0:RW:0:7:=0x02
-*/
-//150819->
-	{	0x00000252, (PI_RDLAT_ADJ<<16)|(PI_RDLAT_ADJ<<8)|(PI_RDLAT_ADJ<<0)}, // PI_TDFI_RDDATA_EN:RD:24:7:=0x00 PI_RDLAT_ADJ_F2:RW:16:7:=0x0e PI_RDLAT_ADJ_F1:RW:8:7:=0x0e PI_RDLAT_ADJ_F0:RW:0:7:=0x05
-	{	0x00000253, (PI_WRLAT_ADJ<<16)|(PI_WRLAT_ADJ<<8)|(PI_WRLAT_ADJ<<0)}, // PI_TDFI_PHY_WRLAT:RD:24:7:=0x00 PI_WRLAT_ADJ_F2:RW:16:7:=0x0c PI_WRLAT_ADJ_F1:RW:8:7:=0x0c PI_WRLAT_ADJ_F0:RW:0:7:=0x02
-//<-
-	{	0x00000254, 0x02060601}, // PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
-	{	0x00000255, 0x00000000}, // RESERVED:RW:24:4:=0x00 RESERVED:RW:16:1:=0x00 PI_CALVL_CS:RW:8:2:=0x00 PI_CALVL_REQ:WR:0:1:=0x00
-	{	0x00000256, 0x00000003}, // PI_CALVL_ROTATE:RW:24:1:=0x00 PI_CALVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_CALVL_PERIODIC:RW:8:1:=0x00 PI_CALVL_SEQ_EN:RW:0:2:=0x03
-//	{	0x00000257, 0x00181703}, // PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
-	{	0x00000257, 0x00181701}, // PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
-	{	0x00000258, 0x00280006}, // PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x0006
-	{	0x00000259, 0x00280016}, // PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x0016
-	{	0x0000025A, 0x00000016}, // PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
-	{	0x0000025B, 0x00000000}, // PI_TDFI_CALVL_RESP:RW:0:32:=0x00000000
-	{	0x0000025C, 0x00000000}, // PI_TDFI_CALVL_MAX:RW:0:32:=0x00000000
-	{	0x0000025D, 0x00000000}, // PI_CALVL_ERROR_STATUS:RD:16:2:=0x00 PI_CALVL_EN:RW:8:2:=0x01 PI_CALVL_RESP_MASK:RW:0:1:=0x00
-	{	0x0000025E, 0x140A0000}, // PI_TCAMRD:RW:24:6:=0x14 PI_TCACKEL:RW:16:5:=0x0a PI_CALVL_INTERVAL:RW:0:16:=0x0000
-	{	0x0000025F, 0x00FF010A}, // PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
-	{	0x00000260, 0x03018D03}, // PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
-	{	0x00000261, 0x000A018D}, // PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
-	{	0x00000262, 0x00060100}, // PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
-	{	0x00000263, 0x01000006}, // PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
-	{	0x00000264, 0x018E018E}, // PI_TVREF_LONG_F1:RW:16:10:=0x018e PI_TVREF_SHORT_F1:RW:0:10:=0x018e
-	{	0x00000265, 0x018E0100}, // PI_TVREF_SHORT_F2:RW:16:10:=0x018e PI_TDFI_CASEL_F2:RW:8:5:=0x01 PI_TDFI_CACSCA_F2:RW:0:5:=0x00
-	{	0x00000266, 0x0F0F018E}, // PI_CALVL_VREF_INITIAL_STOP_POINT:RW:24:7:=0x1e PI_CALVL_VREF_INITIAL_START_POINT:RW:16:7:=0x1a PI_TVREF_LONG_F2:RW:0:10:=0x018e
-	{	0x00000267, 0x10010204}, // PI_TDFI_INIT_START_MIN:RW:24:8:=0x10 PI_CALVL_VREF_DELTA:RW:16:4:=0x01 PI_CALVL_VREF_NORMAL_STEPSIZE:RW:8:4:=0x02 PI_CALVL_VREF_INITIAL_STEPSIZE:RW:0:4:=0x04
-	{	0x00000268, 0x09090605}, // PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
-//	{	0x00000268, 0x090906ff}, // PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
-	{	0x00000269, 0x20000202}, // PI_TDFI_INIT_START_F0:RW:24:8:=0x20 PI_SW_CA_TRAIN_VREF:RW:16:7:=0x00 PI_CALVL_STROBE_NUM:RW:8:5:=0x02 PI_TCKCKEH:RW:0:4:=0x02
-	{	0x0000026A, 0x00201000}, // PI_TDFI_INIT_START_F1:RW:16:8:=0x20 PI_TDFI_INIT_COMPLETE_F0:RW:0:16:=0x1000
-	{	0x0000026B, 0x00201000}, // PI_TDFI_INIT_START_F2:RW:16:8:=0x20 PI_TDFI_INIT_COMPLETE_F1:RW:0:16:=0x1000
-	{	0x0000026C, 0x04041000}, // PI_INIT_STARTORCOMPLETE_2_CLKDISABLE:RW:24:8:=0x04 PI_CLKDISABLE_2_INIT_START:RW:16:8:=0x04 PI_TDFI_INIT_COMPLETE_F2:RW:0:16:=0x1000
-	{	0x0000026D, 0x18020100}, // PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
-	{	0x0000026E, 0x00010118}, // PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
-	{	0x0000026F, 0x004B004A}, // PI_TDFI_WDQLVL_RW:RW:16:10:=0x004b PI_TDFI_WDQLVL_WR:RW:0:10:=0x004a
-//	{	0x00000270, 0x0F010000}, // PI_WDQLVL_VREF_INITIAL_START_POINT:RW:24:7:=0x1a PI_WDQLVL_CS_MAP:RW:16:4:=0x01 PI_WDQLVL_ROTATE:RW:8:1:=0x00 PI_WDQLVL_RESP_MASK:RW:0:4:=0x00
-	{	0x00000270, 0x0F050000}, // PI_WDQLVL_VREF_INITIAL_START_POINT:RW:24:7:=0x1a PI_WDQLVL_CS_MAP:RW:16:4:=0x01 PI_WDQLVL_ROTATE:RW:8:1:=0x00 PI_WDQLVL_RESP_MASK:RW:0:4:=0x00
-	{	0x00000271, 0x0102040F}, // PI_WDQLVL_VREF_DELTA:RW:24:4:=0x01 PI_WDQLVL_VREF_NORMAL_STEPSIZE:RW:16:5:=0x02 PI_WDQLVL_VREF_INITIAL_STEPSIZE:RW:8:5:=0x04 PI_WDQLVL_VREF_INITIAL_STOP_POINT:RW:0:7:=0x1e
-	{	0x00000272, 0x34000000}, // PI_TDFI_WDQLVL_EN:RW:24:8:=0x34 PI_WDQLVL_CS:RW:16:2:=0x00 PI_WDQLVL_REQ:WR:8:1:=0x00 PI_WDQLVL_PERIODIC:RW:0:1:=0x00
-	{	0x00000273, 0x00000000}, // PI_TDFI_WDQLVL_RESP:RW:0:32:=0x00000000
-	{	0x00000274, 0x00000000}, // PI_TDFI_WDQLVL_MAX:RW:0:32:=0x00000000
-	{	0x00000275, 0x00010000}, // PI_WDQLVL_ON_SREF_EXIT:RW:24:1:=0x00 PI_WDQLVL_EN:RW:16:2:=0x01 PI_WDQLVL_INTERVAL:RW:0:16:=0x0000
-
-// 150819 :
-	{	0x00000276, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|0x00}, // PI_MR3_DATA_F0_0:RW+:24:8:=0x31 PI_MR2_DATA_F0_0:RW+:16:8:=0x00 PI_MR1_DATA_F0_0:RW+:8:8:=0x00 PI_WDQLVL_ERROR_STATUS:RD:0:2:=0x00
-	{	0x00000277, (PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR1_DATA_F1_0:RW+:24:8:=0x50 PI_MR14_DATA_F0_0:RW+:16:8:=0x11 PI_MR12_DATA_F0_0:RW+:8:8:=0x11 PI_MR11_DATA_F0_0:RW+:0:8:=0x00
-	{	0x00000278, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F1_0:RW+:24:8:=0x11 PI_MR11_DATA_F1_0:RW+:16:8:=0x00 PI_MR3_DATA_F1_0:RW+:8:8:=0x31 PI_MR2_DATA_F1_0:RW+:0:8:=0x2d
-	{	0x00000279, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|(PI_MR14<<0)}, // PI_MR3_DATA_F2_0:RW+:24:8:=0x31 PI_MR2_DATA_F2_0:RW+:16:8:=0x2d PI_MR1_DATA_F2_0:RW+:8:8:=0x50 PI_MR14_DATA_F1_0:RW+:0:8:=0x11
-	{	0x0000027A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR13_DATA_0:RW+:24:8:=0x00 PI_MR14_DATA_F2_0:RW+:16:8:=0x11 PI_MR12_DATA_F2_0:RW+:8:8:=0x11 PI_MR11_DATA_F2_0:RW+:0:8:=0x00
-	{	0x0000027B, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F0_1:RW+:24:8:=0x00 PI_MR3_DATA_F0_1:RW+:16:8:=0x31 PI_MR2_DATA_F0_1:RW+:8:8:=0x00 PI_MR1_DATA_F0_1:RW+:0:8:=0x00
-	{	0x0000027C, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR2_DATA_F1_1:RW+:24:8:=0x2d PI_MR1_DATA_F1_1:RW+:16:8:=0x50 PI_MR14_DATA_F0_1:RW+:8:8:=0x11 PI_MR12_DATA_F0_1:RW+:0:8:=0x11
-	{	0x0000027D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F1_1:RW+:24:8:=0x11 PI_MR12_DATA_F1_1:RW+:16:8:=0x11 PI_MR11_DATA_F1_1:RW+:8:8:=0x00 PI_MR3_DATA_F1_1:RW+:0:8:=0x31
-	{	0x0000027E, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F2_1:RW+:24:8:=0x00 PI_MR3_DATA_F2_1:RW+:16:8:=0x31 PI_MR2_DATA_F2_1:RW+:8:8:=0x2d PI_MR1_DATA_F2_1:RW+:0:8:=0x50
-	{	0x0000027F, (PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR1_DATA_F0_2:RW+:24:8:=0x00 PI_MR13_DATA_1:RW+:16:8:=0x00 PI_MR14_DATA_F2_1:RW+:8:8:=0x11 PI_MR12_DATA_F2_1:RW+:0:8:=0x11
-	{	0x00000280, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F0_2:RW+:24:8:=0x11 PI_MR11_DATA_F0_2:RW+:16:8:=0x00 PI_MR3_DATA_F0_2:RW+:8:8:=0x31 PI_MR2_DATA_F0_2:RW+:0:8:=0x00
-	{	0x00000281, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|(PI_MR14<<0)}, // PI_MR3_DATA_F1_2:RW+:24:8:=0x31 PI_MR2_DATA_F1_2:RW+:16:8:=0x2d PI_MR1_DATA_F1_2:RW+:8:8:=0x50 PI_MR14_DATA_F0_2:RW+:0:8:=0x11
-	{	0x00000282, (PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR1_DATA_F2_2:RW+:24:8:=0x50 PI_MR14_DATA_F1_2:RW+:16:8:=0x11 PI_MR12_DATA_F1_2:RW+:8:8:=0x11 PI_MR11_DATA_F1_2:RW+:0:8:=0x00
-	{	0x00000283, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F2_2:RW+:24:8:=0x11 PI_MR11_DATA_F2_2:RW+:16:8:=0x00 PI_MR3_DATA_F2_2:RW+:8:8:=0x31 PI_MR2_DATA_F2_2:RW+:0:8:=0x2d
-	{	0x00000284, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0)}, // PI_MR2_DATA_F0_3:RW+:24:8:=0x00 PI_MR1_DATA_F0_3:RW+:16:8:=0x00 PI_MR13_DATA_2:RW+:8:8:=0x00 PI_MR14_DATA_F2_2:RW+:0:8:=0x11
-	{	0x00000285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F0_3:RW+:24:8:=0x11 PI_MR12_DATA_F0_3:RW+:16:8:=0x11 PI_MR11_DATA_F0_3:RW+:8:8:=0x00 PI_MR3_DATA_F0_3:RW+:0:8:=0x31
-	{	0x00000286, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F1_3:RW+:24:8:=0x00 PI_MR3_DATA_F1_3:RW+:16:8:=0x31 PI_MR2_DATA_F1_3:RW+:8:8:=0x2d PI_MR1_DATA_F1_3:RW+:0:8:=0x50
-	{	0x00000287, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR2_DATA_F2_3:RW+:24:8:=0x2d PI_MR1_DATA_F2_3:RW+:16:8:=0x50 PI_MR14_DATA_F1_3:RW+:8:8:=0x11 PI_MR12_DATA_F1_3:RW+:0:8:=0x11
-	{	0x00000288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F2_3:RW+:24:8:=0x11 PI_MR12_DATA_F2_3:RW+:16:8:=0x11 PI_MR11_DATA_F2_3:RW+:8:8:=0x00 PI_MR3_DATA_F2_3:RW+:0:8:=0x31
-	{	0x00000289, 0x00020000                              |(PI_MR13<<0)}, // PI_ROW_DIFF:RW:16:3:=0x02 PI_BANK_DIFF:RW:8:2:=0x00 PI_MR13_DATA_3:RW+:0:8:=0x00
-
-//150819-> //F0-F2 have same value
-	{	0x0000028A, (PI_TFC<<16)|(PI_TFC<<0)}, // PI_TFC_F1:RW:16:10:=0x018d PI_TFC_F0:RW:0:10:=0x0005
-	{	0x0000028B, (PI_TRTP<<24)|(PI_TCCD<<16)|(PI_TFC<<0)}, // PI_TRTP_F0:RW:24:4:=0x08 PI_TCCD:RW:16:5:=0x08 PI_TFC_F2:RW:0:10:=0x018d
-	{	0x0000028C, (PI_TWR<<24) |(PI_TWTR<<16)|(PI_TRCD<<8)|(PI_TRP<<0)}, // PI_TWR_F0:RW:24:6:=0x04 PI_TWTR_F0:RW:16:6:=0x06 PI_TRCD_F0:RW:8:8:=0x04 PI_TRP_F0:RW:0:8:=0x03
-	{	0x0000028D, (PI_TRAS_MIN<<24)|(PI_TRAS_MAX<<0)}, // PI_TRAS_MIN_F0:RW:24:8:=0x03 PI_TRAS_MAX_F0:RW:0:17:=0x000578
-	{	0x0000028E, (PI_TMRW<<24) | (PI_TMRD<<16)|(PI_TCCDMW<<8)|(PI_TDQSCK_MAX<<0)}, // PI_TMRW_F0:RW:24:8:=0x0a PI_TMRD_F0:RW:16:6:=0x0a PI_TCCDMW_F0:RW:8:6:=0x20 PI_TDQSCK_MAX_F0:RW:0:4:=0x01
-	{	0x0000028F, (PI_TWTR<<24) | (PI_TRCD<<16)|(PI_TRP<<8)   |(PI_TRTP<<0)}, // PI_TWTR_F1:RW:24:6:=0x12 PI_TRCD_F1:RW:16:8:=0x1d PI_TRP_F1:RW:8:8:=0x22 PI_TRTP_F1:RW:0:4:=0x0c
-	{	0x00000290, (PI_TRAS_MAX<<8) | (PI_TWR<<0)}, // PI_TRAS_MAX_F1:RW:8:17:=0x01b207 PI_TWR_F1:RW:0:6:=0x1f
-	{	0x00000291, (PI_TMRD<<24) | (PI_TCCDMW<<16) | (PI_TDQSCK_MAX<<8)|(PI_TRAS_MIN<<0)}, // PI_TMRD_F1:RW:24:6:=0x17 PI_TCCDMW_F1:RW:16:6:=0x20 PI_TDQSCK_MAX_F1:RW:8:4:=0x06 PI_TRAS_MIN_F1:RW:0:8:=0x43
-	{	0x00000292, (PI_TRCD<<24) | (PI_TRP<<16) | (PI_TRTP<<8)|(PI_TMRW<<0)}, // PI_TRCD_F2:RW:24:8:=0x1d PI_TRP_F2:RW:16:8:=0x22 PI_TRTP_F2:RW:8:4:=0x0c PI_TMRW_F1:RW:0:8:=0x0a
-	{	0x00000293, (PI_TWR<<8)|(PI_TWTR<<0)}, // PI_TWR_F2:RW:8:6:=0x1f PI_TWTR_F2:RW:0:6:=0x12
-	{	0x00000294, (PI_TRAS_MIN<<24)|(PI_TRAS_MAX<<0)}, // PI_TRAS_MIN_F2:RW:24:8:=0x43 PI_TRAS_MAX_F2:RW:0:17:=0x01b207
-	{	0x00000295, (PI_TMRW<<24) | (PI_TMRD<<16)|(PI_TCCDMW<<8)|(PI_TDQSCK_MAX<<0)}, // PI_TMRW_F2:RW:24:8:=0x0a PI_TMRD_F2:RW:16:6:=0x17 PI_TCCDMW_F2:RW:8:6:=0x20 PI_TDQSCK_MAX_F2:RW:0:4:=0x06	
-//<-
-	{	0x00000296, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
-	{	0x00000297, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
-	{	0x00000298, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
-	{	0x00000299, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
-	{	0x0000029A, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
-	{	0x0000029B, 0x00000000}, // PI_INT_STATUS:RD:0:17:=0x000000
-	{	0x0000029C, 0x00000000}, // PI_INT_ACK:WR:0:16:=0x0000
-	{	0x0000029D, 0x00000000}, // PI_INT_MASK:RW:0:17:=0x000000
-	{	0x0000029E, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
-	{	0x0000029F, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
-	{	0x000002A0, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
-	{	0x000002A1, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
-	{	0x000002A2, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
-	{	0x000002A3, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
-	{	0x000002A4, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
-	{	0x000002A5, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
-	{	0x000002A6, 0x00000000}, // PI_BIST_FAIL_ADDR:RD:0:34:=0x00000000
-	{	0x000002A7, 0x01000400}, // PI_CTRLUPD_REQ_PER_AREF_EN:RW:24:1:=0x01 PI_LONG_COUNT_MASK:RW:16:5:=0x00 PI_BSTLEN:RW_D:8:5:=0x04 PI_BIST_FAIL_ADDR:RD:0:34:=0x00
-	{	0x000002A8, 0x00008C00}, // PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
-	{	0x000002A9, 0x00000578}, // PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
-	{	0x000002AA, 0x0000304C}, // PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
-	{	0x000002AB, 0x0001E2F8}, // PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
-	{	0x000002AC, 0x0000304C}, // PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
-	{	0x000002AD, 0x0001E2F8}, // PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
-	{	0x000002AE, 0x04000001}, // PI_ADDR_SPACE:RW:24:6:=0x08 PI_BIST_RESULT:RD:16:2:=0x00 PI_BIST_GO:WR:8:1:=0x00 PI_UPDATE_ERROR_STATUS:RD:0:7:=0x00
-	{	0x000002AF, 0x00000001}, // PI_BIST_ADDR_CHECK:RW:8:1:=0x01 PI_BIST_DATA_CHECK:RW:0:1:=0x00
-	{	0x000002B0, 0x00000000}, // PI_BIST_START_ADDRESS:RW:0:34:=0x00000000
-	{	0x000002B1, 0x00000000}, // PI_BIST_START_ADDRESS:RW:0:34:=0x00
-//	{	0x000002B2, 0x00000000}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
-//	{	0x000002B3, 0x00000000}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
-	{	0x000002B2, 0xFFFFFFff}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
-	{	0x000002B3, 0xFFFFFFFF}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
-	{	0x000002B4, 0x00000001}, // PI_COL_DIFF:RW:0:4:=0x01
-};
-
-
-
-static const uint32_t DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[DDR_PHY_PVT_OVERWRITE_NUM][2] = 
-{
-
-// By JTAG
-	{	0x0000071E, ((0x31 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_FDBK_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x0000071F, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_DATA_TERM:RW+:0:17:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x00000720, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_DQS_TERM:RW+:0:17:=  pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x00000721, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_ADDR_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x00000722, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CLK_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x00000724, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CKE_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x00000726, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_RST_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x00000728, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CS_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-
-};
-
-static const uint32_t DDR_SIP_SWAP_CH0[9+5][2] = 
-{
-	{	0x00000420, 0x20741365}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 20741365 : 00101101 : 2d -> d2
-	{	0x000004A0, 0x34256107}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 34256107 : 10010101 : 95 -> 6a
-	{	0x00000520, 0x57460321}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 57460321 : 11000101 : c5 -> 3a
-	{	0x000005A0, 0x70614532}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 70614532 : 10010110 : 96 -> 69
-	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
-	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 0
-	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
-	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
-	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
-	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-//	{	0x0000040E, 0x6aca5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-//	{	0x0000048E, 0x6aca5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-//	{	0x0000050E, 0x693a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-//	{	0x0000058E, 0x693a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
-	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)
-	{	0x0000040E, 0xd26a5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000048E, 0xd26a5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000050E, 0x3a695a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000058E, 0x3a695a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
-};
-
-static const uint32_t DDR_SIP_SWAP_CH1[9+5][2] = 
-{
-	{	0x00000420, 0x23547610}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 23547610 : 01101010 : 6a -> 95
-	{	0x000004A0, 0x34526107}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 34526107 : 10100101 : a5 -> 5a
-	{	0x00000520, 0x67452310}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 67452310 : 01010110 : 56 -> a9
-	{	0x000005A0, 0x32106754}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 32106754 : 10100110 : a6 -> 59
-	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
-//	{	0x0000060C, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 2
-//	{	0x0000060D, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 0
-//	{	0x0000060E, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 1
-////	{	0x0000060F, 0x02543210}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
-//	{	0x0000060F, 0x01543210}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
-
-//	{	0x0000061C, 0x00dcba98}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
-	{	0x0000060C, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 2
-	{	0x0000060D, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 0
-	{	0x0000060E, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 1
-	{	0x0000060F, 0x02dcba98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
-//	{	0x0000060F, 0x01dcba98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
-
-	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-//	{	0x0000040E, 0x59555a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-//	{	0x0000048E, 0x59555a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-//	{	0x0000050E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-//	{	0x0000058E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
-	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)	
-	{	0x0000040E, 0x955a5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000048E, 0x955a5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000050E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000058E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
-};
-
-static const uint32_t DDR_SIP_SWAP_CH2[9+5][2] = 
-{
-	{	0x00000420, 0x30216754}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 30216754 : 10010110 : 96 -> 69
-	{	0x000004A0, 0x67453210}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 67453210 : 01011010 : 5a -> a5
-	{	0x00000520, 0x70165243}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 70165243 : 10101001 : a9 -> 56
-	{	0x000005A0, 0x07162345}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 07162345 : 01100101 : 65 -> 9a
-	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
-	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 3
-	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
-	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
-	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 0
-	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-//	{	0x0000040E, 0xa5695a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-//	{	0x0000048E, 0xa5695a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-//	{	0x0000050E, 0x9a565a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-//	{	0x0000058E, 0x9a565a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
-	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)		
-	{	0x0000040E, 0x69a55a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000048E, 0x69a55a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000050E, 0x569a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000058E, 0x569a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
-};
-
-static const uint32_t DDR_SIP_SWAP_CH3[9+5][2] = 
-{
-	{	0x00000420, 0x01327654}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM : 01327654 : 01101010 : 6a -> 95
-	{	0x000004A0, 0x70615432}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM : 70615432 : 10011010 : 9a -> 65
-	{	0x00000520, 0x54760123}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM : 54760123 : 10100101 : a5 -> 5a
-	{	0x000005A0, 0x07162345}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM : 07162345 : 01100101 : 65 -> 9a
-	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
-	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 3
-	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
-	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
-	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 0
-	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-//	{	0x0000040E, 0x65955a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-//	{	0x0000048E, 0x65955a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-//	{	0x0000050E, 0x9a5a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-//	{	0x0000058E, 0x9a5a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
-	// MR15(inv_for_dql), MR20(inv_for_dqh), MR32(5a), MR40(3c)			
-	{	0x0000040E, 0x95655a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000048E, 0x95655a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000050E, 0x5a9a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000058E, 0x5a9a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
-};
-
-static const uint32_t DDR_CA_DELAY[7][2] = 
-{
-	{	0x0000061F, 0x0002A06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
-	{	0x00000620, 0x02A002A0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
-	{	0x00000621, 0x02A002A0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
-	{	0x00000622, 0x000002A0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
-	{	0x00000712, 0x0002A003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
-	{	0x00000713, 0x02A002A0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
-	{	0x00000714, 0x000002A0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
-};
-
-
-static const uint32_t DDR_CA_DELAY_CH0[7][2] = 
-{
-	{	0x0000061F, 0x0002c06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
-	{	0x00000620, 0x02c002c0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
-	{	0x00000621, 0x02c002c0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
-	{	0x00000622, 0x000002c0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
-	{	0x00000712, 0x0002c003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
-	{	0x00000713, 0x02c002c0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
-	{	0x00000714, 0x000002c0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
-};
-
-static const uint32_t DDR_CA_DELAY_CH1[7][2] = 
-{
-	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
-	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
-	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
-	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
-	{	0x00000712, 0x0002D003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
-	{	0x00000713, 0x02D002D0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
-	{	0x00000714, 0x000002D0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
-};
-
-static const uint32_t DDR_CA_DELAY_CH2[7][2] = 
-{
-	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
-	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
-	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
-	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
-	{	0x00000712, 0x0002C003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
-	{	0x00000713, 0x02C002C0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
-	{	0x00000714, 0x000002C0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
-};
-
-static const uint32_t DDR_CA_DELAY_CH3[7][2] = 
-{
-	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
-	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
-	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
-	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
-	{	0x00000712, 0x0002C003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
-	{	0x00000713, 0x02C002C0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
-	{	0x00000714, 0x000002C0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
-};
-
-#endif /* __INIT_DRAM_TBL_H3_ES10_ */
diff --git a/plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c b/plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c
deleted file mode 100644
index e79b90b..0000000
--- a/plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c
+++ /dev/null
@@ -1,3357 +0,0 @@
-/*
- * Copyright (c) 2015-2016, Renesas Electronics Corporation
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- *   - Redistributions of source code must retain the above copyright notice,
- *     this list of conditions and the following disclaimer.
- *
- *   - Redistributions in binary form must reproduce the above copyright
- *     notice, this list of conditions and the following disclaimer in the
- *     documentation and/or other materials provided with the distribution.
- *
- *   - Neither the name of Renesas nor the names of its contributors may be
- *     used to endorse or promote products derived from this software without
- *     specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
- * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
- * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
- * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
- * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
- * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
- * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
- * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
- * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
- * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
- * POSSIBILITY OF SUCH DAMAGE.
- */
-#include <stdint.h>		//for uint32_t
-#include <string.h>		//for uint32_t
-#include <stdio.h>		//for uint32_t
-#include "boot_init_dram_h3_ws11.h"
-///////////////////////////////////////////////////////////
-// Board define
-#define	BOARD_SALVATOR_X
-//#define	BOARD_SALVATOR_M
-//#define	BOARD_KRIEK
-#define	DDR_ES1px	1	// 1:ES1.1 / 0:ES1.0
-#define	DDR_BACKUPMODE
-#define	DDR_QOSSETTING
-///////////////////////////////////////////////////////////
-#include "init_dram_tbl_h3_ws11.h"
-//#include "bit.h"
-//#include "reg_rcarh3.h"
-#define	RCAR_DDR_VERSION	"rev.0.15"
-///////////////////////////////////////////////////////////
-#include <debug.h>
-#define	RST_BASE				(0xE6160000U)
-#define	RST_MODEMR				(RST_BASE + 0x0060U)
-#define	CPG_BASE				(0xE6150000U)
-#define	CPG_PLLECR				(CPG_BASE + 0x00D0U)
-#define	CPG_CPGWPR				(CPG_BASE + 0x900U)
-#define	CPG_PLL3CR				(CPG_BASE + 0x0DCU)
-#define	CPG_SRCR4				(CPG_BASE + 0x0BCU)
-#define	CPG_SRSTCLR4			(CPG_BASE + 0x950U)
-///////////////////////////////////////////////////////////
-#define	DDR_DEBUG_ES1P1						// ES1.1 debug code
-///////////////////////////////////////////////////////////
-// Kriek board settings
-#ifdef	BOARD_KRIEK
-#define DDR_PAD_NORMAL
-#define DDR_2RANK
-#else
-#define	DDR_WDQLVL_CHAB_SWAP_WA
-#endif 
-
-///////////////////////////////////////////////////////////
-#define	DDR_ODT_SET			0x7170
-#ifdef DDR_2RANK			// 2Rank
-#define	DDR_CSMAP		0xF
-#define	DDR_CSMAP_WDQLVL	0xF
-#define	DDR_CSMAP_RDLVL		0xF
-#define	DDR_CSMAP_GTLVL		0xF
-#define	DDR_CSMAP_WRLVL		0xF
-#define	DDR_CSMAP_CALVL		0xF
-#else					// 1Rank
-#define	DDR_CSMAP		0x5
-#define	DDR_CSMAP_WDQLVL	0x5
-#define	DDR_CSMAP_RDLVL		0x1
-#define	DDR_CSMAP_GTLVL		0x1
-#define	DDR_CSMAP_WRLVL		0x1
-#define	DDR_CSMAP_CALVL		0x1
-#endif
-#define	DDR_LVLEN				0x1e
-#define	DDR_FDIV				0x0
-#define	DDR_FDIVA				0x0
-//#define	DDR_PLL3ONLY
-#define	DDR_DRIVE				0x1
-#define	DDR_LPDDR4_EN_OFF_FIRST	0x1
-#define	DDR_LP4_BOOT_DISABLE	0x1
-#ifdef DDR_PAD_NORMAL
-#define	DDR_PVTR_ADJ			0x8
-#else
-#define	DDR_PAD_BOOST			0x0
-#define	DDR_PAD_ADDR_CS_DRIVE	0x7f2c
-#define	DDR_PVTR_ADJ			0x8
-#endif
-#define	DDR_RX_CAL_MAN			0x033f
-#ifdef	DDR_DEBUG_DBI
-#define	DDR_MR3					0xF1
-#else
-#define	DDR_MR3					0x31
-#endif
-#ifdef DDR_PAD_NORMAL
-#define	DDR_MR11				0x36
-#else
-#define	DDR_MR11				0x32
-#endif
-#define	DDR_MR22				0x06
-#ifdef DDR_PAD_NORMAL
-#define	DDR_TSEL_SELECT			0x00006E0E
-#ifdef BOARD_KRIEK
-#define	DDR_VREF				0x0F02
-#else
-#define	DDR_VREF				0x0F19
-#endif
-#else
-#define	DDR_TSEL_SELECT			0x00002C0C
-#define	DDR_VREF				0x0F1F
-#endif
-#define	DDR_PAD_CAL_WA
-#ifdef DDR_PAD_NORMAL
-#define	DDR_PAD_CAL_WA2
-#endif
-#define	DDR_UPDT_WA				0x1c48
-#define	DDR_FREQCHG
-#define	DDR_RDDQSDQ				0x0
-#define	DDR_CALVLSIDE			0x2
-#define	DDR_LOWDIV				0x4
-#define	DDR_LOWFIX				0x17
-#define	DDR_BPGRP				0x000
-#define	DDR_BPCAD				0x000
-#ifdef BOARD_KRIEK
-#define DRAM_CH_CNT				4
-#define	DDR_PHYVALID			0x5
-#else
-#define DRAM_CH_CNT				4
-#define	DDR_PHYVALID			0xf
-#endif
-#define	DDR_PHYMRW				0xf
-#define	DDR_TVAL0				0
-#define	DDR_TVAL1				0
-#define	DDR_TVAL2				0
-#define	DDR_DBS_DFI_WA
-#ifdef DDR_PAD_NORMAL
-#define	DDR_CAD					0x240
-#define	DDR_GRP_A				0x240
-#define	DDR_GRP_B				0x240
-#else
-#define	DDR_CAD					0x200
-#define	DDR_GRP_A				0x200
-#define	DDR_GRP_B				0x200
-#endif
-#define	DDR_PVTCODE_0			0x10
-#define	DDR_PVTCODE_1			0x20
-#define	DDR_PVTCODE_2			0x20
-#define DDR1600_CLK				0x2F		// 1600
-#define DDR2400_CLK				0x47		// 2400
-#define DDR2800_CLK				0x53		// 2800
-#define DDR3200_CLK				0x5f		// 3200
-
-#define DDR_CACS_CAPTURE_CNT	0x02
-#define DDR_CACS_RESP_WAIT_CNT	0x00
-#define DDR_CACS_CCCP			0x2816
-#define DDR_CACS_START			0x280
-#define DDR_CACS_QTR			0x80
-#define DDR_CACS_STEP			0x03
-#define	DBSC_REFINTS			0x1
-#define DBSC_DBSYSCONF1			0xE6790004
-#define DBSC_DBPHYCONF0			0xE6790010
-#define DBSC_DBKIND				0xE6790020
-#define DBSC_DBMEMCONF_0_0		0xE6790030
-#define DBSC_DBMEMCONF_0_1		0xE6790034
-#define DBSC_DBMEMCONF_1_0		0xE6790040
-#define DBSC_DBMEMCONF_1_1		0xE6790044
-#define DBSC_DBMEMCONF_2_0		0xE6790050
-#define DBSC_DBMEMCONF_2_1		0xE6790054
-#define DBSC_DBMEMCONF_3_0		0xE6790060
-#define DBSC_DBMEMCONF_3_1		0xE6790064
-#define DBSC_DBMEMCONF_0_2		0xE6790038
-#define DBSC_DBMEMCONF_0_3		0xE679003C
-#define DBSC_DBMEMCONF_1_2		0xE6790048
-#define DBSC_DBMEMCONF_1_3		0xE679004C
-#define DBSC_DBMEMCONF_2_2		0xE6790058
-#define DBSC_DBMEMCONF_2_3		0xE679005C
-#define DBSC_DBMEMCONF_3_2		0xE6790068
-#define DBSC_DBMEMCONF_3_3		0xE679006C
-#define DBSC_DBSTATE0			0xE6790108
-#define DBSC_DBACEN				0xE6790200
-#define DBSC_DBRFEN				0xE6790204
-#define DBSC_DBCMD				0xE6790208
-#define DBSC_DBWAIT				0xE6790210
-#define DBSC_DBTR0				0xE6790300
-#define DBSC_DBTR1				0xE6790304
-#define DBSC_DBTR3				0xE679030C
-#define DBSC_DBTR4				0xE6790310
-#define DBSC_DBTR5				0xE6790314
-#define DBSC_DBTR6				0xE6790318
-#define DBSC_DBTR7				0xE679031C
-#define DBSC_DBTR8				0xE6790320
-#define DBSC_DBTR9				0xE6790324
-#define DBSC_DBTR10				0xE6790328
-#define DBSC_DBTR11				0xE679032C
-#define DBSC_DBTR12				0xE6790330
-#define DBSC_DBTR13				0xE6790334
-#define DBSC_DBTR14				0xE6790338
-#define DBSC_DBTR15				0xE679033C
-#define DBSC_DBTR16				0xE6790340
-#define DBSC_DBTR17				0xE6790344
-#define DBSC_DBTR18				0xE6790348
-#define DBSC_DBTR19				0xE679034C
-#define DBSC_DBTR20				0xE6790350
-#define DBSC_DBTR21				0xE6790354
-#define DBSC_DBTR22				0xE6790358
-#define DBSC_DBTR23				0xE679035C
-#define DBSC_DBBL				0xE6790400
-#define DBSC_DBRFCNF1			0xE6790414
-#define DBSC_DBRFCNF2			0xE6790418
-#define DBSC_DBRNK0				0xE6790430
-#define DBSC_DBRNK1				0xE6790434
-#define DBSC_DBRNK2				0xE6790438
-#define DBSC_DBRNK3				0xE679043C
-#define DBSC_DBRNK4				0xE6790440
-#define DBSC_DBRNK5				0xE6790444
-#define DBSC_DBRNK6				0xE6790448
-#define DBSC_DBADJ0				0xE6790500
-#define DBSC_DBADJ2				0xE6790508
-#define DBSC_DBDBICNT			0xE6790518
-#define DBSC_DBDFIPMSTRCNF		0xE6790520
-#define DBSC_DBPDLK_0			0xE6790620
-#define DBSC_DBPDLK_1			0xE6790660
-#define DBSC_DBPDLK_2			0xE67906a0
-#define DBSC_DBPDLK_3			0xE67906e0
-#define DBSC_INITCOMP_0			0xE6790600
-#define DBSC_INITCOMP_1			0xE6790640
-#define DBSC_INITCOMP_2			0xE6790680
-#define DBSC_INITCOMP_3			0xE67906C0
-#define DBSC_DBDFICNT_0			0xE6790604
-#define DBSC_DBDFICNT_1			0xE6790644
-#define DBSC_DBDFICNT_2			0xE6790684
-#define DBSC_DBDFICNT_3			0xE67906C4
-#define DBSC_DBPDCNT0_0			0xE6790610
-#define DBSC_DBPDCNT0_1			0xE6790650
-#define DBSC_DBPDCNT0_2			0xE6790690
-#define DBSC_DBPDCNT0_3			0xE67906D0
-#define DBSC_DBPDCNT_0			0xE679061C
-#define DBSC_DBPDCNT_1			0xE679065C
-#define DBSC_DBPDCNT_2			0xE679069C
-#define DBSC_DBPDCNT_3			0xE67906DC
-#define DBSC_DBPDRGA_0			0xE6790624  //
-#define DBSC_DBPDRGD_0			0xE6790628  //
-#define DBSC_DBPDRGA_1			0xE6790664  //
-#define DBSC_DBPDRGD_1			0xE6790668  //
-#define DBSC_DBPDRGA_2			0xE67906A4  //
-#define DBSC_DBPDRGD_2			0xE67906A8  //
-#define DBSC_DBPDRGA_3			0xE67906E4  //
-#define DBSC_DBPDRGD_3			0xE67906E8  //
-#define DBSC_DBBUS0CNF0			0xE6790800
-#define DBSC_DBBUS0CNF1			0xE6790804
-#define DBSC_DBCAM0CNF0			0xE6790900
-#define DBSC_DBCAM0CNF1			0xE6790904
-#define DBSC_DBCAM0CNF2			0xE6790908
-#define DBSC_DBCAM0CNF3			0xE679090C
-#define DBSC_DBBCAMDIS			0xE67909FC
-#define DBSC_DBSCHCNT0			0xE6791000
-#define DBSC_DBSCHCNT1			0xE6791004
-#define DBSC_DBSCHSZ0			0xE6791010
-#define DBSC_DBSCHRW0			0xE6791020
-#define DBSC_DBSCHRW1			0xE6791024
-#define DBSC_DBSCHQOS_0_0		0xE6791030
-#define DBSC_DBSCHQOS_0_1		0xE6791034
-#define DBSC_DBSCHQOS_0_2		0xE6791038
-#define DBSC_DBSCHQOS_0_3		0xE679103C
-#define DBSC_DBSCHQOS_4_0		0xE6791070
-#define DBSC_DBSCHQOS_4_1		0xE6791074
-#define DBSC_DBSCHQOS_4_2		0xE6791078
-#define DBSC_DBSCHQOS_4_3		0xE679107C
-#define DBSC_DBSCHQOS_9_0		0xE67910C0
-#define DBSC_DBSCHQOS_9_1		0xE67910C4
-#define DBSC_DBSCHQOS_9_2		0xE67910C8
-#define DBSC_DBSCHQOS_9_3		0xE67910CC
-#define DBSC_DBSCHQOS_13_0		0xE6791100
-#define DBSC_DBSCHQOS_13_1		0xE6791104
-#define DBSC_DBSCHQOS_13_2		0xE6791108
-#define DBSC_DBSCHQOS_13_3		0xE679110C
-#define DBSC_DBSCHQOS_14_0		0xE6791110
-#define DBSC_DBSCHQOS_14_1		0xE6791114
-#define DBSC_DBSCHQOS_14_2		0xE6791118
-#define DBSC_DBSCHQOS_14_3		0xE679111C
-#define DBSC_DBSCHQOS_15_0		0xE6791120
-#define DBSC_DBSCHQOS_15_1		0xE6791124
-#define DBSC_DBSCHQOS_15_2		0xE6791128
-#define DBSC_DBSCHQOS_15_3		0xE679112C
-#define DBSC_DBSCTR0			0xE6791700
-#define DBSC_DBSCTR1			0xE6791708
-#define DBSC_DBSCHRW2			0xE679170C
-#define DBSC_SCFCTST0			0xE6791700
-#define DBSC_SCFCTST1			0xE6791708
-#define DBSC_SCFCTST2			0xE679170C
-#define DBSC_DBMEMSWAPCONF0		0xE6792000
-#define DBSC_DBMONCONF4			0xE6793010
-#define DBSC_PLL_LOCK_0 		0xE6794054
-#define DBSC_PLL_LOCK_1 		0xE6794154
-#define DBSC_PLL_LOCK_2 		0xE6794254
-#define DBSC_PLL_LOCK_3 		0xE6794354
-#define DBSC_FREQ_CHG_ACK_0 	0xE6790618
-#define DBSC_FREQ_CHG_ACK_1 	0xE6790658
-#define DBSC_FREQ_CHG_ACK_2 	0xE6790698
-#define DBSC_FREQ_CHG_ACK_3 	0xE67906D8
-#define DBSC_DFI_FREQ_0 		0xE6790614
-#define DBSC_DFI_FREQ_1 		0xE6790654
-#define DBSC_DFI_FREQ_2 		0xE6790694
-#define DBSC_DFI_FREQ_3 		0xE67906D4
-////////////////////////////////////////////////////////////
-// 2800: RL=28,WL=14,nWR=30,nRTP=12
-#define DDR2800_PI_MR1			0xd4	//DeviceFeature1(Post=1.5tck nWR=30 RDpre=static WRPre=2tCK BL=16		// 1 101 0100
-#define DDR2800_PI_MR2			0x2d	//DeviceFeature2(0,0SetA,101=WL14,101=RL28)					// 0 0 101 101
-#define DDR2800_PI_TFC			0x00c8	//	xxxx
-#define DDR2800_PI_TRTP			0x0B
-#define DDR2800_PI_TCCD			0x08
-#define DDR2800_PI_TWR			0x1A
-#define DDR2800_PI_TWTR			0x0E
-#define DDR2800_PI_TRCD			0x1A
-#define DDR2800_PI_TRP			0x1E
-#define DDR2800_PI_TRAS_MIN		0x3B
-#define DDR2800_PI_TRAS_MAX		0x0db60	//	xxxx
-#define DDR2800_PI_TMRW			0x08	//	xxxx
-#define DDR2800_PI_TMRD			0x0c	//	xxxx
-#define DDR2800_PI_TCCDMW		0x20
-#define DDR2800_PI_TDQSCK_MAX	0x03
-#define DDR2800_PI_RDLAT_ADJ	0x10	//???
-#define DDR2800_PI_CASLAT_LIN	0x50
-#define DDR2800_PI_WRLAT		0x0e
-#define DDR2800_PI_WRLAT_ADJ	0x0c
-///////////////////////////////////////////////////////////
-// 2400: RL=24,WL=12,nWR=24,nRTP=10
-#define DDR2400_PI_MR1			0xc4	//DeviceFeature1(Post=1.5tck nWR=24 RDpre=static WRPre=2tCK BL=16		// 1 100 0100
-#define DDR2400_PI_MR2			0x24	//DeviceFeature2(0,0SetA,100=WL12,100=RL24)					// 0 0 100 100
-#define DDR2400_PI_TFC			0x00c8	//	xxxx
-#define DDR2400_PI_TRTP			0x09
-#define DDR2400_PI_TCCD			0x08
-#define DDR2400_PI_TWR			0x16
-#define DDR2400_PI_TWTR			0x0c
-#define DDR2400_PI_TRCD			0x16
-#define DDR2400_PI_TRP			0x1a
-#define DDR2400_PI_TRAS_MIN		0x33
-#define DDR2400_PI_TRAS_MAX		0x0db60	//	xxxx
-#define DDR2400_PI_TMRW			0x08	//	xxxx
-#define DDR2400_PI_TMRD			0x0c	//	xxxx
-#define DDR2400_PI_TCCDMW		0x20
-#define DDR2400_PI_TDQSCK_MAX	0x03
-#define DDR2400_PI_RDLAT_ADJ	0x0e
-#define DDR2400_PI_CASLAT_LIN	0x50	//PI_CASLAT_LIN_F2:RW:0:7:=0x1c
-#define DDR2400_PI_WRLAT		0x0c	//PI_WRLAT_F2:RW:16:5:=0x08
-#define DDR2400_PI_WRLAT_ADJ	0x0a
-/////////////////
-#define DDR1600_PI_MR1			0xa4	//MRW DeviceFeature1(Post=1.5tck nWR=16 RDpre=static WRPre=2tCK BL=16
-#define DDR1600_PI_MR2			0x52	//MRW DeviceFeature2(0,1SetB,010=WL12,010=RL14(nRTP14))
-#define DDR1600_PI_TFC			0x00c8
-#define DDR1600_PI_TRTP			0x08
-#define DDR1600_PI_TCCD			0x08
-#define DDR1600_PI_TWR			0x11
-#define DDR1600_PI_TWTR			0x0a
-#define DDR1600_PI_TRCD			0x0f
-#define DDR1600_PI_TRP			0x11
-#define DDR1600_PI_TRAS_MIN		0x22
-#define DDR1600_PI_TRAS_MAX		0x0db60
-#define DDR1600_PI_TMRW			0x08	//10
-#define DDR1600_PI_TMRD			0x0c
-#define DDR1600_PI_TCCDMW		0x20
-#define DDR1600_PI_TDQSCK_MAX	0x3
-#define DDR1600_PI_RDLAT_ADJ	0x08	//PI_RDLAT_ADJ_F2:RW:16:8:=0x07 
-#define DDR1600_PI_CASLAT_LIN	0x50	//PI_CASLAT_LIN_F2:RW:0:7:=0x1c
-#define DDR1600_PI_WRLAT		0x0c	//PI_WRLAT_F2:RW:16:5:=0x08
-#define DDR1600_PI_WRLAT_ADJ	0x0a
-
-#if 1	/* example */
-/* PMIC for BD9571MWV-M*/
-#include "iic_dvfs.h"	/* use i2c for dvfs driver */
-#define	PMIC_SLAVE_ADDR		(0x30U)
-#define	PMIC_BKUP_MODE_CNT	(0x20U)
-#define	BIT_BKUP_CTRL_OUT	((uint8_t)(1U << 4))
-#endif	/* example */
-
-#define GPIO_BASE		(0xE6050000U)
-#define GPIO_INDT1		(GPIO_BASE + 0x100CU)
-#if 0	/* example */
-#define GPIO_OUTDT1		(GPIO_BASE + 0x1008U)
-#endif	/* example */
-#define BIT8			(1U<<8)
-#define BIT9			(1U<<9)
-#define COLD_BOOT		(0U)
-#define WARM_BOOT		(1U)
-#define WARM_BOOT_TIMEOUT	(0xFFFFFFFFU)
-//////////////////////////////////////////////////////////////////
-void InitDram_h3_ws11(void);
-static void pvt_dbsc_regset(uint32_t freq);
-static void pvt_manual_update(uint32_t flag);
-static void set_cacs_delay();
-static void _rx_cal_code_set(uint32_t ch, uint32_t slice, uint8_t _cal_code_up[][4][16],uint8_t _cal_code_dn[][4][16]);
-static void rx_cal_manual1(uint32_t chmask);
-static void mode_register_set(uint32_t freq,uintptr_t phychno,uint32_t mr13_val);
-static void _set_reg(uint32_t ch_mask, uint32_t regadd, uint32_t pos, uint32_t width, uint32_t val);
-static void pvt_lvl_enable_set(uint32_t go);
-static void pvt_freq_change_ack(uint32_t freq, uintptr_t phychno, uint32_t freq_flag);
-static uint32_t pvt_pi_training_go_all_o(uint32_t freq);
-inline void PLL3_FREQ(uint32_t freq,uint32_t freq_flag);
-static uint32_t pvt_pi_training_go_all(uint32_t freq);
-static uint32_t pvt_pi_training(uint32_t freq);
-static void WaitDBCMD(void);
-static void REG_DDRPHY_WRITE ( uintptr_t phyno, uint32_t regadd, uint32_t regdata);
-static void change_lpddr4_en(uintptr_t phychno, uint32_t mode);
-static void copy_csdelay(uint32_t	phychno, uint32_t s_byte);
-static void adjust_rddqsgatedelay(uintptr_t phychno);
-static void copy_dqdelay(uintptr_t phychno, uint32_t s_byte, uint32_t d_byte);
-static uint32_t pvt_pi_training_go_all_soft(uint32_t freq);
-inline void dsb_sev(void);
-static uint32_t REG_DDRPHY_READ ( uintptr_t phyno, uint32_t regadd);
-#ifdef	DDR_DEBUG_VREF
-static uint32_t InitDDR_0917(uint32_t freq, uint32_t vref);
-#else
-static uint32_t InitDDR_0917(uint32_t freq);
-#endif
-//static void freq2800_reg_set();
-//static void freq2400_reg_set();
-static void freq1600_reg_set();
-#ifdef	DDR_WDQLVL_CHAB_SWAP_WA
-uint32_t wdqlvl(uint32_t phych_mask);
-#endif
-uint8_t cal_code_up[4][4][16];
-uint8_t cal_code_dn[4][4][16];
-uint8_t fst1[4][4][16];
-uint8_t lst0[4][4][16];
-uint32_t val[4][4][16][4];
-#ifdef DDR_BACKUPMODE
-uint32_t ddrBackup;
-#endif
-static void SoftDelay_ddr(uint32_t loop)
-{
-	volatile uint32_t i;
-	for(i=0;i<loop;i++);
-}
-///////////////////////////////////////////////////////////////////
-void InitDram_h3_ws11(void)
-{
-	uint32_t md=0;
-	uint32_t freq=DDR3200_CLK;
-#ifdef	DDR_DEBUG_VREF
-	uint32_t vref=DDR_VREF;
-#endif
-#ifdef	DDR_DEBUG_FREQ
-	md = *(volatile uint32_t *)0xe6330000;
-	if((md&0xffff0000)==0xa5a50000){
-		freq = md&0xff;
-#ifdef	DDR_DEBUG_ODTMODE
-		md = ((*((volatile uint32_t*)RST_MODEMR) & 0x00020000) >> 17)|
-		     ((*((volatile uint32_t*)RST_MODEMR) & 0x00080000) >> 18);
-#endif
-	} else {
-#ifdef	DDR_DEBUG_ODTMODE
-		md = ((*((volatile uint32_t*)RST_MODEMR) & 0x00020000) >> 17)|
-		     ((*((volatile uint32_t*)RST_MODEMR) & 0x00080000) >> 18);
-#else
-		md = (*((volatile uint32_t*)RST_MODEMR) & 0x000A0000) >> 17;
-		if(DDR_DEBUG_FREQ ==0){
-			if (md == 0x0) {
-			} else if (md == 0x1) {
-				freq = DDR2800_CLK;
-			} else if (md == 0x4) {
-				freq = DDR2400_CLK;
-			} else {
-				freq = DDR1600_CLK;
-			}
-		}
-		else if(DDR_DEBUG_FREQ ==1){
-			if (md == 0x0) {
-			} else if (md == 0x1) {
-				freq = DDR3166_CLK;
-			} else if (md == 0x4) {
-				freq = DDR3133_CLK;
-			} else {
-				freq = DDR3100_CLK;
-			}
-		}
-		else if(DDR_DEBUG_FREQ ==2){
-			if (md == 0x0) {
-				freq = DDR3100_CLK;
-			} else if (md == 0x1) {
-				freq = DDR3200_CLK;
-			} else if (md == 0x4) {
-				freq = DDR3000_CLK;
-			} else {
-				freq = DDR2900_CLK;
-			}
-		}
-		else {
-			if (md == 0x0) {
-				freq = DDR1533_CLK;
-			} else if (md == 0x1) {
-				freq = DDR1433_CLK;
-			} else if (md == 0x4) {
-				freq = DDR1500_CLK;
-			} else {
-				freq = DDR1466_CLK;
-			}
-		}
-#endif
-	}
-#else
-	md = (*((volatile uint32_t*)RST_MODEMR) & 0x000A0000) >> 17;
-	if (md == 0x0) {
-	} else if (md == 0x1) {
-		freq = DDR2800_CLK;	//MD19=0,MD17=1 : LPDDR4-2800
-		NOTICE("BL2: DDR2800(%s)\n", RCAR_DDR_VERSION);
-	} else if (md == 0x4) {
-		freq = DDR2400_CLK;	//MD19=1,MD17=0 : LPDDR4-2400
-		NOTICE("BL2: DDR2400(%s)\n", RCAR_DDR_VERSION);
-	} else {
-		freq = DDR1600_CLK;	//MD19=1,MD17=1 : LPDDR4-1600
-		NOTICE("BL2: DDR1600(%s)\n", RCAR_DDR_VERSION);
-	}
-#endif
-#ifdef	DDR_DEBUG_VREF
-	md = *(volatile uint32_t *)0xe6330004;
-	if((md&0xffff0000)==0xa5a50000){
-		vref = md&0xfff;
-	}
-	InitDDR_0917(freq,vref);
-#else
-	InitDDR_0917(freq);
-#endif
-}
-static void pvt_dbsc_regset(uint32_t freq)
-{
-	*((volatile uint32_t*)DBSC_DBPDCNT0_0)	= 0x00;
-	*((volatile uint32_t*)DBSC_DBPDCNT0_1)	= 0x00;
-	*((volatile uint32_t*)DBSC_DBPDCNT0_2)	= 0x00;
-	*((volatile uint32_t*)DBSC_DBPDCNT0_3)	= 0x00;
-	*((volatile uint32_t*)DBSC_DBSTATE0)	= 0x00000010;
-	*((volatile uint32_t*)DBSC_DBKIND)		= 0x0000000a;	//ddcg=a(lpddr4)
-	*((volatile uint32_t*)DBSC_DBBL)		= 0x00000002;	//BL=16(lpddr4)
-
-	*((volatile uint32_t*)DBSC_DBMEMCONF_0_0)	= 0x0f030a02;	//memconf00(ch0/rank0)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_0_1)	= 0x0f030a02;	//memconf01(ch0/rank1)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_1_0)	= 0x0f030a02;	//memconf10(ch1/rank0)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_1_1)	= 0x0f030a02;	//memconf11(ch1/rank1)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_2_0)	= 0x0f030a02;	//memconf20(ch2/rank0)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_2_1)	= 0x0f030a02;	//memconf21(ch2/rank1)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_3_0)	= 0x0f030a02;	//memconf30(ch3/rank0)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_3_1)	= 0x0f030a02;	//memconf31(ch3/rank1)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_0_2)	= 0x0f030a02;	//memconf01(ch0/rank2)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_0_3)	= 0x0f030a02;	//memconf01(ch0/rank3)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_1_2)	= 0x0f030a02;	//memconf01(ch1/rank2)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_1_3)	= 0x0f030a02;	//memconf01(ch1/rank3)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_2_2)	= 0x0f030a02;	//memconf01(ch2/rank2)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_2_3)	= 0x0f030a02;	//memconf01(ch2/rank3)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_3_2)	= 0x0f030a02;	//memconf01(ch3/rank2)
-	*((volatile uint32_t*)DBSC_DBMEMCONF_3_3)	= 0x0f030a02;	//memconf01(ch3/rank3)
-	*((volatile uint32_t*)DBSC_DBPHYCONF0)	= 0x00000001;	//phyconf0
-	if(freq>0x53)
-	{
-		// DDR3200
-		*((volatile uint32_t*)DBSC_DBTR0)	= 0x00000020;	//dbtr0  cl=32
-		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000e;	//dbtr1  cwl=14
-		*((volatile uint32_t*)DBSC_DBTR3)	= 0x0000001d;	//dbtr3  trcd=29
-		*((volatile uint32_t*)DBSC_DBTR4)	= 0x0022001d;	//dbtr4  trpa=34 trp=29
-		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000060;	//dbtr5  trc=102
-		*((volatile uint32_t*)DBSC_DBTR6)	= 0x00000044;	//dbtr6  tras=68
-		*((volatile uint32_t*)DBSC_DBTR7)	= 0x00100010;	//dbtr7  trrd_s=16 trrd=16
-		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000040;	//dbtr8  tfaw=64
-		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000c;	//dbtr9  trdpr=12
-		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000001d;	//dbtr10 twr=30
-		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000025;	//dbtr11 trdwr=37
-		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00270027;	//dbtr12 twrrd_s=39 twrrd=39
-		*((volatile uint32_t*)DBSC_DBTR13)	= 0x00900120;	//dbtr13 trfcpb=96 trfc=208
-		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000c000c;	//dbtr14 tckehdll=12 tckeh=12
-		*((volatile uint32_t*)DBSC_DBTR15)	= 0x001e000c;	//dbtr15 tckesr=30 tckel=12
-		*((volatile uint32_t*)DBSC_DBTR16)	= 0x10400c0e;	//dbtr16 
-		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
-		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
-		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
-		*((volatile uint32_t*)DBSC_DBTR20)	= 0x012c012c;	//dbtr20 txsdll=trfc+12=220 txs=220
-		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00140014;	//dbtr21 tccd_s=20 tccd=20
-		*((volatile uint32_t*)DBSC_DBTR22)	= 0x06400030;	//dbtr22 tzqcal=1600 tzqlat=48
-	}
-	else if(freq>0x47)
-	{
-		// DDR2800
-		*((volatile uint32_t*)DBSC_DBTR0)	= 0x0000001c;	//dbtr0  cl=28
-		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000e;	//dbtr1  cwl=14
-		*((volatile uint32_t*)DBSC_DBTR3)	= 0x0000001a;	//dbtr3  trcd=26
-		*((volatile uint32_t*)DBSC_DBTR4)	= 0x001e001a;	//dbtr4  trpa=30 trp=26
-		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000055;	//dbtr5  trc=85
-		*((volatile uint32_t*)DBSC_DBTR6)	= 0x0000003b;	//dbtr6  tras=59
-		*((volatile uint32_t*)DBSC_DBTR7)	= 0x000f000f;	//dbtr7  trrd_s=15 trrd=15
-		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000039;	//dbtr8  tfaw=57
-		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000c;	//dbtr9  trdpr=12
-		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000001E;	//dbtr10 twr=30
-		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000022;	//dbtr11 trdwr=34
-		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00260026;	//dbtr12 twrrd_s=38 twrrd=38
-		*((volatile uint32_t*)DBSC_DBTR13)	= 0x007f00fd;	//dbtr13 trfcpb=127 trfc=253
-		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000c000c;	//dbtr14 tckehdll=12 tckeh=12
-		*((volatile uint32_t*)DBSC_DBTR15)	= 0x0016000b;	//dbtr15 tckesr=22 tckel=11
-		*((volatile uint32_t*)DBSC_DBTR16)	= 0x101f0c0e;	//dbtr16
-		*((volatile uint32_t*)DBSC_DBTR17)	= 0x0c0f0020;	//dbtr17 tmodrd=12  tmod=15 trdmr=32
-		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
-		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
-		*((volatile uint32_t*)DBSC_DBTR20)	= 0x01070107;	//dbtr20 txsdll=txs=tRFCab+7.5ns=263
-		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000e000e;	//dbtr21 tccd_s=14 tccd=14
-		*((volatile uint32_t*)DBSC_DBTR22)	= 0x06400030;	//dbtr22 tzqcal=1600 tzqlat=48
-	}
-	else if(freq>0x2f)
-	{
-		// DDR2400
-		*((volatile uint32_t*)DBSC_DBTR0)	= 0x00000018;	//dbtr0  cl=24
-		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000c;	//dbtr1  cwl=12
-		*((volatile uint32_t*)DBSC_DBTR3)	= 0x00000016;	//dbtr3  trcd=22
-		*((volatile uint32_t*)DBSC_DBTR4)	= 0x001a0016;	//dbtr4  trpa=26 trp=22
-		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000049;	//dbtr5  trc=73
-		*((volatile uint32_t*)DBSC_DBTR6)	= 0x00000033;	//dbtr6  tras=51
-		*((volatile uint32_t*)DBSC_DBTR7)	= 0x000d000d;	//dbtr7  trrd_s=13 trrd=13
-		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000031;	//dbtr8  tfaw=49
-		*((volatile uint32_t*)DBSC_DBTR9)	= 0x0000000a;	//dbtr9  trdpr=10
-		*((volatile uint32_t*)DBSC_DBTR10)	= 0x00000016;	//dbtr10 twr=22
-		*((volatile uint32_t*)DBSC_DBTR11)	= 0x0000001c;	//dbtr11 trdwr=28
-		*((volatile uint32_t*)DBSC_DBTR12)	= 0x00220022;	//dbtr12 twrrd_s=34 twrrd=34
-		*((volatile uint32_t*)DBSC_DBTR13)	= 0x006d00d9;	//dbtr13 trfcpb=109 trfc=217
-		*((volatile uint32_t*)DBSC_DBTR14)	= 0x000a000a;	//dbtr14 tckehdll=10 tckeh=10
-		*((volatile uint32_t*)DBSC_DBTR15)	= 0x0013000c;	//dbtr15 tckesr=19 tckel=12
-		*((volatile uint32_t*)DBSC_DBTR16)	= 0x08400a0c;	//dbtr16 latency
-		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
-		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
-		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
-		*((volatile uint32_t*)DBSC_DBTR20)	= 0x00e200e2;	//dbtr20 txsdll=txs=tRFCab+7.5ns=226
-		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000C000C;	//dbtr21 tccd_s=12 tccd=12
-		*((volatile uint32_t*)DBSC_DBTR22)	= 0x04b10025;	//dbtr22 tzqcal=1201 tzqlat=37
-	}
-	else
-	{
-		// DDR1600
-		*((volatile uint32_t*)DBSC_DBTR0)	= 0x0000000e;	//dbtr0  cl=14
-		*((volatile uint32_t*)DBSC_DBTR1)	= 0x0000000c;	//dbtr1  cwl=c
-		*((volatile uint32_t*)DBSC_DBTR3)	= 0x0000000f;	//dbtr3  trcd=15
-		*((volatile uint32_t*)DBSC_DBTR4)	= 0x0011000f;	//dbtr4  trpa=17 trp=15
-		*((volatile uint32_t*)DBSC_DBTR5)	= 0x00000030;	//dbtr5  trc=48
-		*((volatile uint32_t*)DBSC_DBTR6)	= 0x00000022;	//dbtr6  tras=34
-		*((volatile uint32_t*)DBSC_DBTR7)	= 0x00080008;	//dbtr7  trrd_s=8 trrd=8
-		*((volatile uint32_t*)DBSC_DBTR8)	= 0x00000020;	//dbtr8  tfaw=32
-		*((volatile uint32_t*)DBSC_DBTR9)	= 0x00000006;	//dbtr9  trdpr=6
-		*((volatile uint32_t*)DBSC_DBTR10)	= 0x0000000f;	//dbtr10 twr=15
-		*((volatile uint32_t*)DBSC_DBTR11)	= 0x00000011;	//dbtr11 trdwr=17
-		*((volatile uint32_t*)DBSC_DBTR12)	= 0x001D001D;	//dbtr12 twrrd_s=29
-		*((volatile uint32_t*)DBSC_DBTR13)	= 0x00480090;	//dbtr13 trfcpb=72  trfcab=144
-		*((volatile uint32_t*)DBSC_DBTR14)	= 0x00060006;	//dbtr14 tckehdll=6
-		*((volatile uint32_t*)DBSC_DBTR15)	= 0x000c0006;	//dbtr15 tckesr=12
-		*((volatile uint32_t*)DBSC_DBTR16)	= 0x06200a0C;	//dbtr16
-		*((volatile uint32_t*)DBSC_DBTR17)	= 0x080a0004;	//dbtr17 tmodrd=8  tmod=10 trdmr=4
-		*((volatile uint32_t*)DBSC_DBTR18)	= 0x00000000;	//dbtr18 No odt for DQ exists in LPDDR4.
-		*((volatile uint32_t*)DBSC_DBTR19)	= 0x00000000;	//dbtr19 tzqcl=0 tzqcs=0 because LPDDR4 doesn't support ZQC[SL].
-		*((volatile uint32_t*)DBSC_DBTR20)	= 0x00b00096;	//dbtr20 txsdll=150
-		*((volatile uint32_t*)DBSC_DBTR21)	= 0x000b000b;	//dbtr21 tccd_s=11 tccd=11
-		*((volatile uint32_t*)DBSC_DBTR22)	= 0x03200018;	//dbtr22 tzqcal=800 tzqlat=24
-	}
-	*((volatile uint32_t*)DBSC_DBRNK0)	= 0x00000000;	//dbrnk0
-	*((volatile uint32_t*)DBSC_DBRNK1)	= 0x00000000;	//dbrnk1
-	*((volatile uint32_t*)DBSC_DBRNK2)	= 0x00008888;	//dbrnk2 rkrr=8
-	*((volatile uint32_t*)DBSC_DBRNK3)	= 0x00008888;	//dbrnk3 rkrw=8
-	*((volatile uint32_t*)DBSC_DBRNK4)	= 0x00008888;	//dbrnk4 rkwr=8
-	*((volatile uint32_t*)DBSC_DBRNK5)	= 0x00008888;	//dbrnk5 rkww=8
-	*((volatile uint32_t*)DBSC_DBRNK6)	= 0x00000000;	//dbrnk6 Use ALL Rank
-
-	*((volatile uint32_t*)DBSC_DBADJ0)	= 0x00000000;	//dbadj0 No Optional setting
-	*((volatile uint32_t*)DBSC_DBADJ2)	= 0x00000000;	//dbadj2 No Optional setting
-#ifdef	DDR_DEBUG_ES1P1
-	if(((*((volatile uint32_t*)0xFFF00044)) & 0x00007FFF ) == 0x00004F00) {
-		*((volatile uint32_t*)DBSC_DBBCAMDIS)	= 0x00000002;	//sc disable try
-	} else {
-		*((volatile uint32_t*)DBSC_DBBCAMDIS)	= 0x00000004;	//Simple mode
-	}
-#else	//DDR_DEBUG_ES1P1
-#if	DDR_ES1px==1
-		*((volatile uint32_t*)DBSC_DBBCAMDIS)	= 0x00000004;	//Simple mode
-#else	//DDR_ES1px==1
-		*((volatile uint32_t*)DBSC_DBBCAMDIS)	= 0x00000002;	//sc disable try
-#endif	//DDR_ES1px==1
-#endif	//DDR_DEBUG_ES1P1
-#ifdef	DDR_QOSSETTING
-//	*((volatile uint32_t*)DBSC_DBCAM0CNF0)	= 0x00000000;	//dbcam0cnf0
-	*((volatile uint32_t*)DBSC_DBCAM0CNF1)	= 0x00044218;	//dbcam0cnf1
-	*((volatile uint32_t*)DBSC_DBCAM0CNF2)	= 0x000000F4;	//dbcam0cnf2
-//	*((volatile uint32_t*)DBSC_DBCAM0CNF3)	= 0x00000003;	//
-	*((volatile uint32_t*)DBSC_DBSCHCNT0)	= 0x080F003F;	//dbschcnt0
-	*((volatile uint32_t*)DBSC_DBSCHCNT1)	= 0x00001010;	//dbschcnt1
-	*((volatile uint32_t*)DBSC_DBSCHSZ0)	= 0x00000001;	//dbschsz0
-	*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//dbschrw0
-	*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00000037;	//dbschrw1
-//QoS Settings
-	*((volatile uint32_t*)DBSC_DBSCHQOS_0_0)	= 0x0000F000;	//dbschqos00
-	*((volatile uint32_t*)DBSC_DBSCHQOS_0_1)	= 0x0000E000;	//dbschqos01
-	*((volatile uint32_t*)DBSC_DBSCHQOS_0_2)	= 0x00007000;	//dbschqos02
-	*((volatile uint32_t*)DBSC_DBSCHQOS_0_3)	= 0x00000000;	//dbschqos03
-	*((volatile uint32_t*)DBSC_DBSCHQOS_4_0)	= 0x0000F000;	//dbschqos40
-	*((volatile uint32_t*)DBSC_DBSCHQOS_4_1)	= 0x0000EFFF;	//dbschqos41
-	*((volatile uint32_t*)DBSC_DBSCHQOS_4_2)	= 0x0000B000;	//dbschqos42
-	*((volatile uint32_t*)DBSC_DBSCHQOS_4_3)	= 0x00000000;	//dbschqos43
-	*((volatile uint32_t*)DBSC_DBSCHQOS_9_0)	= 0x0000F000;	//dbschqos90
-	*((volatile uint32_t*)DBSC_DBSCHQOS_9_1)	= 0x0000EFFF;	//dbschqos91
-	*((volatile uint32_t*)DBSC_DBSCHQOS_9_2)	= 0x0000D000;	//dbschqos92
-	*((volatile uint32_t*)DBSC_DBSCHQOS_9_3)	= 0x00000000;	//dbschqos93
-	*((volatile uint32_t*)DBSC_DBSCHQOS_13_0)	= 0x0000F000;	//dbschqos130
-	*((volatile uint32_t*)DBSC_DBSCHQOS_13_1)	= 0x0000EFFF;	//dbschqos131
-	*((volatile uint32_t*)DBSC_DBSCHQOS_13_2)	= 0x0000E800;	//dbschqos132
-	*((volatile uint32_t*)DBSC_DBSCHQOS_13_3)	= 0x00007000;	//dbschqos133
-	*((volatile uint32_t*)DBSC_DBSCHQOS_14_0)	= 0x0000F000;	//dbschqos140
-	*((volatile uint32_t*)DBSC_DBSCHQOS_14_1)	= 0x0000EFFF;	//dbschqos141
-	*((volatile uint32_t*)DBSC_DBSCHQOS_14_2)	= 0x0000E800;	//dbschqos142
-	*((volatile uint32_t*)DBSC_DBSCHQOS_14_3)	= 0x00007000;	//dbschqos143
-	*((volatile uint32_t*)DBSC_DBSCHQOS_15_0)	= 0x000007D0;	//dbschqos150
-	*((volatile uint32_t*)DBSC_DBSCHQOS_15_1)	= 0x000007CF;	//dbschqos151
-	*((volatile uint32_t*)DBSC_DBSCHQOS_15_2)	= 0x000005D0;	//dbschqos152
-	*((volatile uint32_t*)DBSC_DBSCHQOS_15_3)	= 0x000003D0;	//dbschqos153
-#endif
-	*((volatile uint32_t*)DBSC_DBSYSCONF1)		= 0x00000002;	//dbsysconf1 freqratio=2.
-	*((volatile uint32_t*)DBSC_DBCAM0CNF1)		= 0x00044218;	//wbkwait(0004), wbkmdhi(4,2),wbkmdlo(1,8)
-	*((volatile uint32_t*)DBSC_DBCAM0CNF2)		= 0x00000284;	//rg_scexp[15:0] 0,0(fillunit),8(dirtymax),4(dirtymin)
-#if	DDR_ES1px==1
-#ifdef	DDR_DEBUG_ES1P1
-		if(((*((volatile uint32_t*)0xFFF00044)) & 0x00007FFF ) != 0x00004F00) {
-			*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s=8 tccd=8
-			*((volatile uint32_t*)DBSC_DBTR23)	= 0x00000002;	//dbtr23
-			*((volatile uint32_t*)DBSC_DBMONCONF4 )  = 0x00700000 | (*((volatile uint32_t*)DBSC_DBMONCONF4 ));
-		}
-#else
-		//ES1.1 : rg_mnstatsel setting change
-		*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s=8 tccd=8
-		*((volatile uint32_t*)DBSC_DBTR23)	= 0x00000002;	//dbtr23
-		*((volatile uint32_t*)DBSC_DBMONCONF4 )  = 0x00700000 | (*((volatile uint32_t*)DBSC_DBMONCONF4 ));
-#endif
-#else	// ES1px==0
-#ifdef	DDR_DEBUG_ES1P1
-		if(((*((volatile uint32_t*)0xFFF00044)) & 0x00007FFF ) != 0x00004F00) {
-			*((volatile uint32_t*)DBSC_DBTR21)	= 0x00080008;	//dbtr21 tccd_s=8 tccd=8
-			*((volatile uint32_t*)DBSC_DBTR23)	= 0x00000002;	//dbtr23
-			*((volatile uint32_t*)DBSC_DBMONCONF4 )  = 0x00700000 | (*((volatile uint32_t*)DBSC_DBMONCONF4 ));
-		}
-#endif
-#endif
-	if(freq>0x53)
-	{
-		// DDR3200
-#ifdef	DDR_QOSSETTING
-		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//stop_tolerance, independent of dram freq
-		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00000048;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
-		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x111f1fff;	//rd-wr/wr-rd toggle count, independent of dram freq
-#endif
-		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x18030d09;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
-		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x090a080c;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
-	}
-	else if(freq>0x47)
-	{
-		// DDR2800
-#ifdef	DDR_QOSSETTING
-		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//stop_tolerance, independent of dram freq
-		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00018248;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
-		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x000F0FFF;	//rd-wr/wr-rd toggle count, independent of dram freq
-#endif
-//		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x180b1508;	//[31:24]=trc/2.5=18   ; [23:16]=trda->act/2.5=11; [15:8]=twra->act/2.5=21; [7:0]=trp/2.5=8
-		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x180b1408;	//[31:24]=trc/2.5=18   ; [23:16]=trda->act/2.5=11; [15:8]=twra->act/2.5=21; [7:0]=trp/2.5=8
-		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x0a0b080C;	//[31:24]=trdwr/2.5=9 ; [23:16]=twrrd/2.5=16   ; [15:8]=trcd/2.5=8     ; [7:0]=asyncofs
-	}
-	else if(freq>0x2f)
-	{
-		// DDR2400
-#ifdef	DDR_QOSSETTING
-		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0x22421111;	//stop_tolerance, independent of dram freq
-		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00180034;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
-		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x012F1123;	//rd-wr/wr-rd toggle count, independent of dram freq
-#endif
-		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x180B1708;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
-		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x0808070C;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
-	}
-	else
-	{
-#ifdef	DDR_QOSSETTING
-		*((volatile uint32_t*)DBSC_DBSCHRW0)	= 0xF7311111;	//stop_tolerance, independent of dram freq
-		*((volatile uint32_t*)DBSC_DBSCHRW1)	= 0x00000024;	//[15: 8]=trfcpb/4; [ 7: 0]=trfcab/4   ;
-		*((volatile uint32_t*)DBSC_SCFCTST2)	= 0x000F0FFF;	//rd-wr/wr-rd toggle count, independent of dram freq
-#endif
-		*((volatile uint32_t*)DBSC_SCFCTST0)	= 0x0c020905;	//[31:24]=trc/4   ; [23:16]=trda->act/4; [15:8]=twra->act/4; [7:0]=trp/4
-		*((volatile uint32_t*)DBSC_SCFCTST1)	= 0x0508040C;	//[31:24]=trdwr/4 ; [23:16]=twrrd/4    ; [15:8]=trcd/4     ; [7:0]=asyncofs
-	}
-}
-static void pvt_manual_update(uint32_t flag)
-{
-	if(flag&0x1) {REG_DDRPHY_WRITE(0,0x702,REG_DDRPHY_READ(0,0x702) | (1<<16));};
-	if(flag&0x2) {REG_DDRPHY_WRITE(1,0x702,REG_DDRPHY_READ(1,0x702) | (1<<16));};
-	if(flag&0x4) {REG_DDRPHY_WRITE(2,0x702,REG_DDRPHY_READ(2,0x702) | (1<<16));};
-	if(flag&0x8) {REG_DDRPHY_WRITE(3,0x702,REG_DDRPHY_READ(3,0x702) | (1<<16));};
-	if(flag&0x10) {REG_DDRPHY_WRITE(0,0x732,REG_DDRPHY_READ(0,0x732) | (1<<16));};
-	if(flag&0x20) {REG_DDRPHY_WRITE(1,0x732,REG_DDRPHY_READ(1,0x732) | (1<<16));};
-	if(flag&0x40) {REG_DDRPHY_WRITE(2,0x732,REG_DDRPHY_READ(2,0x732) | (1<<16));};
-	if(flag&0x80) {REG_DDRPHY_WRITE(3,0x732,REG_DDRPHY_READ(3,0x732) | (1<<16));};
-}
-static void set_cacs_delay()
-{
-	uint32_t i,f,dataL;
-	REG_DDRPHY_WRITE (0,0x00000700,0x0301);
-	REG_DDRPHY_WRITE (1,0x00000700,0x0301);
-	REG_DDRPHY_WRITE (2,0x00000700,0x0301);
-	REG_DDRPHY_WRITE (3,0x00000700,0x0301);
-	for (i=0;i<DRAM_CH_CNT;i++)
-	{
-		for(f=0;f<2;f++)
-		{
-			REG_DDRPHY_WRITE(i,0x700,dataL=((REG_DDRPHY_READ(i,0x700) & 0xfffffcfe) | (f<<8)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[0][0],dataL=((DDR_CA_DELAY[0][1] & 0x000000ff) | (DDR_CAD<<8)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[1][0],dataL=((DDR_CA_DELAY[1][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[2][0],dataL=((DDR_CA_DELAY[2][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[3][0],dataL=((DDR_CA_DELAY[3][1] & 0x000f0000) | (DDR_CAD<<0)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[0][0]+0x80,dataL=((DDR_CA_DELAY[0][1] & 0x000000ff) | (DDR_CAD<<8)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[1][0]+0x80,dataL=((DDR_CA_DELAY[1][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[2][0]+0x80,dataL=((DDR_CA_DELAY[2][1] & 0x00000000) | (DDR_CAD<<16) | (DDR_CAD<<0)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[3][0]+0x80,dataL=((DDR_CA_DELAY[3][1] & 0x000f0000) | (DDR_CAD<<0)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[4][0],dataL=((DDR_CA_DELAY[4][1] & 0x000000ff) | (DDR_GRP_A<<8)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[5][0],dataL=((DDR_CA_DELAY[5][1] & 0x00000000) | (DDR_GRP_B<<16) | (DDR_GRP_A<<0)) );
-			REG_DDRPHY_WRITE(i,DDR_CA_DELAY[6][0],dataL=((DDR_CA_DELAY[6][1] & 0x00000000) | (DDR_GRP_B<<0)) );
-		}
-		REG_DDRPHY_WRITE(i,0x700,dataL=((REG_DDRPHY_READ(i,0x700) & 0xfffffffe) | 1) );
-	}
-	for (i=0;i<DRAM_CH_CNT;i++)
-	{
-		REG_DDRPHY_WRITE(i,0x702,dataL=((REG_DDRPHY_READ(i,0x702) & 0xfeffffff) | (DDR_LP4_BOOT_DISABLE<<24) ) );
-		REG_DDRPHY_WRITE(i,0x601,dataL=((REG_DDRPHY_READ(i,0x601) & 0xf800ffff) | (DDR_BPCAD<<16)) );
-		REG_DDRPHY_WRITE(i,0x681,dataL=((REG_DDRPHY_READ(i,0x681) & 0xf800ffff) | (DDR_BPCAD<<16)) );
-		REG_DDRPHY_WRITE(i,0x701,dataL=((REG_DDRPHY_READ(i,0x701) & 0xf800ffff) | (DDR_BPGRP<<16)) );
-		REG_DDRPHY_WRITE(i,0x680,dataL=((REG_DDRPHY_READ(i,0x680) & 0xe0e0e0e0) | 0x05050505) );
-		REG_DDRPHY_WRITE(i,0x681,dataL=((REG_DDRPHY_READ(i,0x681) & 0xffffe0e0) | 0x00000505) );
-	}
-}
-static void _rx_cal_code_set(uint32_t ch, uint32_t slice, uint8_t _cal_code_up[][4][16],uint8_t _cal_code_dn[][4][16])
-{
-	uint32_t i;
-	uint32_t code;
-	for(i=0;i<6;i++)
-	{
-		code=((      cal_code_up[ch][slice][i*2+1] &0x3f) <<22)
-		    |((      cal_code_dn[ch][slice][i*2+1] &0x3f) <<16)
-			|((      cal_code_up[ch][slice][i*2]   &0x3f) << 6)
-		    |((      cal_code_dn[ch][slice][i*2]   &0x3f) << 0);
-		REG_DDRPHY_WRITE(ch,0x434+i+slice*0x80,code);
-	}
-}
-static void rx_cal_manual1(uint32_t chmask)
-{
-	uint32_t ch,slice;
-	uint32_t index;
-	uint32_t trial;
-	uint16_t cal_obs;
-	uint32_t rx_cal_val;
-	uint32_t NS_WA;
-	uint32_t regadd, o_dataL,dataL;
-	rx_cal_val = DDR_RX_CAL_MAN&0x3f;
-	if(DDR_RX_CAL_MAN&0x200)NS_WA=1;
-	else NS_WA=0;
-	for(ch=0;ch<DRAM_CH_CNT;ch++)
-	{
-		for(slice=0;slice<4;slice++)
-		{
-			REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice) | (1<<16));
-			REG_DDRPHY_WRITE(ch,0x433+0x80*slice,REG_DDRPHY_READ(ch,0x433+0x80*slice)|0x100);
-			for(index=0;index<16;index++)
-			{
-				cal_code_up[ch][slice][index]=rx_cal_val;
-				cal_code_dn[ch][slice][index]=rx_cal_val;
-				fst1[ch][slice][index]=0xff;
-				lst0[ch][slice][index]=0xff;
-				for(trial=0;trial<128;trial+=32)
-					val[ch][slice][index][trial/32]=0;
-			}
-			_rx_cal_code_set(ch,slice,cal_code_up,cal_code_dn);
-		}
-	}
-	for(trial=0;trial<2*rx_cal_val;trial++)
-	{
-		for(ch=0;ch<DRAM_CH_CNT;ch++)
-		{
-			if(!(chmask & (1<<ch)))continue;
-			for(slice=0;slice<4;slice++)
-			{
-				for(index=0;index<11;index++)
-				{
-					if(trial>=rx_cal_val)
-					{
-						cal_code_up[ch][slice][index]=rx_cal_val;
-						cal_code_dn[ch][slice][index]=2*rx_cal_val-trial;
-					}
-					else
-					{
-						cal_code_up[ch][slice][index]=trial;
-						cal_code_dn[ch][slice][index]=rx_cal_val;
-					}
-				}
-				_rx_cal_code_set(ch,slice,cal_code_up,cal_code_dn);
-			}
-		}
-		for(ch=0;ch<DRAM_CH_CNT;ch++)
-		{
-			for(slice=0;slice<4;slice++)
-			{
-				cal_obs = (uint16_t)(REG_DDRPHY_READ(ch,0x439+0x80*slice)>>16);
-				for(index=0;index<11;index++)
-				{
-					if(cal_obs&(1<<index) )
-					{
-						val[ch][slice][index][trial/32]|=(1ULL<<trial%32);
-					}
-					else
-					{
-						val[ch][slice][index][trial/32]&=~(1ULL<<trial%32);
-					}
-					if(((ch==0 || ch==3)&&(slice==2||slice==3)) || !NS_WA)
-					{
-						if(cal_obs&(1<<index) )
-						{
-							if(fst1[ch][slice][index]==0xff)fst1[ch][slice][index]=trial;
-						}
-						else
-						{
-							lst0[ch][slice][index]=trial;
-						}
-					}
-					else
-					{
-						if(!(cal_obs&(1<<index) ))
-						{
-							if(fst1[ch][slice][index]==0xff)fst1[ch][slice][index]=trial;
-						}
-						else
-						{
-							lst0[ch][slice][index]=trial;
-						}
-					}
-				}
-			}
-		}
-	}
-	for(ch=0;ch<DRAM_CH_CNT;ch++)
-	{
-		for(slice=0;slice<4;slice++)
-		{
-			for(index=0;index<16;index++)
-			{
-				if(fst1[ch][slice][index]==0xff || lst0[ch][slice][index]==0xff)
-				{
-					cal_code_up[ch][slice][index]=rx_cal_val;
-					cal_code_dn[ch][slice][index]=rx_cal_val;
-				}
-				else
-				{
-					trial=(fst1[ch][slice][index]+lst0[ch][slice][index])>>1;
-					if(trial>=rx_cal_val)
-					{
-						cal_code_up[ch][slice][index]=rx_cal_val;
-						cal_code_dn[ch][slice][index]=2*rx_cal_val-trial;
-					}
-					else
-					{
-						cal_code_up[ch][slice][index]=trial;
-						cal_code_dn[ch][slice][index]=rx_cal_val;
-					}
-				}
-			}
-			_rx_cal_code_set(ch,slice,cal_code_up,cal_code_dn);
-		}
-	}
-	for(ch=0;ch<DRAM_CH_CNT;ch++)
-	{
-		for(slice=0;slice<4;slice++)
-		{
-			REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice)&~(1<<16));
-			REG_DDRPHY_WRITE(ch,0x433+0x80*slice,REG_DDRPHY_READ(ch,0x433+0x80*slice)&~0x100);
-		}
-	}
-	if(1)
-	{
-		for(ch=0;ch<DRAM_CH_CNT;ch++)
-		{
-			for(slice=0;slice<4;slice++)
-			{
-				for(index=0;index<11;index++)
-				{
-					regadd=0x434+0x80*slice+index/2;
-					o_dataL=REG_DDRPHY_READ(ch,regadd);
-					if(index%2)dataL=(o_dataL>>16);
-					else dataL=o_dataL;
-					dataL&=0xffff;
-				}
-			}
-		}
-	}
-}
-static void mode_register_set(uint32_t freq,uintptr_t phychno,uint32_t mr13_val)
-{
-	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040d00|(0x00100000 * phychno)|mr13_val;
-	WaitDBCMD();
-	if(freq>0x47)
-	{
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401d4|(0x00100000 * phychno);
-	}
-	else if (freq > 0x2f)
-	{
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401c4|(0x00100000 * phychno);
-	}
-	else
-	{
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e0401a4|(0x00100000 * phychno);
-	}
-	WaitDBCMD();
-	if(freq>0x47)
-	{
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e04022e|(0x00100000 * phychno);
-	}
-	else if (freq > 0x2f)
-	{
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040224|(0x00100000 * phychno);
-	}
-	else
-	{
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040252|(0x00100000 * phychno);
-	}
-	WaitDBCMD();
-	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040300|(0x00100000 * phychno)|DDR_MR3;
-	WaitDBCMD();
-	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040b00|(0x00100000 * phychno)|DDR_MR11;
-	WaitDBCMD();
-	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040c11|(0x00100000 * phychno);
-	WaitDBCMD();
-	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040e11|(0x00100000 * phychno);
-	WaitDBCMD();
-	*((volatile uint32_t*)DBSC_DBCMD) = 0x0e041600|(0x00100000 * phychno)|DDR_MR22;
-	WaitDBCMD();
-}
-static void _set_reg(uint32_t ch_mask, uint32_t regadd, uint32_t pos, uint32_t width, uint32_t val)
-{
-	int ch;
-	uint32_t dataL;
-	uintptr_t valids;
-	uintptr_t valids_shift;
-	valids=(1ULL<<width)-1;
-	valids_shift = valids<<pos;
-	for(ch=0;ch<DRAM_CH_CNT;ch++)
-	{
-		if(!((1<<ch)&ch_mask))continue;
-		dataL=REG_DDRPHY_READ(ch,regadd);
-		dataL=(dataL&~valids_shift) | ((val&valids)<<pos);
-		REG_DDRPHY_WRITE(ch,regadd,dataL);
-	}
-}
-static void pvt_lvl_enable_set(uint32_t go)
-{
-	uint32_t i;
-	for(i=0;i<DRAM_CH_CNT;i++)
-	{
-		if((DDR_LVLEN&go)&0x00000001)
-		{
-			REG_DDRPHY_WRITE(i,0x25d,REG_DDRPHY_READ(i,0x25d) | (1ULL<<8));
-		}
-		else
-		{
-			REG_DDRPHY_WRITE(i,0x25d,REG_DDRPHY_READ(i,0x25d) &~(1ULL<<8));
-		}
-		if((DDR_LVLEN&go)&0x00000002)
-		{
-			REG_DDRPHY_WRITE(i,0x23a,REG_DDRPHY_READ(i,0x23a) | (1ULL<<24));
-		}
-		else
-		{
-			REG_DDRPHY_WRITE(i,0x23a,REG_DDRPHY_READ(i,0x23a) &~(1ULL<<24));
-		}
-		if((DDR_LVLEN&go)&0x00000004)
-		{
-			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) | (1ULL<<24));
-		}
-		else
-		{
-			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) &~(1ULL<<24));
-		}
-		if((DDR_LVLEN&go)&0x00000008)
-		{
-			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) | (1ULL<<16));
-		}
-		else
-		{
-			REG_DDRPHY_WRITE(i,0x24d,REG_DDRPHY_READ(i,0x24d) &~(1ULL<<16));
-		}
-		if((DDR_LVLEN&go)&0x00000010)
-		{
-			REG_DDRPHY_WRITE(i,0x275,REG_DDRPHY_READ(i,0x275) | (1ULL<<16));
-		}
-		else
-		{
-			REG_DDRPHY_WRITE(i,0x275,REG_DDRPHY_READ(i,0x275) &~(1ULL<<16));
-		}
-		if((DDR_LVLEN&go)&0x00000020)
-		{
-			REG_DDRPHY_WRITE(i,0x703,REG_DDRPHY_READ(i,0x703) | (1));
-		}
-		else
-		{
-			REG_DDRPHY_WRITE(i,0x703,REG_DDRPHY_READ(i,0x703) &~(1));
-		}
-	}
-}
-static void pvt_freq_change_ack(uint32_t freq, uintptr_t phychno, uint32_t freq_flag)
-{
-	uint32_t dataL;
-	uint32_t j;
-	dsb_sev();
-	*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = freq_flag;
-	dataL=*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno));
-	dsb_sev();
-	j = *((volatile uint32_t*)CPG_PLL3CR);
-	dsb_sev();
-	j = (j&0x00ffff7f) | ((freq & 0xff) << 24)| ((freq_flag == 0) << 7);
-	*((volatile uint32_t*)CPG_PLL3CR) = j;
-	dsb_sev();
-	j = *((volatile uint32_t*)CPG_PLL3CR);
-	dsb_sev();
-	do {
-		dataL=*((volatile uint32_t*)CPG_PLLECR);
-	} while( (dataL&0x1f00)!=0x1f00 );
-	*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-	dataL=*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno));
-	*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x00000000;
-	dsb_sev();
-}
-static uint32_t pvt_pi_training_go_all_o(uint32_t freq)
-{
-	uint32_t dataL;
-	uint32_t phytrainingok;
-	uint32_t retry;
-	uint32_t pll_status[4];
-	uint32_t wait_count[4];
-	uintptr_t phychno;
-	if(DDR_TVAL1==0)
-	{
-		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-		{
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
-			dsb_sev();
-		}
-	}
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-	{
-		if( (DDR_PHYVALID&(1<<phychno))==0 )
-		{
-			continue;
-		}
-		REG_DDRPHY_WRITE(phychno, 0x200, 0x20410B01);
-		if(DDR_TVAL1==1)
-		{
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
-			dsb_sev();
-		}
-	}
-	dsb_sev();
-	if(DDR_TVAL1==2)
-	{
-		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-		{
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
-			dsb_sev();
-		}
-	}
-	phytrainingok=0;
-	retry=0;
-	pll_status[0]=0;
-	pll_status[1]=0;
-	pll_status[2]=0;
-	pll_status[3]=0;
-	while(1)
-	{
-		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-		{
-			if(DDR_PHYVALID&phytrainingok&(1<<phychno))
-			{
-				continue;
-			}
-			if(pll_status[phychno]==0)
-			{
-				dataL = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+phychno*0x100));
-				if((dataL & 0x0000001F) == 0x0)
-				{
-					pll_status[phychno]=1;
-					wait_count[phychno]=1000;
-					pvt_freq_change_ack(freq,phychno,0);
-					retry=0;
-				}
-			}
-			else if(pll_status[phychno]==1)
-			{
-				dataL = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+phychno*0x100));
-				if((dataL & 0x0000001F) == 0x1F)
-				{
-					pll_status[phychno]=2;
-					wait_count[phychno]=1000;
-					retry=0;
-				}
-				else
-				{
-					wait_count[phychno]--;
-					if(wait_count[phychno]==0)
-					{
-						pvt_freq_change_ack(freq,phychno,2);
-						wait_count[phychno]=1000;
-					}
-				}
-			}
-			else
-			{
-				if(wait_count[phychno]>0)
-				{
-					wait_count[phychno]--;
-					dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-					if(dataL&0x1)
-					{
-						phytrainingok |= (0x1<<phychno);
-						retry=0;
-					}
-				}
-				else
-				{
-					dataL = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+phychno*0x100));
-					if((dataL & 0x0000001F) == 0x00)
-					{
-						pll_status[phychno]=1;
-						pvt_freq_change_ack(freq,phychno,0);
-						wait_count[phychno]=1000;
-						retry=0;
-					}
-					else
-					{
-						wait_count[phychno]=1000;
-					}
-				}
-			}
-		}
-		if( (DDR_PHYVALID& phytrainingok&0xf)==0xf )
-		{
-			break;
-		}
-		retry++;
-		if(retry==10000)
-		{
-			break;
-		}
-	}
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-	{
-		dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-		REG_DDRPHY_WRITE( phychno, 0x29c, dataL);
-	}
-	return phytrainingok;
-}
-inline void PLL3_FREQ(uint32_t freq, uint32_t freq_flag)
-{
-	uint32_t dataL;
-	dsb_sev();
-	if(freq_flag==0)
-	{
-#ifdef	DDR_LOWFIX
-		dataL = DDR_LOWFIX;
-#else
-		dataL = (freq+1)/DDR_LOWDIV-1;
-#endif
-	}
-	else
-	{
-		dataL = (freq);
-	}
-	dataL = (dataL<<24);
-	*((volatile uint32_t*)CPG_CPGWPR) = ~dataL;
-	*((volatile uint32_t*)CPG_PLL3CR) =  dataL;
-	dsb_sev();
-	do {
-		dataL=*((volatile uint32_t*)CPG_PLLECR);
-	} while( (dataL&0x1f00)!=0x1f00 );
-}
-#define TR_ERR 4000
-#define TR_MAX (TR_ERR*2)
-#define TE_ERR 10000
-#define TE_MAX (TE_ERR*2)
-uint32_t pvt_pi_training_go_all(uint32_t freq)
-{
-	uint32_t flag,i,j;
-	uint32_t dataL;
-	uint32_t phytrainingok;
-	uint32_t retry;
-	uintptr_t phychno;
-	uint32_t FREQ_H;
-	FREQ_H=1;
-	PLL3_FREQ(freq,0);
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-	{
-		*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
-		dsb_sev();
-	}
-	if(DDR_TVAL0&0x100)
-	{
-		change_lpddr4_en(0xf,0);
-	}
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-	{
-		if(DDR_TVAL0&0x1)
-		{
-			REG_DDRPHY_WRITE(phychno, 0x268, (REG_DDRPHY_READ(phychno,0x268)&0xffffff00) | 0xff);
-		}
-		if(DDR_TVAL0&0x2)
-		{
-			REG_DDRPHY_WRITE(phychno, 0x26D, (REG_DDRPHY_READ(phychno,0x26D)&0xc0c0ffff) | (0x18<<24) | (0x18<<16));
-			REG_DDRPHY_WRITE(phychno, 0x26E, (REG_DDRPHY_READ(phychno,0x26E)&0xffffffc0) | (0x18<<0));
-		}
-		if(DDR_TVAL0&0x4)
-		{
-			REG_DDRPHY_WRITE(phychno, 0x262, (REG_DDRPHY_READ(phychno,0x262)&0xfc00ffff) | (0x18e<<0));
-			REG_DDRPHY_WRITE(phychno, 0x263, (REG_DDRPHY_READ(phychno,0x263)&0xfffffc00) | (0x18e<<0));
-			REG_DDRPHY_WRITE(phychno, 0x264, (REG_DDRPHY_READ(phychno,0x264)&0xfc00fc00) | (0x18e<<16) | (0x18e<<0));
-			REG_DDRPHY_WRITE(phychno, 0x266, (REG_DDRPHY_READ(phychno,0x266)&0xfffffc00) | (0x18e<<0));
-		}
-		if(DDR_TVAL0&0x8)
-		{
-			REG_DDRPHY_WRITE(phychno, 0x25f, (REG_DDRPHY_READ(phychno,0x25f)&0xc000ffff) | (0x3fff<<16));
-			REG_DDRPHY_WRITE(phychno, 0x260, (REG_DDRPHY_READ(phychno,0x260)&0xffc000ff) | (0x3fff<<8));
-			REG_DDRPHY_WRITE(phychno, 0x261, (REG_DDRPHY_READ(phychno,0x261)&0xffffc000) | (0x3fff<<0));
-		}
-		if(DDR_TVAL0&0x10)
-		{
-			REG_DDRPHY_WRITE(phychno, 0x267, (REG_DDRPHY_READ(phychno,0x267)&0x00ffffff) | (0xff<<24));
-		}
-		if(DDR_TVAL0&0x20)
-		{
-			REG_DDRPHY_WRITE(phychno, 0x269, (REG_DDRPHY_READ(phychno,0x269)&0xfffffff0) | (0xf<<0));
-		}
-		if(DDR_TVAL0&0x40)
-		{
-			REG_DDRPHY_WRITE(phychno, 0x26d, (REG_DDRPHY_READ(phychno,0x26d)&0xfffffffe) | (0x1<<0));
-		}
-		if(DDR_TVAL0&0x100)
-		{
-			for(i=0;i<DRAM_CH_CNT;i++)
-			{
-				REG_DDRPHY_WRITE(phychno, 0x44e + 0x80*i, REG_DDRPHY_READ(phychno, 0x44e + 0x80*i)|1);
-			}
-		}
-		for(i=0;i<4;i++)
-		{
-			j=((REG_DDRPHY_READ(phychno, 0x414 + 0x80*i)>>24)+((DDR_TVAL0>>12)&0x0f))&0x0f;
-			REG_DDRPHY_WRITE(phychno, 0x414 + 0x80*i, (REG_DDRPHY_READ(phychno, 0x414 + 0x80*i)&0xf0ffffff) | (j<<24));
-		}
-	}
-	if(DDR_TVAL0&0x80)
-	{
-		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-		{
-			REG_DDRPHY_WRITE(phychno, 0x700, (REG_DDRPHY_READ(phychno,0x700)&0xfffffcfe) | (0x2<<8) | (0x0<<0));
-		}
-	}
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-	{
-		int slice;
-		if(DDR_PHYVALID&(1<<phychno))
-		{
-		}
-		else
-		{
-			continue;
-		}
-		for(slice=0;slice<4;slice++)
-		{
-			for(i=0;i<4;i++)
-			{
-				REG_DDRPHY_WRITE(phychno, 0x409+0x80*slice, (REG_DDRPHY_READ(phychno, 0x409+0x80*slice) | (1<<24)));
-				REG_DDRPHY_WRITE(phychno, 0x412+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x412+0x80*slice)  & 0xfff8ffff) | 0));
-				REG_DDRPHY_WRITE(phychno, 0x413+0x80*slice, ((REG_DDRPHY_READ(phychno, 0x413+0x80*slice)  & 0xfff0f0ff) | (9<<16) | (9<<16)));
-				dataL=REG_DDRPHY_READ(phychno, 0x423+0x80*slice);
-				dataL=REG_DDRPHY_READ(phychno, 0x425+0x80*slice);
-			}
-		}
-	}
-	phytrainingok=DDR_PHYVALID;
-	if(DDR_UPDT_WA&0x1000)
-	{
-		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-		{
-			if(!(phytrainingok&(1<<phychno)))continue;
-			*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x200;
-			dsb_sev();
-			*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
-			retry=0;
-			do {
-				dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
-				retry++;
-			} while(dataL && retry<TR_MAX);
-			if(retry>=TR_ERR)
-			{
-				phytrainingok&=~(1<<phychno);
-			}
-		}
-	}
-	else
-	{
-		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-		{
-			if(!(DDR_PHYVALID&(1<<phychno)))continue;
-			*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x200;
-			dsb_sev();
-			*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
-		}
-		do {
-			dataL  = 0;
-			if(DDR_PHYVALID&(1<<0)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-			if(DDR_PHYVALID&(1<<1)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-			if(DDR_PHYVALID&(1<<2)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-			if(DDR_PHYVALID&(1<<3)) dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-		} while(dataL);
-	}
-	if(DDR_LVLEN&0x21)
-	{
-		if(DDR_TVAL0&0x100)
-		{
-			change_lpddr4_en(0xf,0);
-		}
-		dsb_sev();
-		dsb_sev();
-		if(!(DDR_UPDT_WA&0x2000))
-		{
-			PLL3_FREQ(freq,FREQ_H);
-			dsb_sev();
-			dsb_sev();
-		}
-		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-		{
-			if(!(phytrainingok&(1<<phychno)))continue;
-			*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = FREQ_H;
-			dsb_sev();
-			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-			dsb_sev();
-			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
-			dsb_sev();
-			if(DDR_UPDT_WA&0x800)
-			{
-				do {
-					dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
-				} while(dataL!=0x1f);
-				do {
-					dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
-				} while(dataL);
-			}
-		}
-		if(!(DDR_UPDT_WA&0x800))
-		{
-			do {
-				dataL=0x1f;
-				if(phytrainingok&(1<<0))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-				if(phytrainingok&(1<<1))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-				if(phytrainingok&(1<<2))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-				if(phytrainingok&(1<<3))dataL &= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-			} while(dataL!=0x1f);
-			do {
-				dataL  = 0;
-				if(phytrainingok&(1<<0))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-				if(phytrainingok&(1<<1))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-				if(phytrainingok&(1<<2))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-				if(phytrainingok&(1<<3))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-			} while(dataL);
-		}
-		if(DDR_TVAL0&0x200)
-		{
-			change_lpddr4_en(0xf,0);
-		}
-		dsb_sev();
-		dsb_sev();
-		dsb_sev();
-		PLL3_FREQ(freq,0);
-		dsb_sev();
-		dsb_sev();
-		dsb_sev();
-		for(phychno=0;phychno<DRAM_CH_CNT;phychno++){
-			if(!(phytrainingok&(1<<phychno)))continue;
-			*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =0;
-			dsb_sev();
-			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-			dsb_sev();
-			*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
-			dsb_sev();
-			retry=0;
-			do {
-				dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*phychno)) & 0x1f;
-				retry++;
-			} while(dataL!=0x1f && retry<32);
-		}
-		do {
-			dataL  = 0;
-			if(phytrainingok&(1<<0))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-			if(phytrainingok&(1<<1))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-			if(phytrainingok&(1<<2))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-			if(phytrainingok&(1<<3))dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-		} while(dataL);
-		if(DDR_TVAL0&0x200)
-		{
-			change_lpddr4_en(0xf,1);
-		}
-		dsb_sev();
-		dsb_sev();
-		if(DDR_TVAL0&0x80)
-		{
-			for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-			{
-				REG_DDRPHY_WRITE(phychno, 0x700, (REG_DDRPHY_READ(phychno,0x700)&0xfffffcfe) | (0x2<<8) | (0x1<<0));
-			}
-		}
-		if(DDR_UPDT_WA&0x8000)
-		{
-			if(phytrainingok&(1<<0))		copy_csdelay(0,0);
-			if(phytrainingok&(1<<1))		copy_csdelay(1,2);
-			if(phytrainingok&(1<<2))		copy_csdelay(2,0);
-			if(phytrainingok&(1<<3))		copy_csdelay(3,0);
-			if(phytrainingok&(1<<0))*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF00;
-			if(phytrainingok&(1<<1))*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF00;
-			if(phytrainingok&(1<<2))*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF00;
-			if(phytrainingok&(1<<3))*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF00;
-			dsb_sev();
-			if(phytrainingok&(1<<0))*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF01;
-			if(phytrainingok&(1<<1))*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF01;
-			if(phytrainingok&(1<<2))*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF01;
-			if(phytrainingok&(1<<3))*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF01;
-			dsb_sev();
-			dsb_sev();
-		}
-	}
-	dsb_sev();
-	dsb_sev();
-	dsb_sev();
-	PLL3_FREQ(freq,FREQ_H);
-	dsb_sev();
-	dsb_sev();
-	dsb_sev();
-	for(i=0;i<DRAM_CH_CNT;i++){
-		if(DDR_TVAL1&0x10){
-			phychno=3-i;
-		} else {
-			phychno=i;
-		}
-		if(!(phytrainingok&(1<<phychno)))continue;
-		if(DDR_TVAL1&0x03){
-			uint32_t o_ch,o_slice,o_tmp;
-			o_ch=phychno^0x1;
-			if((DDR_TVAL1&0x03)==1)
-					o_tmp=0x43;
-			else	o_tmp=0x47;
-			for(o_slice=0;o_slice<4;o_slice++){
-				REG_DDRPHY_WRITE(o_ch, 0x408+0x80*o_slice,(REG_DDRPHY_READ(o_ch, 0x408+0x80*o_slice) & 0x00ffffff) | (o_tmp<<24));
-			}
-		}
-		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = FREQ_H;
-		dsb_sev();
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-		dsb_sev();
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
-		dsb_sev();
-		if(DDR_UPDT_WA&0x400)
-		{
-			retry=0;
-			while(retry<TE_MAX)
-			{
-				dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-				if(dataL&0x1)break;
-				retry++;
-			}
-			if(retry>=TE_ERR)
-			{
-				phytrainingok&=~(1<<phychno);
-			}
-		}
-		if(DDR_TVAL1&0x03)
-		{
-			uint32_t o_ch,o_slice,o_tmp;
-			o_ch=phychno^0x1;
-			o_tmp=0x0;
-			for(o_slice=0;o_slice<4;o_slice++){
-				REG_DDRPHY_WRITE(o_ch, 0x408+0x80*o_slice,
-					(REG_DDRPHY_READ (o_ch, 0x408+0x80*o_slice) & 0x00ffffff) | (o_tmp<<24));
-			}
-		}
-	}
-	retry=10000;
-	flag=0;
-	while(retry>0)
-	{
-		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-		{
-			if(!(phytrainingok&(1<<phychno)))continue;
-			if(flag & (1<<phychno))continue;
-			dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-			if(dataL&0x1)
-			{
-				flag |= (0x1<<phychno);
-			}
-		}
-		if((flag&phytrainingok)==phytrainingok)break;
-		retry--;
-	}
-	phytrainingok&=flag;
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-	{
-		dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-		REG_DDRPHY_WRITE( phychno, 0x29c, dataL);
-	}
-	return phytrainingok;
-}
-uint32_t pvt_pi_training(uint32_t freq)
-{
-	uint32_t phytrainingok=0;
-	if(1)
-	{
-		pvt_lvl_enable_set(0x3f);
-		if(DDR_UPDT_WA&0x4000)
-		{
-			phytrainingok = pvt_pi_training_go_all_soft(freq);
-		}
-		else if(DDR_UPDT_WA&0x100)
-		{
-			phytrainingok = pvt_pi_training_go_all_o(freq);
-		}
-		else
-		{
-			phytrainingok = pvt_pi_training_go_all(freq);
-		}
-		REG_DDRPHY_WRITE (0,0x00000700,0x0301);
-		REG_DDRPHY_WRITE (1,0x00000700,0x0301);
-		REG_DDRPHY_WRITE (2,0x00000700,0x0301);
-		REG_DDRPHY_WRITE (3,0x00000700,0x0301);
-#ifdef	DDR_WDQLVL_CHAB_SWAP_WAxxxx
-#else
-#ifdef BOARD_SALVATOR_M
-		copy_dqdelay(0 ,0,2);
-		copy_dqdelay(0 ,3,1);
-		copy_dqdelay(3 ,0,2);
-		copy_dqdelay(3 ,3,1);
-#endif
-#ifdef BOARD_SALVATOR_X
-		copy_dqdelay(1 ,1,2);
-		copy_dqdelay(1 ,3,0);
-		copy_dqdelay(2 ,1,3);
-		copy_dqdelay(2 ,2,0);
-		copy_dqdelay(3 ,1,3);
-		copy_dqdelay(3 ,2,0);
-#endif
-#endif
-		if(DDR_LVLEN&0x20)
-		{
-			if(DDR_CALVLSIDE== 0x0)
-			{
-				copy_csdelay(0,0);
-				copy_csdelay(1,0);
-				copy_csdelay(2,0);
-				copy_csdelay(3,0);
-			}
-			else if(DDR_CALVLSIDE== 0x1)
-			{
-				copy_csdelay(0,2);
-				copy_csdelay(1,2);
-				copy_csdelay(2,2);
-				copy_csdelay(3,2);
-			}
-			else
-			{
-				copy_csdelay(0,0);
-				copy_csdelay(1,2);
-				copy_csdelay(2,0);
-				copy_csdelay(3,0);
-			}
-		}
-		if(DDR_LVLEN&0x4)
-		{
-			adjust_rddqsgatedelay(0);
-			adjust_rddqsgatedelay(1);
-			adjust_rddqsgatedelay(2);
-			adjust_rddqsgatedelay(3);
-		}
-	}
-	return phytrainingok;
-}
-static void WaitDBCMD(void)
-{
-	uint32_t dataL;
-	while(1)
-	{
-		dataL = *((volatile uint32_t*)DBSC_DBWAIT);
-		if((dataL & 0x00000001) == 0x0)	break;
-	}
-}
-static void REG_DDRPHY_WRITE ( uintptr_t phyno, uint32_t regadd, uint32_t regdata)
-{
-	uint32_t i;
-
-	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));	
-	dsb_sev();
-	*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno)) = regadd;
-	dsb_sev();
-	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));
-	dsb_sev();
-	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));
-	dsb_sev();
-	*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno)) = regdata;
-	dsb_sev();
-	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
-	dsb_sev();
-	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
-	dsb_sev();
-	(void)i;
-}
-static void change_lpddr4_en(uintptr_t phychno, uint32_t mode)
-{
-	uint32_t i,from,to;
-	uint32_t set,clr;
-	uint32_t dataL;
-	uint32_t addr;
-#ifdef	DDR_LPDDR4_EN_OFF_FIRST
-#else
-	return;
-#endif
-	if(phychno>=4)
-	{
-		from=0; to=3;
-	}
-	else
-	{
-		from=phychno; to=phychno;
-	}
-	for(i=from;i<=to;i++)
-	{
-#ifdef	DDR_LPDDR4_EN_OFF_FIRST
-		set = 1ULL <<14;
-		clr = ~set;
-		if(!mode)
-		{
-			set = 0;
-		};
-		addr=0x71c;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
-		addr=0x71d;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
-		addr=0x723;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
-		addr=0x727;	REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
-#else
-		addr=0x71c;	REG_DDRPHY_WRITE(i,addr,dataL=0x00027B22 );
-		addr=0x71d;	REG_DDRPHY_WRITE(i,addr,dataL=0x00047B22 );
-		addr=0x723;	REG_DDRPHY_WRITE(i,addr,dataL=0x00027B22 );
-		addr=0x727;	REG_DDRPHY_WRITE(i,addr,dataL=0x00027B22 );
-#endif
-	}
-}
-static void copy_csdelay(uint32_t	phychno, uint32_t s_byte)
-{
-	uint32_t	dataL[4];
-	dataL[0] = ((REG_DDRPHY_READ ( phychno, 0x00000712))& 0x000fff00) >> 8;
-	dataL[1] = ((REG_DDRPHY_READ ( phychno, 0x00000713))& 0x00000fff);
-	dataL[2] = ((REG_DDRPHY_READ ( phychno, 0x00000713))& 0x0fff0000) >> 16;
-	dataL[3] = ((REG_DDRPHY_READ ( phychno, 0x00000714))& 0x00000fff);
-	REG_DDRPHY_WRITE (phychno,0x00000712,( dataL[s_byte] << 8) |((REG_DDRPHY_READ ( phychno, 0x00000712)) & 0x0ff));
-	REG_DDRPHY_WRITE (phychno,0x00000713,((dataL[s_byte] << 16)| dataL[s_byte]));
-	REG_DDRPHY_WRITE (phychno,0x00000714,  dataL[s_byte]);
-}
-static void adjust_rddqsgatedelay(uintptr_t phychno)
-{
-	uint32_t	i;
-	uint32_t	s_dataL;
-	uint32_t	d_dataL;
-	uint32_t	teL;
-	uint32_t	leL;
-	uint32_t	meL;
-	uint32_t	fsL;
-	uint32_t	latL,dlyL;
-	uint32_t	maxlatL =0x0;
-	uint32_t	maxdlyL =0x0;
-#ifdef	DDR_DBS_DFI_WA
-	for(i=0;i<4;i++)
-	{
-		leL = (REG_DDRPHY_READ ( phychno, 0x00000429 + 0x80*i)>>16) & 0x3fff;
-		teL = (REG_DDRPHY_READ ( phychno, 0x0000042A + 0x80*i)>>0 ) & 0x3fff;
-		fsL = (REG_DDRPHY_READ ( phychno, 0x00000456 + 0x80*i)>>16) & 0x3ff;
-		meL = (leL+teL)>>1;
-		dlyL = (meL-fsL)&0x1ff;
-		latL = ((meL-fsL)>>9) & 7;
-		if(maxlatL < (dlyL + latL* 0x200))
-		{
-			maxdlyL =dlyL;
-			maxlatL =dlyL + latL* 0x200;
-		}
-	}
-#endif
-	for(i=0;i<4;i++)
-	{
-		leL = (REG_DDRPHY_READ ( phychno, 0x00000429 + 0x80*i)>>16) & 0x3fff;
-		teL = (REG_DDRPHY_READ ( phychno, 0x0000042A + 0x80*i)>>0 ) & 0x3fff;
-		fsL = (REG_DDRPHY_READ ( phychno, 0x00000456 + 0x80*i)>>16 ) & 0x3ff;
-		meL = (leL+teL)>>1;
-		if(meL<fsL)meL=fsL;
-		dlyL = (meL-fsL)&0x1ff;
-		latL = ((meL-fsL)>>9) & 7;
-#ifdef	DDR_DBS_DFI_WA
-		if((maxdlyL > 0xff) & (dlyL < 0x100))
-		{
-			REG_DDRPHY_WRITE ( phychno, 0x0454 + 0x80*i, (REG_DDRPHY_READ ( phychno, 0x00000454 + 0x80*i) + 0x00010000));
-		}
-#endif
-		s_dataL = REG_DDRPHY_READ ( phychno, 0x0000044C + 0x80*i);
-		d_dataL = (s_dataL & 0xff000000) | (latL<<16) | dlyL;
-		REG_DDRPHY_WRITE ( phychno, 0x0000044C + 0x80*i,d_dataL);
-	}
-}
-static void copy_dqdelay(uintptr_t phychno, uint32_t s_byte, uint32_t d_byte)
-{
-	uint32_t	i;
-	uint32_t	s_dataL;
-	uint32_t	d_dataL;
-	for (i=0x43A;i<=0x43E;i++)
-	{
-		if(i==0x43E)
-		{
-			s_dataL = (REG_DDRPHY_READ ( phychno, i+s_byte*0x80)) & 0x0000ffff;
-			d_dataL = (REG_DDRPHY_READ ( phychno, i+d_byte*0x80)) & 0xffff0000;
-			REG_DDRPHY_WRITE (phychno,i+d_byte*0x80,(s_dataL|d_dataL));
-		}
-		else
-		{
-			s_dataL = REG_DDRPHY_READ ( phychno, i+s_byte*0x80);
-			REG_DDRPHY_WRITE (phychno,i+d_byte*0x80,s_dataL);
-		}
-	}
-}
-static uint32_t pvt_pi_training_go_all_soft(uint32_t freq)
-{
-	uint32_t flag;
-	uint32_t dataL;
-	uint32_t phytrainingok;
-	uint32_t retry;
-	uintptr_t phychno;
-	PLL3_FREQ(freq,0);
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-	{
-		*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
-		dsb_sev();
-	}
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-	{
-		*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040 * phychno)) = 0x200;
-		dsb_sev();
-		*((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x040 * phychno)) = 0x20410B01;
-		dsb_sev();
-		dsb_sev();
-		dsb_sev();
-	}
-	do {
-		dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-		dsb_sev();
-	} while(dataL);
-	dsb_sev();
-	dsb_sev();
-	if(!(DDR_UPDT_WA&0x2000))
-	{
-		PLL3_FREQ(freq,2);
-		dsb_sev();
-		dsb_sev();
-	}
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-	{
-		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 2;
-		dsb_sev();
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-		dsb_sev();
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
-		dsb_sev();
-		dsb_sev();
-		dsb_sev();
-	}
-	do {
-		dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-		dsb_sev();
-	} while(dataL);
-	dsb_sev();
-	dsb_sev();
-	PLL3_FREQ(freq,0);
-	dsb_sev();
-	dsb_sev();
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-	{
-		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) =0;
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
-		dsb_sev();
-		dsb_sev();
-	}
-	do {
-		dataL  = *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*0)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*1)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*2)) & 0x1f;
-		dataL |= *((volatile uint32_t*)(DBSC_PLL_LOCK_0+0x100*3)) & 0x1f;
-	} while(dataL);
-	dsb_sev();
-	dsb_sev();
-	PLL3_FREQ(freq,2);
-	dsb_sev();
-	dsb_sev();
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-	{
-		*((volatile uint32_t*)(DBSC_DFI_FREQ_0 +0x040 * phychno)) = 2;
-		dsb_sev();
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0CF20000;
-		dsb_sev();
-		*((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0 + 0x40 * phychno)) = 0x0;
-		dsb_sev();
-		dsb_sev();
-	}
-	retry=100000;
-	flag=0;
-	while(retry>0)
-	{
-		for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-		{
-			if(flag & (1<<phychno))continue;
-			dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-			if(dataL&0x1)
-			{
-				flag |= (0x1<<phychno);
-			}
-		}
-		if((flag&DDR_PHYVALID)==DDR_PHYVALID)break;
-		retry--;
-	}
-	phytrainingok=flag;
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-	{
-		dataL = REG_DDRPHY_READ ( phychno, 0x0000029B);
-		REG_DDRPHY_WRITE( phychno, 0x29c, dataL);
-	}
-	return phytrainingok;
-}
-inline void dsb_sev(void)
-{
-	__asm__ __volatile__ ("dsb sy");
-}
-static uint32_t REG_DDRPHY_READ ( uintptr_t phyno, uint32_t regadd)
-{
-	uint32_t i;
-
-	dsb_sev();
-	*((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno)) = regadd;
-	dsb_sev();
-	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));
-	dsb_sev();
-	i = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));
-	dsb_sev();
-	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
-	dsb_sev();
-	i = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
-	dsb_sev();
-	return i ;
-}
-#ifdef	DDR_DEBUG_VREF
-static uint32_t InitDDR_0917(uint32_t freq, uint32_t vref)
-#else
-static uint32_t InitDDR_0917(uint32_t freq)
-#endif
-{
-	uint32_t i=0;
-	uint32_t j=0;
-	uint32_t k=0;
-	uint32_t dataL=0;
-	uintptr_t phychno=0x0;
-	uint32_t phytrainingok=0x0;
-	uint32_t retry;
-	uint32_t ch,slice;
-#if 1	/* example */
-	uint8_t bkup_mode_cnt;
-	int32_t i2c_dvfs_ret = -1;
-#endif	/* example */
-
-
-#ifdef DDR_BACKUPMODE
-	dataL = *((volatile uint32_t*)GPIO_INDT1);
-	if(dataL & BIT8){
-		ddrBackup = WARM_BOOT;
-	}
-	else{
-		ddrBackup = COLD_BOOT;
-	}
-#endif
-	{
-		*((volatile uint32_t*)DBSC_DBPDCNT0_0) = 0x01;
-		*((volatile uint32_t*)DBSC_DBPDCNT0_1) = 0x01;
-		*((volatile uint32_t*)DBSC_DBPDCNT0_2) = 0x01;
-		*((volatile uint32_t*)DBSC_DBPDCNT0_3) = 0x01;
-		dsb_sev();
-#ifdef	DDR_PLL3ONLY
-		dataL = *((volatile uint32_t*)DBSC_DBKIND);
-		*((volatile uint32_t*)DBSC_DBPDLK_0) = 0x0000A55A;
-		*((volatile uint32_t*)DBSC_DBPDLK_1) = 0x0000A55A;
-		*((volatile uint32_t*)DBSC_DBPDLK_2) = 0x0000A55A;
-		*((volatile uint32_t*)DBSC_DBPDLK_3) = 0x0000A55A;
-		REG_DDRPHY_WRITE(0,0x229,0x0);
-		REG_DDRPHY_WRITE(1,0x229,0x0);
-		REG_DDRPHY_WRITE(2,0x229,0x0);
-		REG_DDRPHY_WRITE(3,0x229,0x0);
-		dataL=	*((volatile uint32_t*)CPG_PLLECR);
-		*((volatile uint32_t*)CPG_CPGWPR) = ~(dataL & 0xFFFFFFF7);
-		*((volatile uint32_t*)CPG_PLLECR) =   dataL & 0xFFFFFFF7;
-		dsb_sev();
-		j = *((volatile uint32_t*)CPG_PLL3CR);
-#ifdef	DDR_LOWFIX
-		j = (j&0x00ffff7f) | ((DDR_LOWFIX & 0xff) << 24);
-#else
-		j = (j&0x00ffff7f) | ((freq & 0xff) << 24) | 0x080;
-#endif
-		*((volatile uint32_t*)CPG_CPGWPR) = ~j;
-		*((volatile uint32_t*)CPG_PLL3CR) =  j;
-		*((volatile uint32_t*)CPG_CPGWPR) = ~(dataL |0x8);
-		*((volatile uint32_t*)CPG_PLLECR) =   dataL |0x8;
-		do {
-			dataL=*((volatile uint32_t*)CPG_PLLECR);
-		} while( (dataL&0x800)==0 );
-		*((volatile uint32_t*)CPG_CPGWPR) = ~0x40000000;
-		do {
-			*((volatile uint32_t*)CPG_SRCR4) = 0x40000000;
-			*((volatile uint32_t*)CPG_SRSTCLR4) = 0x40000000;
-			dataL = *((volatile uint32_t*)DBSC_DBKIND);
-		} while (dataL!=0);
-		REG_DDRPHY_WRITE(0,0x229,0x100);
-		REG_DDRPHY_WRITE(1,0x229,0x100);
-		REG_DDRPHY_WRITE(2,0x229,0x100);
-		REG_DDRPHY_WRITE(3,0x229,0x100);
-#endif
-		pvt_dbsc_regset(freq);
-		*((volatile uint32_t*)DBSC_DBPDCNT0_0) = 0x00;
-		*((volatile uint32_t*)DBSC_DBPDCNT0_1) = 0x00;
-		*((volatile uint32_t*)DBSC_DBPDCNT0_2) = 0x00;
-		*((volatile uint32_t*)DBSC_DBPDCNT0_3) = 0x00;
-		*((volatile uint32_t*)DBSC_DBPDLK_0) = 0x0000A55A;
-		*((volatile uint32_t*)DBSC_DBPDLK_1) = 0x0000A55A;
-		*((volatile uint32_t*)DBSC_DBPDLK_2) = 0x0000A55A;
-		*((volatile uint32_t*)DBSC_DBPDLK_3) = 0x0000A55A;
-		for( i=0; i<DDR_PHY_NUM; i++ )
-		{
-			REG_DDRPHY_WRITE(0,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
-			REG_DDRPHY_WRITE(1,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
-			REG_DDRPHY_WRITE(2,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
-			REG_DDRPHY_WRITE(3,DDR_PHY_suresh[i][0],DDR_PHY_suresh[i][1]);
-		}
-#if	DDR_ES1px==1
-#ifdef	DDR_DEBUG_ES1P1
-		if(((*((volatile uint32_t*)0xFFF00044)) & 0x00007FFF ) != 0x00004F00) {
-			for (i=0;i<DRAM_CH_CNT;i++){
-				REG_DDRPHY_WRITE(i,0x070D,0x00001142);
-				REG_DDRPHY_WRITE(i,0x0715,0x00001142);
-			}
-		}
-#else
-		for (i=0;i<DRAM_CH_CNT;i++){
-			REG_DDRPHY_WRITE(i,0x070D,0x00001142);
-			REG_DDRPHY_WRITE(i,0x0715,0x00001142);
-		}
-#endif
-#else	// DDR_ES1px==0
-#ifdef	DDR_DEBUG_ES1P1
-		if(((*((volatile uint32_t*)0xFFF00044)) & 0x00007FFF ) != 0x00004F00) {
-			for (i=0;i<DRAM_CH_CNT;i++){
-				REG_DDRPHY_WRITE(i,0x070D,0x00001142);
-				REG_DDRPHY_WRITE(i,0x0715,0x00001142);
-			}
-		}
-#endif
-#endif
-#ifdef DDR_2RANK	// 2Rank
-		for(i=0;i<DRAM_CH_CNT;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x229,((REG_DDRPHY_READ(i,0x229) & 0x00ffffff) | ((DDR_CSMAP & 0xf) << 24)));
-			REG_DDRPHY_WRITE(i,0x270,((REG_DDRPHY_READ(i,0x270) & 0xff00ffff) | ((DDR_CSMAP_WDQLVL & 0xf) << 16  )));
-			REG_DDRPHY_WRITE(i,0x24b,((REG_DDRPHY_READ(i,0x24b) & 0xffff00ff) | ((DDR_CSMAP_GTLVL & 0xf) << 8 )));
-			REG_DDRPHY_WRITE(i,0x24b,((REG_DDRPHY_READ(i,0x24b) & 0xffffff00) | ((DDR_CSMAP_RDLVL & 0xf) << 0 )));
-			REG_DDRPHY_WRITE(i,0x23c,((REG_DDRPHY_READ(i,0x23c) & 0xff00ffff) | ((DDR_CSMAP_WRLVL & 0xf) << 16 )));
-#ifdef	BOARD_KRIEK
-			REG_DDRPHY_WRITE(i,0x257,((REG_DDRPHY_READ(i,0x257) & 0xffffff00) | ((DDR_CSMAP_CALVL & 0xF) << 0 )));
-#else
-			REG_DDRPHY_WRITE(i,0x257,((REG_DDRPHY_READ(i,0x257) & 0xffffff00) | ((DDR_CSMAP_CALVL & 0x3) << 0 )));
-#endif
-		}
-#ifdef	BOARD_KRIEK
-#else
-		REG_DDRPHY_WRITE(0,0x257,((REG_DDRPHY_READ(0,0x257) & 0xffffff00) | ((DDR_CSMAP_CALVL &0xf) << 0 )));
-		REG_DDRPHY_WRITE(1,0x257,((REG_DDRPHY_READ(1,0x257) & 0xffffff00) | ((DDR_CSMAP_CALVL &0x3) << 2 )));
-#endif
-#endif
-#ifdef	DDR_DRIVE
-		for( i=0; i<DDR_PHY_DRIVE_TERM_OVERWRITE_NUM; i++ )
-		{
-			REG_DDRPHY_WRITE(0,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
-			REG_DDRPHY_WRITE(1,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
-			REG_DDRPHY_WRITE(2,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
-			REG_DDRPHY_WRITE(3,DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][0],DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[i][1]);
-		}
-#endif
-#ifdef	DDR_TSEL_SELECT
-		{
-			uint32_t adr;
-			for(ch=0;ch<DRAM_CH_CNT;ch++)
-			{
-				for(slice=0;slice<4;slice++)
-				{
-					for(i=0;i<2;i++)
-					{
-						adr=0x404+i+0x80*slice;
-						dataL=REG_DDRPHY_READ(ch,adr);
-#ifdef	DDR_DEBUG_ODTMODE
-						if(((*((volatile uint32_t*)RST_MODEMR) & 0x000A0000))==0x000A0000){
-							dataL=(dataL&0xff000000) | DDR_TSEL_SELECT | 0x000c0000;
-						}else{
-							dataL=(dataL&0xff000000) | DDR_TSEL_SELECT;
-						};
-#else
-						dataL=(dataL&0xff000000) | DDR_TSEL_SELECT;
-#endif
-						REG_DDRPHY_WRITE(ch,adr,dataL);
-					}
-				}
-			}
-		}
-#endif
-		for( i=0; i<DDR_PI_NUM; i++ )
-		{
-			REG_DDRPHY_WRITE(0,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
-			REG_DDRPHY_WRITE(1,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
-			REG_DDRPHY_WRITE(2,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
-			REG_DDRPHY_WRITE(3,DDR_PI_suresh[i][0],DDR_PI_suresh[i][1]);
-		}
-		if(freq>0x53)
-		{
-//										// def 3200
-		}
-		else if(freq>0x47)
-		{
-//			freq2800_reg_set();			// need more tuning
-		}
-		else if(freq>0x2f)
-		{
-//			freq2400_reg_set();			// need more tuning
-		}
-		else
-		{
-			freq1600_reg_set();
-		}
-#ifdef DDR_DEBUG_DBI
-		if(DDR_DEBUG_DBI == 1){
-			for(ch=0;ch<DRAM_CH_CNT;ch++){
-				for(slice=0;slice<4;slice++){
-					REG_DDRPHY_WRITE(ch,0x406+0x80*slice,(REG_DDRPHY_READ(ch,0x406+0x80*slice) | 0x1 ));
-				}
-			}
-			*((volatile uint32_t*)DBSC_DBDBICNT)	= 0x00000001;
-		}
-#endif
-		for( i=0; i<9+5; i++ )
-		{
-			REG_DDRPHY_WRITE(0,DDR_SIP_SWAP_CH0[i][0],DDR_SIP_SWAP_CH0[i][1]);
-			REG_DDRPHY_WRITE(1,DDR_SIP_SWAP_CH1[i][0],DDR_SIP_SWAP_CH1[i][1]);
-			REG_DDRPHY_WRITE(2,DDR_SIP_SWAP_CH2[i][0],DDR_SIP_SWAP_CH2[i][1]);
-			REG_DDRPHY_WRITE(3,DDR_SIP_SWAP_CH3[i][0],DDR_SIP_SWAP_CH3[i][1]);
-		}
-		for (i=0;i<DRAM_CH_CNT;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x40B,REG_DDRPHY_READ(i,0x40B) & (0xfffcffff));
-			REG_DDRPHY_WRITE(i,0x48B,REG_DDRPHY_READ(i,0x48B) & (0xfffcffff));
-			REG_DDRPHY_WRITE(i,0x50B,REG_DDRPHY_READ(i,0x50B) & (0xfffcffff));
-			REG_DDRPHY_WRITE(i,0x58B,REG_DDRPHY_READ(i,0x58B) & (0xfffcffff));
-		}
-		if(DDR_CALVLSIDE== 0x0)
-		{
-			REG_DDRPHY_WRITE(0,0x709,((REG_DDRPHY_READ(0,0x709) & 0xffffff00) | 0x0000010));
-			REG_DDRPHY_WRITE(0,0x257,((REG_DDRPHY_READ(0,0x257) & 0xfffffff0) | 0x0000001));
-			REG_DDRPHY_WRITE(1,0x709,((REG_DDRPHY_READ(1,0x709) & 0xffffff00) | 0x0000011));
-			REG_DDRPHY_WRITE(1,0x257,((REG_DDRPHY_READ(1,0x257) & 0xfffffff0) | 0x0000001));
-			REG_DDRPHY_WRITE(1,0x60c,0x00543210);
-			REG_DDRPHY_WRITE(1,0x421,((REG_DDRPHY_READ(1,0x421) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(1,0x4a1,((REG_DDRPHY_READ(1,0x4a1) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(1,0x521,((REG_DDRPHY_READ(1,0x521) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(1,0x5a1,((REG_DDRPHY_READ(1,0x5a1) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x709,((REG_DDRPHY_READ(2,0x709) & 0xffffff00) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x257,((REG_DDRPHY_READ(2,0x257) & 0xfffffff0) | 0x0000001));
-			REG_DDRPHY_WRITE(2,0x60c,0x00DCBA98);
-			REG_DDRPHY_WRITE(2,0x421,((REG_DDRPHY_READ(2,0x421) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x4a1,((REG_DDRPHY_READ(2,0x4a1) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x521,((REG_DDRPHY_READ(2,0x521) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(2,0x5a1,((REG_DDRPHY_READ(2,0x5a1) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(3,0x709,((REG_DDRPHY_READ(3,0x709) & 0xffffff00) | 0x0000000));
-			REG_DDRPHY_WRITE(3,0x257,((REG_DDRPHY_READ(3,0x257) & 0xfffffff0) | 0x0000001));
-			REG_DDRPHY_WRITE(3,0x60c,0x00DCBA98);
-			REG_DDRPHY_WRITE(3,0x421,((REG_DDRPHY_READ(3,0x421) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(3,0x4a1,((REG_DDRPHY_READ(3,0x4a1) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(3,0x521,((REG_DDRPHY_READ(3,0x521) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(3,0x5a1,((REG_DDRPHY_READ(3,0x5a1) & 0xfffffffe) | 0x0000001));
-		}
-		if(DDR_CALVLSIDE== 0x1)
-		{
-			REG_DDRPHY_WRITE(0,0x709,((REG_DDRPHY_READ(0,0x709) & 0xffffff00) | 0x0000010));
-			REG_DDRPHY_WRITE(0,0x257,((REG_DDRPHY_READ(0,0x257) & 0xfffffff0) | 0x0000004));
-			REG_DDRPHY_WRITE(1,0x709,((REG_DDRPHY_READ(1,0x709) & 0xffffff00) | 0x0000011));
-			REG_DDRPHY_WRITE(1,0x257,((REG_DDRPHY_READ(1,0x257) & 0xfffffff0) | 0x0000004));
-			REG_DDRPHY_WRITE(1,0x60c,0x00DCBA98);
-			REG_DDRPHY_WRITE(1,0x421,((REG_DDRPHY_READ(1,0x421) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(1,0x4a1,((REG_DDRPHY_READ(1,0x4a1) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(1,0x521,((REG_DDRPHY_READ(1,0x521) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(1,0x5a1,((REG_DDRPHY_READ(1,0x5a1) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x709,((REG_DDRPHY_READ(2,0x709) & 0xffffff00) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x257,((REG_DDRPHY_READ(2,0x257) & 0xfffffff0) | 0x0000004));
-			REG_DDRPHY_WRITE(2,0x60c,0x00543210);
-			REG_DDRPHY_WRITE(2,0x421,((REG_DDRPHY_READ(2,0x421) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x4a1,((REG_DDRPHY_READ(2,0x4a1) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(2,0x521,((REG_DDRPHY_READ(2,0x521) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(2,0x5a1,((REG_DDRPHY_READ(2,0x5a1) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(3,0x709,((REG_DDRPHY_READ(3,0x709) & 0xffffff00) | 0x0000000));
-			REG_DDRPHY_WRITE(3,0x257,((REG_DDRPHY_READ(3,0x257) & 0xfffffff0) | 0x0000004));
-			REG_DDRPHY_WRITE(3,0x60c,0x00543210);
-			REG_DDRPHY_WRITE(3,0x421,((REG_DDRPHY_READ(3,0x421) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(3,0x4a1,((REG_DDRPHY_READ(3,0x4a1) & 0xfffffffe) | 0x0000000));
-			REG_DDRPHY_WRITE(3,0x521,((REG_DDRPHY_READ(3,0x521) & 0xfffffffe) | 0x0000001));
-			REG_DDRPHY_WRITE(3,0x5a1,((REG_DDRPHY_READ(3,0x5a1) & 0xfffffffe) | 0x0000001));
-		}
-#ifdef	DDR_DEBUG_VREF
-		for (i=0;i<DRAM_CH_CNT;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x70F,((REG_DDRPHY_READ(i,0x70f) & 0x000000ff)|(vref << 8) ));
-			REG_DDRPHY_WRITE(i,0x710,(vref |(vref << 16) ));
-			REG_DDRPHY_WRITE(i,0x711,(vref |(vref << 16) ));
-		}
-#else
-#ifdef BOARD_KRIEK
-		if(((*((volatile uint32_t*)0xFFF00044)) & 0x00007FFF ) != 0x00004F00) {
-			dataL = 0x0F19;
-		}else {
-			dataL = DDR_VREF;
-		}
-		for (i=0;i<DRAM_CH_CNT;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x70F,((REG_DDRPHY_READ(i,0x70f) & 0x000000ff)|(dataL << 8) ));
-			REG_DDRPHY_WRITE(i,0x710,(dataL |(dataL << 16) ));
-			REG_DDRPHY_WRITE(i,0x711,(dataL |(dataL << 16) ));
-		}
-#else
-		for (i=0;i<DRAM_CH_CNT;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x70F,((REG_DDRPHY_READ(i,0x70f) & 0x000000ff)|(DDR_VREF << 8) ));
-			REG_DDRPHY_WRITE(i,0x710,(DDR_VREF |(DDR_VREF << 16) ));
-			REG_DDRPHY_WRITE(i,0x711,(DDR_VREF |(DDR_VREF << 16) ));
-		}
-#endif
-#endif
-#ifdef	DDR_PAD_BOOST
-		for (i=0;i<DRAM_CH_CNT;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x71B,((REG_DDRPHY_READ(i,0x71B) & 0xfbfffdff) ));
-		}
-#else
-		for (i=0;i<DRAM_CH_CNT;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x71B,((REG_DDRPHY_READ(i,0x71B) | 0x04000200) ));
-		}
-#endif
-#ifdef	DDR_PAD_ADDR_CS_DRIVE
-		for (i=0;i<DRAM_CH_CNT;i++){
-			REG_DDRPHY_WRITE(i,0x71C,DDR_PAD_ADDR_CS_DRIVE);
-			REG_DDRPHY_WRITE(i,0x727,DDR_PAD_ADDR_CS_DRIVE);
-		}
-#endif
-#ifdef	DDR_PAD_CLK_DRIVE
-		for (i=0;i<DRAM_CH_CNT;i++){
-			REG_DDRPHY_WRITE(i,0x71D,DDR_PAD_CLK_DRIVE);
-		}
-#endif
-#ifdef	DDR_ODT_SET
-#ifdef	DDR_DEBUG_ODTMODE
-		j = (*((volatile uint32_t*)RST_MODEMR) & 0x000A0000) >> 17;
-		if(j==0){
-			j = 0x5150;
-		} else if (j == 1) {
-			j = 0x6160;
-		} else if (j == 4) {
-			j = 0x7170;
-		} else {
-			j = 0x5150;
-		};
-		for (i=0;i<DRAM_CH_CNT;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x450,0x41410041 | (j & 0x0000FF00));
-			REG_DDRPHY_WRITE(i,0x4d0,0x41410041 | (j & 0x0000FF00));
-			REG_DDRPHY_WRITE(i,0x550,0x41410041 | (j & 0x0000FF00));
-			REG_DDRPHY_WRITE(i,0x5d0,0x41410041 | (j & 0x0000FF00));
-			REG_DDRPHY_WRITE(i,0x451,0xC0014100 | (j & 0x000000FF));
-			REG_DDRPHY_WRITE(i,0x4d1,0xC0014100 | (j & 0x000000FF));
-			REG_DDRPHY_WRITE(i,0x551,0xC0014100 | (j & 0x000000FF));
-			REG_DDRPHY_WRITE(i,0x5d1,0xC0014100 | (j & 0x000000FF));
-		}
-#else
-		for (i=0;i<DRAM_CH_CNT;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x450,0x41410041 | (DDR_ODT_SET & 0x0000FF00));
-			REG_DDRPHY_WRITE(i,0x4d0,0x41410041 | (DDR_ODT_SET & 0x0000FF00));
-			REG_DDRPHY_WRITE(i,0x550,0x41410041 | (DDR_ODT_SET & 0x0000FF00));
-			REG_DDRPHY_WRITE(i,0x5d0,0x41410041 | (DDR_ODT_SET & 0x0000FF00));
-			REG_DDRPHY_WRITE(i,0x451,0xC0014100 | (DDR_ODT_SET & 0x000000FF));
-			REG_DDRPHY_WRITE(i,0x4d1,0xC0014100 | (DDR_ODT_SET & 0x000000FF));
-			REG_DDRPHY_WRITE(i,0x551,0xC0014100 | (DDR_ODT_SET & 0x000000FF));
-			REG_DDRPHY_WRITE(i,0x5d1,0xC0014100 | (DDR_ODT_SET & 0x000000FF));
-		}
-#endif
-#endif
-#ifdef	DDR_DEBUG_PST_AMBLE
-		for (i=0;i<DRAM_CH_CNT;i++)
-		{
-			REG_DDRPHY_WRITE(i,0x40d,DDR_DEBUG_PST_AMBLE);
-			REG_DDRPHY_WRITE(i,0x48d,DDR_DEBUG_PST_AMBLE);
-			REG_DDRPHY_WRITE(i,0x50d,DDR_DEBUG_PST_AMBLE);
-			REG_DDRPHY_WRITE(i,0x58d,DDR_DEBUG_PST_AMBLE);
-		}
-#endif
-#ifdef  CH0B
-		REG_DDRPHY_WRITE(0,0x0257,0x00181704);
-		REG_DDRPHY_WRITE(0,0x060F,0x02DCBA98);
-#endif
-		REG_DDRPHY_WRITE(1,0x0257,0x00181704);
-		*((volatile uint32_t*)DBSC_DBDFIPMSTRCNF) = 0x00000001;
-	}
-
-	pvt_lvl_enable_set(0x3f);
-	set_cacs_delay();
-#ifdef BOARD_SALVATOR_X
-	REG_DDRPHY_WRITE(0,0x44c,0x0004000c);
-	REG_DDRPHY_WRITE(0,0x4cc,0x0004000c);
-	REG_DDRPHY_WRITE(0,0x54c,0x00040042);
-	REG_DDRPHY_WRITE(0,0x5cc,0x0004004e);
-	REG_DDRPHY_WRITE(1,0x44c,0x0004004e);
-	REG_DDRPHY_WRITE(1,0x4cc,0x0004005a);
-	REG_DDRPHY_WRITE(1,0x54c,0x00040078);
-	REG_DDRPHY_WRITE(1,0x5cc,0x00040042);
-	REG_DDRPHY_WRITE(2,0x44c,0x00040012);
-	REG_DDRPHY_WRITE(2,0x4cc,0x00040066);
-	REG_DDRPHY_WRITE(2,0x54c,0x000301f4);
-	REG_DDRPHY_WRITE(2,0x5cc,0x0004004e);
-	REG_DDRPHY_WRITE(3,0x44c,0x0004001e);
-	REG_DDRPHY_WRITE(3,0x4cc,0x00040042);
-	REG_DDRPHY_WRITE(3,0x54c,0x00040066);
-	REG_DDRPHY_WRITE(3,0x5cc,0x000400c6);
-#endif
-	for(ch=0;ch<DRAM_CH_CNT;ch++){
-		uint32_t cc=(DDR_CACS_CCCP>>16)&0xff;
-		uint32_t cp=(DDR_CACS_CCCP>>0)&0xff;
-		REG_DDRPHY_WRITE(ch,0x257,(REG_DDRPHY_READ(ch,0x257) & 0x0000ffff) | (cc<<16));
-		REG_DDRPHY_WRITE(ch,0x258,(REG_DDRPHY_READ(ch,0x258) & 0x00000000) | (cc<<16) | cp);
-		REG_DDRPHY_WRITE(ch,0x259,(REG_DDRPHY_READ(ch,0x259) & 0x00000000) | (cc<<16) | cp);
-		REG_DDRPHY_WRITE(ch,0x25a,(REG_DDRPHY_READ(ch,0x25a) & 0x00000000) | cp);
-		for(slice=0;slice<2;slice++){
-			REG_DDRPHY_WRITE(ch,0x610+0x80*slice,(REG_DDRPHY_READ(ch,0x610+0x80*slice) & 0xf0f0ffff )
-				| ((DDR_CACS_RESP_WAIT_CNT&0x0f)<<24)
-				| ((DDR_CACS_CAPTURE_CNT&0x0f)<<16)
-			);
-			REG_DDRPHY_WRITE(ch,0x60a+0x80*slice,(REG_DDRPHY_READ(ch,0x60a+0x80*slice) & 0xfffff000 )
-				| DDR_CACS_START
-			);
-			REG_DDRPHY_WRITE(ch,0x60b+0x80*slice,(REG_DDRPHY_READ(ch,0x60b+0x80*slice) & 0xfffff000 )
-				| DDR_CACS_QTR
-			);
-			REG_DDRPHY_WRITE(ch,0x624+0x80*slice,(REG_DDRPHY_READ(ch,0x624+0x80*slice) & 0xfffffff0 )
-				| DDR_CACS_STEP
-			);
-		}
-		slice=0;
-		REG_DDRPHY_WRITE(ch,0x704+0x80*slice,(REG_DDRPHY_READ(ch,0x704+0x80*slice) & 0xfff0ffff) | ((DDR_CACS_CAPTURE_CNT&0x0f)<<16));
-		REG_DDRPHY_WRITE(ch,0x705+0x80*slice,(REG_DDRPHY_READ(ch,0x705+0x80*slice) & 0xfff0ffff) | ((DDR_CACS_CAPTURE_CNT&0x0f)<<16));
-	}
-	dsb_sev();
-	dsb_sev();
-	dsb_sev();
-	PLL3_FREQ(freq,0);
-	dsb_sev();
-	dsb_sev();
-	dsb_sev();
-#ifdef	DDR_PAD_CAL_WA
-	for(i=0;i<DRAM_CH_CNT;i++)
-	{
-		REG_DDRPHY_WRITE(i,0x72c,REG_DDRPHY_READ(i,0x72c)& ~(1<<24) );
-	}
-	for(ch=0;ch<DRAM_CH_CNT;ch++)
-	{
-		for(slice=0;slice<4;slice++)
-		{
-			if(DDR_TVAL2&0x1)
-			{
-				REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice) | (1<<16));
-			}
-			if(DDR_TVAL2&0x2)
-			{
-				REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)|0x100);
-			}
-			else
-			{
-				REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)&0xfffffeff);
-			}
-		}
-	}
-	dsb_sev();
-#endif
-	*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;
-	*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
-	*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000010;
-	*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000010;
-	dsb_sev();
-	dsb_sev();
-	dsb_sev();
-	*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000011;
-	*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000011;
-	*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000011;
-	*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000011;
-	dsb_sev();
-	dsb_sev();
-	dsb_sev();
-	*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x000000;
-	*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x000000;
-	*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x000000;
-	*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x000000;
-	dsb_sev();
-	*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF00;
-	*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF00;
-	*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF00;
-	*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF00;
-	dsb_sev();
-	*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF01;
-	*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF01;
-	*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF01;
-	*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF01;
-	dsb_sev();
-#ifdef DDR_BACKUPMODE
-///// Modify for BackUp (begin) /////////////////////////////////////////////////////////////////////
-	if(ddrBackup==WARM_BOOT){
-		for(ch=0;ch<DRAM_CH_CNT;ch++)
-		{
-			*((volatile uint32_t*)DBSC_DBCMD) = 0x01040001|(0x00100000 * phychno);	//RSX chA rkA
-			WaitDBCMD();
-		}
-#if 0	/* example */
-		//Set GP1_9(BKUP_REQB)=High
-		*((volatile uint32_t*)GPIO_OUTDT1) |= BIT9;
-#endif	/* example */
-#if 1	/* example */
-		/* Set BKUP_CRTL_OUT=High (BKUP mode cnt register) */
-		bkup_mode_cnt = 0U;
-		i2c_dvfs_ret = rcar_iic_dvfs_recieve(PMIC_SLAVE_ADDR,
-			PMIC_BKUP_MODE_CNT, &bkup_mode_cnt);
-		if (0 != i2c_dvfs_ret){
-			ERROR("BKUP mode cnt READ ERROR.\n");
-		} else {
-			INFO("     BKUP mode cnt READ value = %d\n",
-				bkup_mode_cnt);
-			bkup_mode_cnt &= ~BIT_BKUP_CTRL_OUT;
-			i2c_dvfs_ret = rcar_iic_dvfs_send(PMIC_SLAVE_ADDR,
-					PMIC_BKUP_MODE_CNT, bkup_mode_cnt);
-			if (0 != i2c_dvfs_ret){
-				ERROR("BKUP mode cnt WRITE ERROR. "
-				      "value = %d\n", bkup_mode_cnt);
-			} else {
-				INFO("BKUP_TRG = %s, BKUP_REQB = %s\n",
-					*((volatile uint32_t*)GPIO_INDT1) &
-					BIT8 ? "1" : "0",
-					*((volatile uint32_t*)GPIO_INDT1) &
-					BIT9 ? "1" : "0");
-			}
-		}
-#endif	/* example */
-
-		//Wait GP1_8(BKUP_TRG)=Low
-		i=1;
-		while(i){
-			dataL = *((volatile uint32_t*)GPIO_INDT1);
-			if( (dataL & BIT8)==0 ){ i=0; }
-			else{                    i++; }
-			// Warm Boot Time Out Error Check
-			if(i==1000){
-				ddrBackup = WARM_BOOT_TIMEOUT;
-				i=0;
-			}
-		}
-	}
-///// Modify for BackUp (end) ///////////////////////////////////////////////////////////////////////
-#endif
-	SoftDelay_ddr(1*1000); 	//wait for 1ms
-	phytrainingok=0;
-	if(DDR_UPDT_WA&0x40)
-	{
-		for(ch=0;ch<DRAM_CH_CNT;ch++)
-		{
-			for(slice=0;slice<4;slice++)
-			{
-				if(DDR_TVAL2&0x2)
-				{
-					REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)|0x1|0x100);
-				}
-				else
-				{
-					REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)|0x1);
-				}
-			}
-		}
-		dsb_sev();
-	}
-	j=(DDR_UPDT_WA>>24)&0xff;
-	k=0;
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno++)
-	{
-		if(!(DDR_PHYVALID&(1<<phychno)))continue;
-		for(i=0;i<=j;i++)
-		{
-			if(i>0)
-			{
-				*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000011;
-				dsb_sev();
-				*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40*phychno)) = 0x00000010;
-				dsb_sev();
-				for(retry=0;retry<4;retry++)
-				{
-					REG_DDRPHY_WRITE(phychno,0x433+retry*0x80,REG_DDRPHY_READ(phychno,0x433+retry*0x80)|0x1);
-				}
-			}
-			retry=0;
-			while(retry<2048)
-			{
-				dataL = *((volatile uint32_t*)(DBSC_INITCOMP_0+phychno*0x40));
-				if((dataL & 0x00000001) == 0x1)	break;
-				retry++;
-			}
-			if(retry<2048)
-			{
-				phytrainingok|=(1<<phychno);
-			}
-			else
-			{
-				k|=(1<<phychno);
-			}
-		}
-	}
-	phytrainingok &=~k;
-	if((phytrainingok&DDR_PHYVALID)!=DDR_PHYVALID)
-	{
-		return phytrainingok;
-	}
-#ifdef	DDR_PAD_CAL_WA
-	{
-#ifdef	DDR_PAD_CAL_WA2
-#else
-		uint32_t pvtn_h,pvtn_l;
-#endif
-		uint32_t pvtp_h,pvtp_l;
-		uint32_t pvtr;
-		uint32_t o_dataL;
-		for(j=0;j<DRAM_CH_CNT;j++){
-			dataL=REG_DDRPHY_READ(j,0x731);
-#ifdef	DDR_PAD_CAL_WA2
-#else
-			pvtn_h=(dataL >>18)& 0x03f;
-			pvtn_l=(dataL >>12)& 0x03f;
-#endif
-			pvtp_h=(dataL >> 6)& 0x03f;
-			pvtp_l=(dataL >> 0)& 0x03f;
-			for( i=0; i<DDR_PHY_PVT_OVERWRITE_NUM; i++ )
-			{
-				o_dataL=REG_DDRPHY_READ(j,DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[i][0]);
-				pvtr=(o_dataL >>12)& 0x01f;
-#ifdef	DDR_PAD_CAL_WA2
-				dataL=(o_dataL & 0xffe00000) | (((pvtr+DDR_PVTR_ADJ)&0x1f)<<12) | (pvtp_h<<6) |pvtp_l;
-#else
-				dataL=(o_dataL & 0xffe00000) | (((pvtr+DDR_PVTR_ADJ)&0x1f)<<12) | (((pvtn_h+pvtn_l)>>1)<<6) | ((pvtp_h+pvtp_l)>>1);
-#endif
-				REG_DDRPHY_WRITE(j,DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[i][0],dataL);
-				dataL=REG_DDRPHY_READ(j,DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[i][0]);
-			}
-		}
-		for(ch=0;ch<DRAM_CH_CNT;ch++)
-		{
-			for(slice=0;slice<4;slice++)
-			{
-				REG_DDRPHY_WRITE(ch,0x452+0x80*slice,REG_DDRPHY_READ(ch,0x452+0x80*slice) & ~(1<<16));
-				REG_DDRPHY_WRITE(ch,0x433+slice*0x80,REG_DDRPHY_READ(ch,0x433+slice*0x80)&0xffff0000);
-			}
-		}
-	}
-#endif
-	if(DDR_RX_CAL_MAN&0x100)
-	{
-		rx_cal_manual1(phytrainingok);
-	}
-	if(DDR_UPDT_WA&0x2)
-	{
-		pvt_manual_update(0x0f);
-	}
-	if(DDR_UPDT_WA&0x4)
-	{
-		pvt_manual_update(0xf0);
-	}
-	change_lpddr4_en(0xf,0);
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno+=1)
-	{
-		if((DDR_PHYVALID&0x0f)==0x0f)
-		{
-			phychno=0x0f;
-		}
-		else
-		{
-			if( (DDR_PHYVALID&(1<<phychno))==0 )
-			{
-				continue;
-			}
-		}
-#ifdef DDR_BACKUPMODE
-///// Modify for BackUp (begin) /////////////////////////////////////////////////////////////////////
-		if(ddrBackup==COLD_BOOT){
-			//(SDRAM Initalize)
-			*((volatile uint32_t*)DBSC_DBCMD) = 0x01040001|(0x00100000 * phychno);	//RSX chA rkA
-			WaitDBCMD();
-		}
-///// Modify for BackUp (end) ///////////////////////////////////////////////////////////////////////
-#else
-		//(SDRAM Initalize)
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x01040001|(0x00100000 * phychno);	//RSX chA rkA
-		WaitDBCMD();
-#endif
-		dsb_sev();
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040000|(0x00100000 * phychno);	//PDE chA rkA
-		WaitDBCMD();
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040000|(0x00100000 * phychno);	//PDE chA rkA
-		WaitDBCMD();
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040001|(0x00100000 * phychno);	//PDX ch0 rk0
-		WaitDBCMD();
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x08040001|(0x00100000 * phychno);	//PDX ch0 rk0
-		WaitDBCMD();
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040200|(0x00100000 * phychno);	//MRW chA rkA 02:00
-		WaitDBCMD();
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040300|(0x00100000 * phychno)|DDR_MR3;	//MRW chA rkA 03:31
-		WaitDBCMD();
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040100|(0x00100000 * phychno);	//MRW chA rkA 01:00
-		WaitDBCMD();
-		if((DDR_PHYMRW & (1<<phychno)) || (phychno==0x0f))
-		{/////////////////////////////////////////////////////////// phymrw
-			mode_register_set(freq, phychno, 0x40);
-			mode_register_set(freq, phychno, 0x00);
-		} /////////////////////////////////////////////////////////// phymrw
-		dsb_sev();
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0d04004F|(0x00100000 * phychno);	//MPC chA rkA 4FH (ZQCAL start)
-		WaitDBCMD();
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x0d040051|(0x00100000 * phychno);	//MPC chA rkA 51H (ZQCAL latch)
-		WaitDBCMD();
-	}
-	{
-		for(ch=0;ch<DRAM_CH_CNT;ch++)
-		{
-			j=0x276; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0x00ffffff) | (DDR_MR3<<24);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-			j=0x278; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xffff00ff) | (DDR_MR3<<8);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-			j=0x279; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0x00ffffff) | (DDR_MR3<<24);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-			j=0x27b; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xff00ffff) | (DDR_MR3<<16);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-			j=0x27d; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xffffff00) | (DDR_MR3<<0);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-			j=0x27e; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xff00ffff) | (DDR_MR3<<16);
-			;REG_DDRPHY_WRITE(ch,j,dataL);
-			j=0x280; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xffff00ff) | (DDR_MR3<<8);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-			j=0x281; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0x00ffffff) | (DDR_MR3<<24);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-			j=0x283; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xffff00ff) | (DDR_MR3<<8);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-			j=0x285; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xffffff00) | (DDR_MR3<<0);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-			j=0x286; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xff00ffff) | (DDR_MR3<<16);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-			j=0x288; dataL=REG_DDRPHY_READ(ch,j);
-			dataL=(dataL&0xffffff00) | (DDR_MR3<<0);
-			REG_DDRPHY_WRITE(ch,j,dataL);
-		}
-		_set_reg(0x0f,0x277, 0,8,DDR_MR11);
-		_set_reg(0x0f,0x278,16,8,DDR_MR11);
-		_set_reg(0x0f,0x27a, 0,8,DDR_MR11);
-		_set_reg(0x0f,0x27b,24,8,DDR_MR11);
-		_set_reg(0x0f,0x27d, 8,8,DDR_MR11);
-		_set_reg(0x0f,0x27e,24,8,DDR_MR11);
-		_set_reg(0x0f,0x280,16,8,DDR_MR11);
-		_set_reg(0x0f,0x282, 0,8,DDR_MR11);
-		_set_reg(0x0f,0x283,16,8,DDR_MR11);
-		_set_reg(0x0f,0x285, 8,8,DDR_MR11);
-		_set_reg(0x0f,0x286,24,8,DDR_MR11);
-		_set_reg(0x0f,0x288, 8,8,DDR_MR11);
-	}
-	change_lpddr4_en(0xf,1);
-	phytrainingok&=pvt_pi_training(freq);
-#ifdef	DDR_WDQLVL_CHAB_SWAP_WA
-	phytrainingok&=wdqlvl(phytrainingok);
-	phytrainingok&=wdqlvl(phytrainingok);
-#endif
-	if(DDR_UPDT_WA&0x2)
-	{
-		pvt_manual_update(0x0f);
-	}
-	if(DDR_UPDT_WA&0x4)
-	{
-		pvt_manual_update(0xf0);
-	}
-	for(phychno=0;phychno<DRAM_CH_CNT;phychno+=1)
-	{
-		if((DDR_PHYVALID&phytrainingok& 0x0f)==0x0f)
-		{
-			phychno=0x0f;
-		}
-		else
-		{
-			if( (DDR_PHYVALID&phytrainingok&(1<<phychno))==0 )
-			{
-				continue;
-			}
-		}
-		mode_register_set(freq, phychno, 0x40);
-		mode_register_set(freq, phychno, 0x00);
-	}
-	if(DDR_UPDT_WA&0x38)
-	{
-		for(i=0;i<1000;i++)
-		{
-			REG_DDRPHY_READ(0,0x229);
-			REG_DDRPHY_READ(1,0x229);
-			REG_DDRPHY_READ(2,0x229);
-			REG_DDRPHY_READ(3,0x229);
-		}
-	}
-	if(DDR_UPDT_WA&0x20)
-	{
-		REG_DDRPHY_WRITE(0,0x229,0x000);
-		REG_DDRPHY_WRITE(1,0x229,0x000);
-		REG_DDRPHY_WRITE(2,0x229,0x000);
-		REG_DDRPHY_WRITE(3,0x229,0x000);
-		REG_DDRPHY_WRITE(0,0x229,0x100);
-		REG_DDRPHY_WRITE(1,0x229,0x100);
-		REG_DDRPHY_WRITE(2,0x229,0x100);
-		REG_DDRPHY_WRITE(3,0x229,0x100);
-	}
-	if(DDR_UPDT_WA&0x08)
-	{
-		*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF00;
-		*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF00;
-		*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF00;
-		*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF00;
-		dsb_sev();
-		for(i=0;i<1000;i++)
-		{
-			REG_DDRPHY_READ(0,0x229);
-			REG_DDRPHY_READ(1,0x229);
-			REG_DDRPHY_READ(2,0x229);
-			REG_DDRPHY_READ(3,0x229);
-		}
-	}
-	if(DDR_UPDT_WA&0x10)
-	{
-		*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;
-		*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
-		*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000010;
-		*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000010;
-		*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000011;
-		*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000011;
-		*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000011;
-		*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000011;
-		dsb_sev();
-	}
-	if(DDR_UPDT_WA&0x08)
-	{
-		*((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF01;
-		*((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF01;
-		*((volatile uint32_t*)DBSC_DBPDCNT_2) = 0x0000CF01;
-		*((volatile uint32_t*)DBSC_DBPDCNT_3) = 0x0000CF01;
-		dsb_sev();
-		for(i=0;i<1000;i++){
-			REG_DDRPHY_READ(0,0x229);
-			REG_DDRPHY_READ(1,0x229);
-			REG_DDRPHY_READ(2,0x229);
-			REG_DDRPHY_READ(3,0x229);
-		}
-	}
-	if(DDR_UPDT_WA&0x18)
-	{
-		for(i=0;i<1000;i++)
-		{
-			REG_DDRPHY_READ(0,0x229);
-			REG_DDRPHY_READ(1,0x229);
-			REG_DDRPHY_READ(2,0x229);
-			REG_DDRPHY_READ(3,0x229);
-		}
-	}
-	if(DDR_UPDT_WA&0x10)
-	{
-		*((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;
-		*((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
-		*((volatile uint32_t*)DBSC_DBDFICNT_2) = 0x00000010;
-		*((volatile uint32_t*)DBSC_DBDFICNT_3) = 0x00000010;
-		dsb_sev();
-		while(1)
-		{
-			dataL = *((volatile uint32_t*)DBSC_INITCOMP_0);
-			if((dataL & 0x00000001) == 0x1)	break;
-		}
-		while(1)
-		{
-			dataL = *((volatile uint32_t*)DBSC_INITCOMP_1);
-			if((dataL & 0x00000001) == 0x1)	break;
-		}
-		while(1)
-		{
-			dataL = *((volatile uint32_t*)DBSC_INITCOMP_2);
-			if((dataL & 0x00000001) == 0x1)	break;
-		}
-		while(1)
-		{
-			dataL = *((volatile uint32_t*)DBSC_INITCOMP_3);
-			if((dataL & 0x00000001) == 0x1)	break;
-		}
-	}
-#ifdef DDR_DEBUG_DBI
-		if(DDR_DEBUG_DBI == 2){
-			for(ch=0;ch<DRAM_CH_CNT;ch++){
-				for(slice=0;slice<4;slice++){
-					REG_DDRPHY_WRITE(ch,0x406+0x80*slice,(REG_DDRPHY_READ(ch,0x406+0x80*slice) | 0x1 ));
-				}
-				*((volatile uint32_t*)DBSC_DBCMD) = 0x0e040300|(0x00100000 * phychno)|DDR_MR3|0xc0;	//MRW chA rkA 03:31
-				WaitDBCMD();
-			}
-			*((volatile uint32_t*)DBSC_DBDBICNT)	= 0x00000001;	//dbien =1 (DBI enable)
-		}
-#endif
-	*((volatile uint32_t*)DBSC_DBBUS0CNF1) = 0x70000100;	//dbbus0cnf1
-	*((volatile uint32_t*)DBSC_DBBUS0CNF0) = 0x18010001;	//dbbus0cnf
-#ifdef	DDR_DEBUG_REF
-	if(freq>0x53) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081860 >>1;		//dbrfcnf1 refpmax=8 refint=6240
-	else if(freq>0x47) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081554 >>1;	//dbrfcnf1 refpmax=8 refint=5460
-	else if(freq>0x2f) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081248 >>1;	//dbrfcnf1 refpmax=8 refint=4680
-	else *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00080C30 >>1;					//dbrfcnf1 refpmax=8 refint=3120
-#else
-	if(freq>0x53) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081860;			//dbrfcnf1 refpmax=8 refint=6240
-	else if(freq>0x47) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081554;		//dbrfcnf1 refpmax=8 refint=5460
-	else if(freq>0x2f) *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00081248;		//dbrfcnf1 refpmax=8 refint=4680
-	else *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00080C30;						//dbrfcnf1 refpmax=8 refint=3120
-#endif
-	*((volatile uint32_t*)DBSC_DBRFCNF2) = 0x00010000|DBSC_REFINTS;				//dbrfcnf2 refpmin=1 refints=0
-#ifdef	BOARD_KRIEK
-	*((volatile uint32_t*)DBSC_DBMEMCONF_1_0) = 0x0;
-	*((volatile uint32_t*)DBSC_DBMEMCONF_1_1) = 0x0;
-	*((volatile uint32_t*)DBSC_DBMEMCONF_3_0) = 0x0;
-	*((volatile uint32_t*)DBSC_DBMEMCONF_3_1) = 0x0;
-#else
-	if (DDR_CSMAP != 0xf) {
-		*((volatile uint32_t*)DBSC_DBMEMCONF_0_1) = 0x0;
-		*((volatile uint32_t*)DBSC_DBMEMCONF_1_1) = 0x0;
-		*((volatile uint32_t*)DBSC_DBMEMCONF_2_1) = 0x0;
-		*((volatile uint32_t*)DBSC_DBMEMCONF_3_1) = 0x0;
-	}
-#endif
-	*((volatile uint32_t*)DBSC_DBMEMCONF_0_2) = 0x0;
-	*((volatile uint32_t*)DBSC_DBMEMCONF_0_3) = 0x0;
-	*((volatile uint32_t*)DBSC_DBMEMCONF_1_2) = 0x0;
-	*((volatile uint32_t*)DBSC_DBMEMCONF_1_3) = 0x0;
-	*((volatile uint32_t*)DBSC_DBMEMCONF_2_2) = 0x0;
-	*((volatile uint32_t*)DBSC_DBMEMCONF_2_3) = 0x0;
-	*((volatile uint32_t*)DBSC_DBMEMCONF_3_2) = 0x0;
-	*((volatile uint32_t*)DBSC_DBMEMCONF_3_3) = 0x0;
-	*((volatile uint32_t*)DBSC_DBRFEN) = 0x00000001;
-#ifdef DDR_BACKUPMODE
-///// Modify for BackUp (begin) /////////////////////////////////////////////////////////////////////
-	if(ddrBackup==WARM_BOOT){
-		//(2)LPDDR4-SDRAM
-		//(b)	Self-Refreshing (When the Clock is Stopped)
-		//Use the following procedure to release self-refresh mode.
-		//1.Restart the supply of the clock signal to the DBSC4 and wait until they settle.
-		//2.Reconfigure the PHY unit to suit the PHY specification.
-		//3.Set the ARFEN bit to 1 in the auto-refresh enable register (DBRFEN). 
-//		*((volatile uint32_t*)DBSC_DBRFEN)	= 0x00000001;
-		
-		//4.Use the manual command-issuing register (DBCMD) to issue the Power Down Exit command. 
-		//  The value written to this register should be OPC = B'1000 (PD), CH = B'1000 (all channels), RANK = B'100 (all ranks), ARG = H'0001 (exit).
-		*((volatile uint32_t*)DBSC_DBCMD)	= 0x08840001;
-		
-		//5.Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete.
-		while( *((volatile uint32_t*)DBSC_DBWAIT) );
-		
-		//6.Use the manual command-issuing register (DBCMD) to issue the Self-Refresh Exit command. 
-		//  The value written to this register should be OPC = B'1010 (SR), CH = B'1000 (all channels), RANK = B'100 (all ranks), ARG = H'0001 (exit).
-		*((volatile uint32_t*)DBSC_DBCMD)	= 0x0A840001;
-		
-		//7.Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete.
-		while( *((volatile uint32_t*)DBSC_DBWAIT) );
-		
-		//8.Use the manual command-issuing register (DBCMD) to issue the PREA (precharge all) command. 
-		//  The value written to this register should be OPC = B'0100 (PRE), CH = B'1000 (all channels), RANK = B'100 (all ranks), ARG = H'0010 (all banks).
-		*((volatile uint32_t*)DBSC_DBCMD)	= 0x04840010;
-		
-		//9.Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete.
-		while( *((volatile uint32_t*)DBSC_DBWAIT) );
-		
-		//10.Set the ACCEN bit to 1 (enabling access) in the SDRAM access enable register (DBACEN).
-//		*((volatile uint32_t*)DBSC_DBACEN)	= 0x00000001;
-	}
-///// Modify for BackUp (end) ///////////////////////////////////////////////////////////////////////
-#endif
-//DRAM ACCESS enable
-	*((volatile uint32_t*)DBSC_DBACEN) = 0x00000001;	//dbacen
-	return phytrainingok;
-}
-#if 0
-static void freq2800_reg_set()
-{
-	uint32_t i;
-	for(i=0;i<DRAM_CH_CNT;i++)
-	{
-		REG_DDRPHY_WRITE(i,0x22B, (DDR2800_PI_CASLAT_LIN<<24)|(DDR2800_PI_WRLAT<<16)|(DDR2800_PI_CASLAT_LIN<<8)|(DDR2800_PI_WRLAT<<0));
-		REG_DDRPHY_WRITE(i,0x22C, 0x00020000|(DDR2800_PI_CASLAT_LIN<<8)|(DDR2800_PI_WRLAT<<0));
-		REG_DDRPHY_WRITE(i,0x252, (DDR2800_PI_RDLAT_ADJ<<16)|(DDR2800_PI_RDLAT_ADJ<<8)|(DDR2800_PI_RDLAT_ADJ<<0));
-		REG_DDRPHY_WRITE(i,0x253, (DDR2800_PI_WRLAT_ADJ<<16)|(DDR2800_PI_WRLAT_ADJ<<8)|(DDR2800_PI_WRLAT_ADJ<<0));
-		REG_DDRPHY_WRITE(i,0x28A, (DDR2800_PI_TFC<<16)|(DDR2800_PI_TFC<<0));
-		REG_DDRPHY_WRITE(i,0x28B, (DDR2800_PI_TRTP<<24)|(DDR2800_PI_TCCD<<16)|(DDR2800_PI_TFC<<0));
-		REG_DDRPHY_WRITE(i,0x28C, (DDR2800_PI_TWR<<24) |(DDR2800_PI_TWTR<<16)|(DDR2800_PI_TRCD<<8)|(DDR2800_PI_TRP<<0));
-		REG_DDRPHY_WRITE(i,0x28D, (DDR2800_PI_TRAS_MIN<<24)|(DDR2800_PI_TRAS_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x28E, (DDR2800_PI_TMRW<<24) | (DDR2800_PI_TMRD<<16)|(DDR2800_PI_TCCDMW<<8)|(DDR2800_PI_TDQSCK_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x28F, (DDR2800_PI_TWTR<<24) | (DDR2800_PI_TRCD<<16)|(DDR2800_PI_TRP<<8)   |(DDR2800_PI_TRTP<<0));
-		REG_DDRPHY_WRITE(i,0x290, (DDR2800_PI_TRAS_MAX<<8) | (DDR2800_PI_TWR<<0));
-		REG_DDRPHY_WRITE(i,0x291, (DDR2800_PI_TMRD<<24) | (DDR2800_PI_TCCDMW<<16) | (DDR2800_PI_TDQSCK_MAX<<8)|(DDR2800_PI_TRAS_MIN<<0));
-		REG_DDRPHY_WRITE(i,0x292, (DDR2800_PI_TRCD<<24) | (DDR2800_PI_TRP<<16) | (DDR2800_PI_TRTP<<8)|(DDR2800_PI_TMRW<<0));
-		REG_DDRPHY_WRITE(i,0x293, (DDR2800_PI_TWR<<8)|(DDR2800_PI_TWTR<<0));
-		REG_DDRPHY_WRITE(i,0x294, (DDR2800_PI_TRAS_MIN<<24)|(DDR2800_PI_TRAS_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x295, (DDR2800_PI_TMRW<<24) | (DDR2800_PI_TMRD<<16)|(DDR2800_PI_TCCDMW<<8)|(DDR2800_PI_TDQSCK_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x276, (DDR_MR3 <<24)|(DDR2800_PI_MR2 <<16)|(DDR2800_PI_MR1 <<8)|0x00);
-		REG_DDRPHY_WRITE(i,0x277, (DDR2800_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x278, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2800_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x279, (DDR_MR3 <<24)|(DDR2800_PI_MR2 <<16)|(DDR2800_PI_MR1 <<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x27A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x27B, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2800_PI_MR2 <<8)|(DDR2800_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x27C, (DDR2800_PI_MR2 <<24)|(DDR2800_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x27D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x27E, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2800_PI_MR2 <<8)|(DDR2800_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x27F, (DDR2800_PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x280, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2800_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x281, (DDR_MR3 <<24)|(DDR2800_PI_MR2 <<16)|(DDR2800_PI_MR1 <<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x282, (DDR2800_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x283, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2800_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x284, (DDR2800_PI_MR2 <<24)|(DDR2800_PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x286, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2800_PI_MR2 <<8)|(DDR2800_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x287, (DDR2800_PI_MR2 <<24)|(DDR2800_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x289, 0x00020000                              |(PI_MR13<<0));
-		REG_DDRPHY_WRITE(i,0x247, 0x0a0a0a05);
-		REG_DDRPHY_WRITE(i,0x254, 0x02030303);
-		REG_DDRPHY_WRITE(i,0x257, 0x00201701);
-		REG_DDRPHY_WRITE(i,0x258, 0x0020000e);
-		REG_DDRPHY_WRITE(i,0x259, 0x0020000e);
-		REG_DDRPHY_WRITE(i,0x25A, 0x0000000e);
-		REG_DDRPHY_WRITE(i,0x25F, 0x00C8020A);
-		REG_DDRPHY_WRITE(i,0x260, 0x0200C802);
-		REG_DDRPHY_WRITE(i,0x261, 0x000A00C8);
-		REG_DDRPHY_WRITE(i,0x262, 0x00C90100);
-		REG_DDRPHY_WRITE(i,0x263, 0x010000C9);
-		REG_DDRPHY_WRITE(i,0x268, 0x07070705);
-		REG_DDRPHY_WRITE(i,0x26D, 0x10100100);
-		REG_DDRPHY_WRITE(i,0x26E, 0x00010110);
-		REG_DDRPHY_WRITE(i,0x2A8, 0x00185000);
-		REG_DDRPHY_WRITE(i,0x2A9, 0x0000f320);
-		REG_DDRPHY_WRITE(i,0x2AA, 0x00001850);
-		REG_DDRPHY_WRITE(i,0x2AB, 0x0000f320);
-		REG_DDRPHY_WRITE(i,0x2AC, 0x00001850);
-		REG_DDRPHY_WRITE(i,0x2AD, 0x0000f320);
-		
-		REG_DDRPHY_WRITE(i,0x44C, 0x00020109);
-		REG_DDRPHY_WRITE(i,0x452, 0x070000C0);
-		REG_DDRPHY_WRITE(i,0x453, 0x00100006);
-		REG_DDRPHY_WRITE(i,0x454, 0x0C054208);
-		REG_DDRPHY_WRITE(i,0x4CC, 0x00020109);
-		REG_DDRPHY_WRITE(i,0x4D2, 0x070000C0);
-		REG_DDRPHY_WRITE(i,0x4D3, 0x00100006);
-		REG_DDRPHY_WRITE(i,0x4D4, 0x0C054208);
-		REG_DDRPHY_WRITE(i,0x54C, 0x00020109);
-		REG_DDRPHY_WRITE(i,0x552, 0x070000C0);
-		REG_DDRPHY_WRITE(i,0x553, 0x00100006);
-		REG_DDRPHY_WRITE(i,0x554, 0x0C054208);
-		REG_DDRPHY_WRITE(i,0x5CC, 0x00020109);
-		REG_DDRPHY_WRITE(i,0x5D2, 0x070000C0);
-		REG_DDRPHY_WRITE(i,0x5D3, 0x00100006);
-		REG_DDRPHY_WRITE(i,0x5D4, 0x0C054208);
-		REG_DDRPHY_WRITE(i,0x719, 0x00000303);
-	}
-}
-static void freq2400_reg_set()
-{
-	uint32_t i;
-	for(i=0;i<DRAM_CH_CNT;i++)
-	{
-		REG_DDRPHY_WRITE(i,0x22B, (DDR2400_PI_CASLAT_LIN<<24)|(DDR2400_PI_WRLAT<<16)|(DDR2400_PI_CASLAT_LIN<<8)|(DDR2400_PI_WRLAT<<0));
-		REG_DDRPHY_WRITE(i,0x22C, 0x00020000|(DDR2400_PI_CASLAT_LIN<<8)|(DDR2400_PI_WRLAT<<0));
-		REG_DDRPHY_WRITE(i,0x252, (DDR2400_PI_RDLAT_ADJ<<16)|(DDR2400_PI_RDLAT_ADJ<<8)|(DDR2400_PI_RDLAT_ADJ<<0));
-		REG_DDRPHY_WRITE(i,0x253, (DDR2400_PI_WRLAT_ADJ<<16)|(DDR2400_PI_WRLAT_ADJ<<8)|(DDR2400_PI_WRLAT_ADJ<<0));
-		REG_DDRPHY_WRITE(i,0x28A, (DDR2400_PI_TFC<<16)|(DDR2400_PI_TFC<<0));
-		REG_DDRPHY_WRITE(i,0x28B, (DDR2400_PI_TRTP<<24)|(DDR2400_PI_TCCD<<16)|(DDR2400_PI_TFC<<0));
-		REG_DDRPHY_WRITE(i,0x28C, (DDR2400_PI_TWR<<24) |(DDR2400_PI_TWTR<<16)|(DDR2400_PI_TRCD<<8)|(DDR2400_PI_TRP<<0));
-		REG_DDRPHY_WRITE(i,0x28D, (DDR2400_PI_TRAS_MIN<<24)|(DDR2400_PI_TRAS_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x28E, (DDR2400_PI_TMRW<<24) | (DDR2400_PI_TMRD<<16)|(DDR2400_PI_TCCDMW<<8)|(DDR2400_PI_TDQSCK_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x28F, (DDR2400_PI_TWTR<<24) | (DDR2400_PI_TRCD<<16)|(DDR2400_PI_TRP<<8)   |(DDR2400_PI_TRTP<<0));
-		REG_DDRPHY_WRITE(i,0x290, (DDR2400_PI_TRAS_MAX<<8) | (DDR2400_PI_TWR<<0));
-		REG_DDRPHY_WRITE(i,0x291, (DDR2400_PI_TMRD<<24) | (DDR2400_PI_TCCDMW<<16) | (DDR2400_PI_TDQSCK_MAX<<8)|(DDR2400_PI_TRAS_MIN<<0));
-		REG_DDRPHY_WRITE(i,0x292, (DDR2400_PI_TRCD<<24) | (DDR2400_PI_TRP<<16) | (DDR2400_PI_TRTP<<8)|(DDR2400_PI_TMRW<<0));
-		REG_DDRPHY_WRITE(i,0x293, (DDR2400_PI_TWR<<8)|(DDR2400_PI_TWTR<<0));
-		REG_DDRPHY_WRITE(i,0x294, (DDR2400_PI_TRAS_MIN<<24)|(DDR2400_PI_TRAS_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x295, (DDR2400_PI_TMRW<<24) | (DDR2400_PI_TMRD<<16)|(DDR2400_PI_TCCDMW<<8)|(DDR2400_PI_TDQSCK_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x276, (DDR_MR3 <<24)|(DDR2400_PI_MR2 <<16)|(DDR2400_PI_MR1 <<8)|0x00);
-		REG_DDRPHY_WRITE(i,0x277, (DDR2400_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x278, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2400_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x279, (DDR_MR3 <<24)|(DDR2400_PI_MR2 <<16)|(DDR2400_PI_MR1 <<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x27A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x27B, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2400_PI_MR2 <<8)|(DDR2400_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x27C, (DDR2400_PI_MR2 <<24)|(DDR2400_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x27D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x27E, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2400_PI_MR2 <<8)|(DDR2400_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x27F, (DDR2400_PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x280, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2400_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x281, (DDR_MR3 <<24)|(DDR2400_PI_MR2 <<16)|(DDR2400_PI_MR1 <<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x282, (DDR2400_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x283, (PI_MR12<<24)|(PI_MR11<<16)|(DDR_MR3 <<8)|(DDR2400_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x284, (DDR2400_PI_MR2 <<24)|(DDR2400_PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x286, (PI_MR11<<24)|(DDR_MR3 <<16)|(DDR2400_PI_MR2 <<8)|(DDR2400_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x287, (DDR2400_PI_MR2 <<24)|(DDR2400_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(DDR_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x289, 0x00020000                              |(PI_MR13<<0));
-
-		REG_DDRPHY_WRITE(i,0x247, 0x0a0a0a05);
-		REG_DDRPHY_WRITE(i,0x254, 0x02030303);
-		REG_DDRPHY_WRITE(i,0x257, 0x00201701);
-		REG_DDRPHY_WRITE(i,0x258, 0x0020000e);
-		REG_DDRPHY_WRITE(i,0x259, 0x0020000e);
-		REG_DDRPHY_WRITE(i,0x25A, 0x0000000e);
-		REG_DDRPHY_WRITE(i,0x25F, 0x00C8020A);
-		REG_DDRPHY_WRITE(i,0x260, 0x0200C802);
-		REG_DDRPHY_WRITE(i,0x261, 0x000A00C8);
-		REG_DDRPHY_WRITE(i,0x262, 0x00C90100);
-		REG_DDRPHY_WRITE(i,0x263, 0x010000C9);
-		REG_DDRPHY_WRITE(i,0x268, 0x07070705);
-		REG_DDRPHY_WRITE(i,0x26D, 0x10100100);
-		REG_DDRPHY_WRITE(i,0x26E, 0x00010110);
-		REG_DDRPHY_WRITE(i,0x2A8, 0x00185000);
-		REG_DDRPHY_WRITE(i,0x2A9, 0x0000f320);
-		REG_DDRPHY_WRITE(i,0x2AA, 0x00001850);
-		REG_DDRPHY_WRITE(i,0x2AB, 0x0000f320);
-		REG_DDRPHY_WRITE(i,0x2AC, 0x00001850);
-		REG_DDRPHY_WRITE(i,0x2AD, 0x0000f320);
-		
-		REG_DDRPHY_WRITE(i,0x44C, 0x00020109);
-		REG_DDRPHY_WRITE(i,0x452, 0x070000C0);
-		REG_DDRPHY_WRITE(i,0x453, 0x00100006);
-		REG_DDRPHY_WRITE(i,0x454, 0x0C054208);
-		REG_DDRPHY_WRITE(i,0x4CC, 0x00020109);
-		REG_DDRPHY_WRITE(i,0x4D2, 0x070000C0);
-		REG_DDRPHY_WRITE(i,0x4D3, 0x00100006);
-		REG_DDRPHY_WRITE(i,0x4D4, 0x0C054208);
-		REG_DDRPHY_WRITE(i,0x54C, 0x00020109);
-		REG_DDRPHY_WRITE(i,0x552, 0x070000C0);
-		REG_DDRPHY_WRITE(i,0x553, 0x00100006);
-		REG_DDRPHY_WRITE(i,0x554, 0x0C054208);
-		REG_DDRPHY_WRITE(i,0x5CC, 0x00020109);
-		REG_DDRPHY_WRITE(i,0x5D2, 0x070000C0);
-		REG_DDRPHY_WRITE(i,0x5D3, 0x00100006);
-		REG_DDRPHY_WRITE(i,0x5D4, 0x0C054208);
-		REG_DDRPHY_WRITE(i,0x719, 0x00000303);
-	}
-}
-#endif
-static void freq1600_reg_set()
-{
-	uint32_t i;
-	for(i=0;i<DRAM_CH_CNT;i++)
-	{
-		REG_DDRPHY_WRITE(i,0x22B, (DDR1600_PI_CASLAT_LIN<<24)|(DDR1600_PI_WRLAT<<16)|(DDR1600_PI_CASLAT_LIN<<8)|(DDR1600_PI_WRLAT<<0));
-		REG_DDRPHY_WRITE(i,0x22C, 0x00020000|(DDR1600_PI_CASLAT_LIN<<8)|(DDR1600_PI_WRLAT<<0));
-		REG_DDRPHY_WRITE(i,0x252, (DDR1600_PI_RDLAT_ADJ<<16)|(DDR1600_PI_RDLAT_ADJ<<8)|(DDR1600_PI_RDLAT_ADJ<<0));
-		REG_DDRPHY_WRITE(i,0x253, (DDR1600_PI_WRLAT_ADJ<<16)|(DDR1600_PI_WRLAT_ADJ<<8)|(DDR1600_PI_WRLAT_ADJ<<0));
-		REG_DDRPHY_WRITE(i,0x28A, (DDR1600_PI_TFC<<16)|(DDR1600_PI_TFC<<0));
-		REG_DDRPHY_WRITE(i,0x28B, (DDR1600_PI_TRTP<<24)|(DDR1600_PI_TCCD<<16)|(DDR1600_PI_TFC<<0));
-		REG_DDRPHY_WRITE(i,0x28C, (DDR1600_PI_TWR<<24) |(DDR1600_PI_TWTR<<16)|(DDR1600_PI_TRCD<<8)|(DDR1600_PI_TRP<<0));
-		REG_DDRPHY_WRITE(i,0x28D, (DDR1600_PI_TRAS_MIN<<24)|(DDR1600_PI_TRAS_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x28E, (DDR1600_PI_TMRW<<24) | (DDR1600_PI_TMRD<<16)|(DDR1600_PI_TCCDMW<<8)|(DDR1600_PI_TDQSCK_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x28F, (DDR1600_PI_TWTR<<24) | (DDR1600_PI_TRCD<<16)|(DDR1600_PI_TRP<<8)   |(DDR1600_PI_TRTP<<0));
-		REG_DDRPHY_WRITE(i,0x290, (DDR1600_PI_TRAS_MAX<<8) | (DDR1600_PI_TWR<<0));
-		REG_DDRPHY_WRITE(i,0x291, (DDR1600_PI_TMRD<<24) | (DDR1600_PI_TCCDMW<<16) | (DDR1600_PI_TDQSCK_MAX<<8)|(DDR1600_PI_TRAS_MIN<<0));
-		REG_DDRPHY_WRITE(i,0x292, (DDR1600_PI_TRCD<<24) | (DDR1600_PI_TRP<<16) | (DDR1600_PI_TRTP<<8)|(DDR1600_PI_TMRW<<0));
-		REG_DDRPHY_WRITE(i,0x293, (DDR1600_PI_TWR<<8)|(DDR1600_PI_TWTR<<0));
-		REG_DDRPHY_WRITE(i,0x294, (DDR1600_PI_TRAS_MIN<<24)|(DDR1600_PI_TRAS_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x295, (DDR1600_PI_TMRW<<24) | (DDR1600_PI_TMRD<<16)|(DDR1600_PI_TCCDMW<<8)|(DDR1600_PI_TDQSCK_MAX<<0));
-		REG_DDRPHY_WRITE(i,0x276, (PI_MR3 <<24)|(DDR1600_PI_MR2 <<16)|(DDR1600_PI_MR1 <<8)|0x00);
-		REG_DDRPHY_WRITE(i,0x277, (DDR1600_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x278, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(DDR1600_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x279, (PI_MR3 <<24)|(DDR1600_PI_MR2 <<16)|(DDR1600_PI_MR1 <<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x27A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x27B, (PI_MR11<<24)|(PI_MR3 <<16)|(DDR1600_PI_MR2 <<8)|(DDR1600_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x27C, (DDR1600_PI_MR2 <<24)|(DDR1600_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x27D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x27E, (PI_MR11<<24)|(PI_MR3 <<16)|(DDR1600_PI_MR2 <<8)|(DDR1600_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x27F, (DDR1600_PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x280, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(DDR1600_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x281, (PI_MR3 <<24)|(DDR1600_PI_MR2 <<16)|(DDR1600_PI_MR1 <<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x282, (DDR1600_PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0));
-		REG_DDRPHY_WRITE(i,0x283, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(DDR1600_PI_MR2 <<0));
-		REG_DDRPHY_WRITE(i,0x284, (DDR1600_PI_MR2 <<24)|(DDR1600_PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0));
-		REG_DDRPHY_WRITE(i,0x285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x286, (PI_MR11<<24)|(PI_MR3 <<16)|(DDR1600_PI_MR2 <<8)|(DDR1600_PI_MR1 <<0));
-		REG_DDRPHY_WRITE(i,0x287, (DDR1600_PI_MR2 <<24)|(DDR1600_PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0));
-		REG_DDRPHY_WRITE(i,0x288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0));
-		REG_DDRPHY_WRITE(i,0x289, 0x00020000                              |(PI_MR13<<0));
-		
-		REG_DDRPHY_WRITE(i,0x247, 0x0a0a0a05);
-		REG_DDRPHY_WRITE(i,0x254, 0x02030303);
-		REG_DDRPHY_WRITE(i,0x257, 0x00201701);
-		REG_DDRPHY_WRITE(i,0x258, 0x0020000e);
-		REG_DDRPHY_WRITE(i,0x259, 0x0020000e);
-		REG_DDRPHY_WRITE(i,0x25A, 0x0000000e);
-		REG_DDRPHY_WRITE(i,0x25F, 0x00C8020A);
-		REG_DDRPHY_WRITE(i,0x260, 0x0200C802);
-		REG_DDRPHY_WRITE(i,0x261, 0x000A00C8);
-		REG_DDRPHY_WRITE(i,0x262, 0x00C90100);
-		REG_DDRPHY_WRITE(i,0x263, 0x010000C9);
-		REG_DDRPHY_WRITE(i,0x268, 0x07070705);
-		REG_DDRPHY_WRITE(i,0x26D, 0x10100100);
-		REG_DDRPHY_WRITE(i,0x26E, 0x00010110);
-		REG_DDRPHY_WRITE(i,0x2A8, 0x00185000);
-		REG_DDRPHY_WRITE(i,0x2A9, 0x0000f320);
-		REG_DDRPHY_WRITE(i,0x2AA, 0x00001850);
-		REG_DDRPHY_WRITE(i,0x2AB, 0x0000f320);
-		REG_DDRPHY_WRITE(i,0x2AC, 0x00001850);
-		REG_DDRPHY_WRITE(i,0x2AD, 0x0000f320);
-		
-		REG_DDRPHY_WRITE(i,0x44C, 0x00020109);
-		REG_DDRPHY_WRITE(i,0x452, 0x070000C0);
-		REG_DDRPHY_WRITE(i,0x453, 0x00100006);
-		REG_DDRPHY_WRITE(i,0x454, 0x0C054208);
-		REG_DDRPHY_WRITE(i,0x4CC, 0x00020109);
-		REG_DDRPHY_WRITE(i,0x4D2, 0x070000C0);
-		REG_DDRPHY_WRITE(i,0x4D3, 0x00100006);
-		REG_DDRPHY_WRITE(i,0x4D4, 0x0C054208);
-		REG_DDRPHY_WRITE(i,0x54C, 0x00020109);
-		REG_DDRPHY_WRITE(i,0x552, 0x070000C0);
-		REG_DDRPHY_WRITE(i,0x553, 0x00100006);
-		REG_DDRPHY_WRITE(i,0x554, 0x0C054208);
-		REG_DDRPHY_WRITE(i,0x5CC, 0x00020109);
-		REG_DDRPHY_WRITE(i,0x5D2, 0x070000C0);
-		REG_DDRPHY_WRITE(i,0x5D3, 0x00100006);
-		REG_DDRPHY_WRITE(i,0x5D4, 0x0C054208);
-		REG_DDRPHY_WRITE(i,0x719, 0x00000303);
-	}
-}
-#ifdef	DDR_WDQLVL_CHAB_SWAP_WA
-#define WDQCNT 0x1f
-uint32_t wdq_org_val[4][4][5];
-uint32_t wdqlvl_core( uint32_t phych_mask,  uint32_t phase,  uint32_t _WDQCNT) {
-	uintptr_t ch;
-	uint32_t retry,done;
-	uint32_t kick;
-	uint32_t dataL;
-	kick=0x34000000 | (phase<<17) | 0x100;
-	for(ch=0;ch<DRAM_CH_CNT;ch++)
-		*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x272;
-	if(_WDQCNT&0x4){
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x02840001;
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x04840010;
-		WaitDBCMD();
-		dsb_sev();
-	}
-	if(_WDQCNT&0x8){
-		if(phase){
-#ifdef	BOARD_SALVATOR_X
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x0 )) = 0x00030010;
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40)) = 0x00060010;
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x80)) = 0x000A0010;
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0xc0)) = 0x000A0010;
-#else	//BOARD_SALVATOR_M
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x0 )) = 0x00050010;
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40)) = 0x00030010;
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x80)) = 0x00030010;
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0xc0)) = 0x00050010;
-#endif
-		} else {
-#ifdef	BOARD_SALVATOR_X
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x00)) = 0x000C0010;
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40)) = 0x00090010;
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x80)) = 0x00050010;
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0xc0)) = 0x00050010;
-#else	//BOARD_SALVATOR_M
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x00)) = 0x000A0010;
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40)) = 0x000C0010;
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x80)) = 0x000C0010;
-			*((volatile uint32_t*)(DBSC_DBDFICNT_0+0xc0)) = 0x000A0010;
-#endif
-		}
-	}
-	if(_WDQCNT&0x4){
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x02840000;
-	}
-	if(_WDQCNT&0x10){
-		for(ch=0;ch<DRAM_CH_CNT;ch++){
-			if(!(phych_mask & (1<<ch)))continue;
-			*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch))=kick;
-		}
-		dsb_sev();
-	}
-	for(ch=0;ch<DRAM_CH_CNT;ch++)
-		*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x230;
-	dsb_sev();
-	retry=0x100000;
-	done=(~phych_mask)&0x0f;
-	if(_WDQCNT&0x10){
-		do {
-			for(ch=0;ch<DRAM_CH_CNT;ch++){
-				if(!(done&(1<<ch))){
-					dataL=*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch));
-					if(dataL&0x01000000)done|=(1<<ch);
-				}
-			}
-			retry--;
-		} while ((done&phych_mask)!=phych_mask && retry>0);
-	} else {
-		done=phych_mask;
-	}
-	*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x00)) = 0x00000010;
-	*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x40)) = 0x00000010;
-	*((volatile uint32_t*)(DBSC_DBDFICNT_0+0x80)) = 0x00000010;
-	*((volatile uint32_t*)(DBSC_DBDFICNT_0+0xC0)) = 0x00000010;
-	if(_WDQCNT&0x20){
-		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0x00)) = 0x0000CF00;
-		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0x40)) = 0x0000CF00;
-		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0x80)) = 0x0000CF00;
-		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0xC0)) = 0x0000CF00;
-		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0x00)) = 0x0000CF01;
-		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0x40)) = 0x0000CF01;
-		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0x80)) = 0x0000CF01;
-		*((volatile uint32_t*)(DBSC_DBPDCNT_0+0xC0)) = 0x0000CF01;
-	}
-	dsb_sev();
-	if(_WDQCNT&0x4){
-		*((volatile uint32_t*)DBSC_DBCMD) = 0x02840000;
-	}
-	return done;
-}
-uint32_t wdqlvl_core0(uint32_t phych_mask, uint32_t *phase_p){
-	uintptr_t	ch;
-	uint32_t	done;
-	uint32_t	phase=0;
-	if(phase){
-		phase=0;
-	} else {
-		phase=1;
-	}
-	uint32_t tmp[4];
-	for(ch=0;ch<DRAM_CH_CNT;ch++){
-		*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x29b;
-	}
-	dsb_sev();
-	for(ch=0;ch<DRAM_CH_CNT;ch++){
-		tmp[ch]=*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch));
-	}
-	dsb_sev();
-	for(ch=0;ch<DRAM_CH_CNT;ch++){
-		*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x29c;
-	}
-	dsb_sev();
-	for(ch=0;ch<DRAM_CH_CNT;ch++){
-		*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch))=tmp[ch];
-	}
-	dsb_sev();
-	for(ch=0;ch<DRAM_CH_CNT;ch++){
-		*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x238;
-	}
-	dsb_sev();
-	for(ch=0;ch<DRAM_CH_CNT;ch++){
-		*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch))=0;
-	}
-	dsb_sev();
-	for(ch=0;ch<DRAM_CH_CNT;ch++){
-		*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x233;
-	}
-	dsb_sev();
-	for(ch=0;ch<DRAM_CH_CNT;ch++){
-		*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch))=0x01000000;
-	}
-	dsb_sev();
-	if(WDQCNT&0x2){
-		done=wdqlvl_core(phych_mask, phase,WDQCNT);
-	} else {
-		done=0x0f;
-	}
-	for(ch=0;ch<DRAM_CH_CNT;ch++){
-		*((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x233;
-	}
-	dsb_sev();
-	for(ch=0;ch<DRAM_CH_CNT;ch++){
-		*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch))=0x01000000;
-	}
-	dsb_sev();
-	*phase_p=phase;
-	return done;
-}
-uint32_t wdqlvl(uint32_t phych_mask){
-	int ch,slice,i,done;
-	uint32_t phase;
-	for(ch=0;ch<DRAM_CH_CNT;ch++){
-		for(slice=0;slice<4;slice++){
-			for(i=0;i<5;i++){
-				wdq_org_val[ch][slice][i]=REG_DDRPHY_READ(ch,0x43a+0x80*slice+i);
-			}
-		}
-	}
-	done=wdqlvl_core0(phych_mask, &phase);
-	return done;
-}
-#endif
diff --git a/plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.h b/plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.h
deleted file mode 100644
index c2f2e92..0000000
--- a/plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.h
+++ /dev/null
@@ -1,37 +0,0 @@
-/*
- * Copyright (c) 2015-2016, Renesas Electronics Corporation
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- *   - Redistributions of source code must retain the above copyright notice,
- *     this list of conditions and the following disclaimer.
- *
- *   - Redistributions in binary form must reproduce the above copyright
- *     notice, this list of conditions and the following disclaimer in the
- *     documentation and/or other materials provided with the distribution.
- *
- *   - Neither the name of Renesas nor the names of its contributors may be
- *     used to endorse or promote products derived from this software without
- *     specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
- * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
- * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
- * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
- * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
- * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
- * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
- * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
- * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
- * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
- * POSSIBILITY OF SUCH DAMAGE.
- */
-
-#ifndef	__BOOT_INIT_DRAM_H3_WS11_
-#define	__BOOT_INIT_DRAM_H3_WS11_
-
-extern void InitDram_h3_ws11(void);
-
-#endif /* __BOOT_INIT_DRAM_H3_WS11_ */
diff --git a/plat/renesas/rcar/ddr/H3/WS11/init_dram_tbl_h3_ws11.h b/plat/renesas/rcar/ddr/H3/WS11/init_dram_tbl_h3_ws11.h
deleted file mode 100644
index 370f87f..0000000
--- a/plat/renesas/rcar/ddr/H3/WS11/init_dram_tbl_h3_ws11.h
+++ /dev/null
@@ -1,1392 +0,0 @@
-/**********************************************************/
-/* Sample program : DRAM initialization Header            */
-/* File Name      : init_dram_tbl.h                       */
-/* Copyright (C) Renesas Electronics Corp. 2015.          */
-/**********************************************************/
-
-#ifndef	__INIT_DRAM_TBL_H3_WS11_
-#define	__INIT_DRAM_TBL_H3_WS11_
-
-//#define BOARD_SALVATOR_X
-//#define BOARD_SALVATOR_M
-//#define BOARD_KRIEK
-
-#define PI_WRLAT 0x0e
-#define PI_WRLAT_ADJ 0x0c
-
-#define PI_TFC  0x018D
-#define PI_TRTP 0x0c
-#define PI_TCCD 0x08
-#define PI_TWR  0x1f
-#define PI_TWTR 0x12
-#define PI_TRCD 0x1d
-#define PI_TRP  0x22
-#define PI_TRAS_MIN 0x43
-#define PI_TRAS_MAX 0x01b267
-#define PI_TMRW 0x0a
-#define PI_TMRD 0x17
-#define PI_TCCDMW 0x20
-#define PI_TDQSCK_MAX 0x6
-//////////////////////////////////////////////////////////////////////////////
-#define PI_MR1  0xd4
-#define PI_MR2  0x2e
-#define PI_MR3  0x31
-#define PI_MR11 0x36
-#define PI_MR12 0x11
-#define PI_MR14 0x11
-#define PI_MR13 0x00
-
-#define PI_RDLAT_ADJ (0x12)
-#define PI_CASLAT_LIN 0x50
-
-#define DDR_PHY_NUM 827
-#define DDR_PI_NUM  181
-#define DDR_PHY_PVT_OVERWRITE_NUM 8
-
-#define DDR_PHY_DRIVE_TERM_OVERWRITE_NUM (8+1+2+7+3+1)
-static const uint32_t DDR_PHY_DDR_PHY_DRIVE_TERM_OVERWITE_1600[DDR_PHY_DRIVE_TERM_OVERWRITE_NUM][2] = 
-{
-	{	0x00000404, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
-	{	0x00000405, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
-	{	0x00000484, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
-	{	0x00000485, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
-	{	0x00000504, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
-	{	0x00000505, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
-	{	0x00000584, 0x03006E02}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
-	{	0x00000585, 0x02006E02}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
-
-	{	0x00000723, 0x00003fee}, // PHY_PAD_CKE_DRIVE:RW+:0:18:=0x000411
-	{	0x00000725, 0x00003fee}, // PHY_PAD_RST_DRIVE:RW+:0:18:=0x000411
-	{	0x00000726, 0x0001154f}, // PHY_PAD_RST_TERM:RW+:0:18:=0x004410
-
-	{	0x0000071E, 0x0003154f}, // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410 // TSEL = ON
-	{	0x0000071F, 0x0001154f}, // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
-	{	0x00000720, 0x0001154f}, // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
-	{	0x00000721, 0x0001154f}, // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
-	{	0x00000722, 0x0001154f}, // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
-	{	0x00000724, 0x0001154f}, // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
-	{	0x00000728, 0x0001154f}, // PHY_PAD_CS_TERM:RW+:0:18:=0x004410
-
-	{	0x0000070F, 0x000F1900}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x00
-	{	0x00000710, 0x0F190F19}, // PHY_PAD_VREF_CTRL_DQ_2:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_1:RW+:0:14:=0x0100
-	{	0x00000711, 0x0F190F19}, // PHY_PAD_VREF_CTRL_AC:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_3:RW+:0:14:=0x0100
-	{	0x0000072C, 0x75000000}, // PHY_CAL_MODE_0:RW:24:8:=0x64 PHY_TST_CLK_PAD_CTRL2:RW:0:23:=0x000000		
-};
-
-static const uint32_t DDR_PHY_suresh[827][2] = 
-{
-	{	0x00000400, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_0:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_0:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:0:11:=0x04f0
-	{	0x00000401, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_0:RW:0:5:=0x00
-	{	0x00000402, 0x00000000}, // PHY_SW_WRDM_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_0:RW:0:5:=0x00
-	{	0x00000403, 0x00000300}, // PHY_DQ_TSEL_ENABLE_0:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_0:RW:0:4:=0x00
-	{	0x00000404, 0x030e6E0E}, // PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
-	{	0x00000405, 0x020e6E0E}, // PHY_TWO_CYC_PREAMBLE_0:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
-	{	0x00000406, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_0:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_0:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_0:RW:8:2:=0x0f PHY_DBI_MODE_0:RW:0:1:=0x00
-	{	0x00000407, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_0:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_0:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0:RW:0:2:=0x00
-	{	0x00000408, 0x00000133}, // PHY_LPBK_CONTROL_0:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_0:RW:0:10:=0x0133
-	{	0x00000409, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
-	{	0x0000040A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_0:RW:16:9:=0x00cc PHY_LPDDR_TYPE_0:RW:8:2:=0x02 PHY_LPDDR_0:RW:0:1:=0x01
-	{	0x0000040B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_0:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_0:RW:0:9:=0x0066
-	{	0x0000040C, 0x00000000}, // PHY_GATE_TRACKING_OBS_0:RD:0:32:=0x00000000
-	{	0x0000040D, 0x00000000}, // PHY_LP4_PST_AMBLE_0:RW:0:1:=0x00
-	{	0x0000040E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000040F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_0:RW:0:32:=0x00000000
-	{	0x00000410, 0x00000000}, // PHY_LP4_RDLVL_PATT10_0:RW:0:32:=0x00000000
-	{	0x00000411, 0x00000000}, // PHY_LP4_RDLVL_PATT11_0:RW:0:32:=0x00000000
-	{	0x00000412, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
-	{	0x00000413, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
-	{	0x00000414, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_0:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_0:RW:0:1:=0x00
-	{	0x00000415, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_0:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_0:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_0:RW:0:6:=0x00
-	{	0x00000416, 0x00000000}, // PHY_RDLVL_DATA_MASK_0:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_0:RW:0:2:=0x00
-	{	0x00000417, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_0:RW:0:32:=0x32103210
-	{	0x00000418, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_0:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_0:RW:0:6:=0x08
-	{	0x00000419, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_0:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_0:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_0:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_0:RW:0:4:=0x0c
-	{	0x0000041A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_0:RW:0:9:=0x0100
-	{	0x0000041B, 0x55555555}, // PHY_USER_PATT0_0:RW:0:32:=0x55555555
-	{	0x0000041C, 0xAAAAAAAA}, // PHY_USER_PATT1_0:RW:0:32:=0xAAAAAAAA
-	{	0x0000041D, 0x55555555}, // PHY_USER_PATT2_0:RW:0:32:=0x55555555
-	{	0x0000041E, 0xAAAAAAAA}, // PHY_USER_PATT3_0:RW:0:32:=0xAAAAAAAA
-	{	0x0000041F, 0x00005555}, // PHY_USER_PATT4_0:RW:0:16:=0x5555
-	{	0x00000420, 0x76543210}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210
-	{	0x00000421, 0x00000001}, // PHY_FIFO_PTR_OBS_0:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_0:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_0:RW:0:1:=0x01
-	{	0x00000422, 0x00000000}, // PHY_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
-	{	0x00000423, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_0:RD:0:10:=0x0000
-	{	0x00000424, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
-	{	0x00000425, 0x00000000}, // PHY_WR_SHIFT_OBS_0:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:0:7:=0x00
-	{	0x00000426, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_0:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_0:RD:0:10:=0x0000
-	{	0x00000427, 0x00000000}, // PHY_WRLVL_STATUS_OBS_0:RD:0:17:=0x000000
-	{	0x00000428, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0:RD:0:9:=0x0000
-	{	0x00000429, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_0:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_0:RD:0:16:=0x0000
-	{	0x0000042A, 0x00000000}, // PHY_GTLVL_STATUS_OBS_0:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_0:RD:0:14:=0x0000
-	{	0x0000042B, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0:RD:0:10:=0x0000
-	{	0x0000042C, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0:RD:0:2:=0x00
-	{	0x0000042D, 0x00000000}, // PHY_RDLVL_STATUS_OBS_0:RD:0:32:=0x00000000
-	{	0x0000042E, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_0:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_0:RD:0:11:=0x0000
-	{	0x0000042F, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_0:RD:0:32:=0x00000000
-	{	0x00000430, 0x00000000}, // PHY_DDL_MODE_0:RW:0:18:=0x000000
-	{	0x00000431, 0x00000000}, // PHY_DDL_TEST_OBS_0:RD:0:32:=0x00000000
-	{	0x00000432, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
-	{	0x00000433, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_0:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:8:1:=0x00 SC_PHY_RX_CAL_START_0:WR:0:1:=0x00
-	{	0x00000434, 0x00000000}, // PHY_RX_CAL_DQ1_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_0:RW+:0:12:=0x0000
-	{	0x00000435, 0x00000000}, // PHY_RX_CAL_DQ3_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_0:RW+:0:12:=0x0000
-	{	0x00000436, 0x00000000}, // PHY_RX_CAL_DQ5_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_0:RW+:0:12:=0x0000
-	{	0x00000437, 0x00000000}, // PHY_RX_CAL_DQ7_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_0:RW+:0:12:=0x0000
-	{	0x00000438, 0x00000000}, // PHY_RX_CAL_DQS_0:RW+:16:12:=0x0000 PHY_RX_CAL_DM_0:RW+:0:12:=0x0000
-	{	0x00000439, 0x00000000}, // PHY_RX_CAL_OBS_0:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_0:RW+:0:12:=0x0000
-	{	0x0000043A, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_0:RW+:0:11:=0x0280
-	{	0x0000043B, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_0:RW+:0:11:=0x0280
-	{	0x0000043C, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_0:RW+:0:11:=0x0280
-	{	0x0000043D, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_0:RW+:0:11:=0x0280
-	{	0x0000043E, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_0:RW+:0:11:=0x0280
-	{	0x0000043F, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_0:RW+:0:10:=0x0000
-	{	0x00000440, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_0:RW+:0:10:=0x0000
-	{	0x00000441, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_0:RW+:0:10:=0x0000
-	{	0x00000442, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_0:RW+:0:10:=0x0000
-	{	0x00000443, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x00000444, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x00000445, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x00000446, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x00000447, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x00000448, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x00000449, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x0000044A, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x0000044B, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_0:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_0:RW+:0:10:=0x00a0
-	{	0x0000044C, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0109
-	{	0x0000044D, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_0:RW+:0:10:=0x01d0
-	{	0x0000044E, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_0:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_0:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_0:RW+:0:1:=0x00
-	{	0x0000044F, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_0:RW+:0:11:=0x0200
-	{	0x00000450, 0x41415141}, // PHY_DQS_OE_TIMING_0:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_0:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_0:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_0:RW+:0:8:=0x41
-	{	0x00000451, 0xC0014150}, // PHY_DQ_IE_TIMING_0:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_0:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_0:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_0:RW+:0:8:=0x50
-	{	0x00000452, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_0:RW+:24:4:=0x0e PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0xc0
-	{	0x00000453, 0x0010000C}, // PHY_MASTER_DELAY_START_0:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_0:RW+:0:4:=0x0c
-	{	0x00000454, 0x0C064208}, // PHY_WRLVL_DLY_STEP_0:RW+:24:4:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_0:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_0:RW+:0:6:=0x08
-	{	0x00000455, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_0:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_0:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_0:RW+:0:5:=0x18
-	{	0x00000456, 0x01000140}, // PHY_GTLVL_FINAL_STEP_0:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_0:RW+:0:10:=0x0140
-	{	0x00000457, 0x00000C20}, // PHY_RDLVL_DLY_STEP_0:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_0:RW+:0:8:=0x20
-	{	0x00000458, 0x00000000}, //
-	{	0x00000459, 0x00000000}, //
-	{	0x0000045A, 0x00000000}, //
-	{	0x0000045B, 0x00000000}, //
-	{	0x0000045C, 0x00000000}, //
-	{	0x0000045D, 0x00000000}, //
-	{	0x0000045E, 0x00000000}, //
-	{	0x0000045F, 0x00000000}, //
-	{	0x00000460, 0x00000000}, //
-	{	0x00000461, 0x00000000}, //
-	{	0x00000462, 0x00000000}, //
-	{	0x00000463, 0x00000000}, //
-	{	0x00000464, 0x00000000}, //
-	{	0x00000465, 0x00000000}, //
-	{	0x00000466, 0x00000000}, //
-	{	0x00000467, 0x00000000}, //
-	{	0x00000468, 0x00000000}, //
-	{	0x00000469, 0x00000000}, //
-	{	0x0000046A, 0x00000000}, //
-	{	0x0000046B, 0x00000000}, //
-	{	0x0000046C, 0x00000000}, //
-	{	0x0000046D, 0x00000000}, //
-	{	0x0000046E, 0x00000000}, //
-	{	0x0000046F, 0x00000000}, //
-	{	0x00000470, 0x00000000}, //
-	{	0x00000471, 0x00000000}, //
-	{	0x00000472, 0x00000000}, //
-	{	0x00000473, 0x00000000}, //
-	{	0x00000474, 0x00000000}, //
-	{	0x00000475, 0x00000000}, //
-	{	0x00000476, 0x00000000}, //
-	{	0x00000477, 0x00000000}, //
-	{	0x00000478, 0x00000000}, //
-	{	0x00000479, 0x00000000}, //
-	{	0x0000047A, 0x00000000}, //
-	{	0x0000047B, 0x00000000}, //
-	{	0x0000047C, 0x00000000}, //
-	{	0x0000047D, 0x00000000}, //
-	{	0x0000047E, 0x00000000}, //
-	{	0x0000047F, 0x00000000}, //
-	{	0x00000480, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_1:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_1:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:0:11:=0x04f0
-	{	0x00000481, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_1:RW:0:5:=0x00
-	{	0x00000482, 0x00000000}, // PHY_SW_WRDM_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_1:RW:0:5:=0x00
-	{	0x00000483, 0x00000300}, // PHY_DQ_TSEL_ENABLE_1:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_1:RW:0:4:=0x00
-	{	0x00000484, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
-	{	0x00000485, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_1:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
-	{	0x00000486, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_1:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_1:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_1:RW:8:2:=0x0f PHY_DBI_MODE_1:RW:0:1:=0x00
-	{	0x00000487, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_1:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_1:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1:RW:0:2:=0x00
-	{	0x00000488, 0x00000133}, // PHY_LPBK_CONTROL_1:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_1:RW:0:10:=0x0133
-	{	0x00000489, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_1:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_1:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x00c0
-	{	0x0000048A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_1:RW:16:9:=0x00cc PHY_LPDDR_TYPE_1:RW:8:2:=0x02 PHY_LPDDR_1:RW:0:1:=0x01
-	{	0x0000048B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_1:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_1:RW:0:9:=0x0066
-	{	0x0000048C, 0x00000000}, // PHY_GATE_TRACKING_OBS_1:RD:0:32:=0x00000000
-	{	0x0000048D, 0x00000000}, // PHY_LP4_PST_AMBLE_1:RW:0:1:=0x00
-	{	0x0000048E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000048F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_1:RW:0:32:=0x00000000
-	{	0x00000490, 0x00000000}, // PHY_LP4_RDLVL_PATT10_1:RW:0:32:=0x00000000
-	{	0x00000491, 0x00000000}, // PHY_LP4_RDLVL_PATT11_1:RW:0:32:=0x00000000
-	{	0x00000492, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_1:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_1:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_1:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_1:RW:0:3:=0x00
-	{	0x00000493, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_1:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_1:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_1:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_1:RW:0:4:=0x00
-	{	0x00000494, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_1:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_1:RW:0:1:=0x00
-	{	0x00000495, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_1:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_1:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_1:RW:0:6:=0x00
-	{	0x00000496, 0x00000000}, // PHY_RDLVL_DATA_MASK_1:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_1:RW:0:2:=0x00
-	{	0x00000497, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_1:RW:0:32:=0x32103210
-	{	0x00000498, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_1:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_1:RW:0:6:=0x08
-	{	0x00000499, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_1:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_1:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_1:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_1:RW:0:4:=0x0c
-	{	0x0000049A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_1:RW:0:9:=0x0100
-	{	0x0000049B, 0x55555555}, // PHY_USER_PATT0_1:RW:0:32:=0x55555555
-	{	0x0000049C, 0xAAAAAAAA}, // PHY_USER_PATT1_1:RW:0:32:=0xAAAAAAAA
-	{	0x0000049D, 0x55555555}, // PHY_USER_PATT2_1:RW:0:32:=0x55555555
-	{	0x0000049E, 0xAAAAAAAA}, // PHY_USER_PATT3_1:RW:0:32:=0xAAAAAAAA
-	{	0x0000049F, 0x00005555}, // PHY_USER_PATT4_1:RW:0:16:=0x5555
-	{	0x000004A0, 0x76543210}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210
-	{	0x000004A1, 0x00000000}, // PHY_FIFO_PTR_OBS_1:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_1:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_1:RW:0:1:=0x00
-	{	0x000004A2, 0x00000000}, // PHY_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
-	{	0x000004A3, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_1:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_1:RD:0:10:=0x0000
-	{	0x000004A4, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1:RD:0:8:=0x00
-	{	0x000004A5, 0x00000000}, // PHY_WR_SHIFT_OBS_1:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_1:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1:RD:0:7:=0x00
-	{	0x000004A6, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_1:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_1:RD:0:10:=0x0000
-	{	0x000004A7, 0x00000000}, // PHY_WRLVL_STATUS_OBS_1:RD:0:17:=0x000000
-	{	0x000004A8, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1:RD:0:9:=0x0000
-	{	0x000004A9, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_1:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_1:RD:0:16:=0x0000
-	{	0x000004AA, 0x00000000}, // PHY_GTLVL_STATUS_OBS_1:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_1:RD:0:14:=0x0000
-	{	0x000004AB, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1:RD:0:10:=0x0000
-	{	0x000004AC, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1:RD:0:2:=0x00
-	{	0x000004AD, 0x00000000}, // PHY_RDLVL_STATUS_OBS_1:RD:0:32:=0x00000000
-	{	0x000004AE, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_1:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_1:RD:0:11:=0x0000
-	{	0x000004AF, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_1:RD:0:32:=0x00000000
-	{	0x000004B0, 0x00000000}, // PHY_DDL_MODE_1:RW:0:18:=0x000000
-	{	0x000004B1, 0x00000000}, // PHY_DDL_TEST_OBS_1:RD:0:32:=0x00000000
-	{	0x000004B2, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
-	{	0x000004B3, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_1:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_1:RW:8:1:=0x00 SC_PHY_RX_CAL_START_1:WR:0:1:=0x00
-	{	0x000004B4, 0x00000000}, // PHY_RX_CAL_DQ1_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_1:RW+:0:12:=0x0000
-	{	0x000004B5, 0x00000000}, // PHY_RX_CAL_DQ3_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_1:RW+:0:12:=0x0000
-	{	0x000004B6, 0x00000000}, // PHY_RX_CAL_DQ5_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_1:RW+:0:12:=0x0000
-	{	0x000004B7, 0x00000000}, // PHY_RX_CAL_DQ7_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_1:RW+:0:12:=0x0000
-	{	0x000004B8, 0x00000000}, // PHY_RX_CAL_DQS_1:RW+:16:12:=0x0000 PHY_RX_CAL_DM_1:RW+:0:12:=0x0000
-	{	0x000004B9, 0x00000000}, // PHY_RX_CAL_OBS_1:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_1:RW+:0:12:=0x0000
-	{	0x000004BA, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_1:RW+:0:11:=0x0280
-	{	0x000004BB, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_1:RW+:0:11:=0x0280
-	{	0x000004BC, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_1:RW+:0:11:=0x0280
-	{	0x000004BD, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_1:RW+:0:11:=0x0280
-	{	0x000004BE, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_1:RW+:0:11:=0x0280
-	{	0x000004BF, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_1:RW+:0:10:=0x0000
-	{	0x000004C0, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_1:RW+:0:10:=0x0000
-	{	0x000004C1, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_1:RW+:0:10:=0x0000
-	{	0x000004C2, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_1:RW+:0:10:=0x0000
-	{	0x000004C3, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004C4, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004C5, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004C6, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004C7, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004C8, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004C9, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004CA, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004CB, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_1:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_1:RW+:0:10:=0x00a0
-	{	0x000004CC, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0109
-	{	0x000004CD, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_1:RW+:0:10:=0x01d0
-	{	0x000004CE, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_1:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_1:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_1:RW+:0:1:=0x00
-	{	0x000004CF, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_1:RW+:0:11:=0x0200
-	{	0x000004D0, 0x41415141}, // PHY_DQS_OE_TIMING_1:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_1:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_1:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_1:RW+:0:8:=0x41
-	{	0x000004D1, 0xC0014150}, // PHY_DQ_IE_TIMING_1:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_1:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_1:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_1:RW+:0:8:=0x50
-	{	0x000004D2, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_1:RW+:24:4:=0x0e PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0xc0
-	{	0x000004D3, 0x0010000C}, // PHY_MASTER_DELAY_START_1:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_1:RW+:0:4:=0x0c
-	{	0x000004D4, 0x0C064208}, // PHY_WRLVL_DLY_STEP_1:RW+:24:4:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_1:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_1:RW+:0:6:=0x08
-	{	0x000004D5, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_1:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_1:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_1:RW+:0:5:=0x18
-	{	0x000004D6, 0x01000140}, // PHY_GTLVL_FINAL_STEP_1:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_1:RW+:0:10:=0x0140
-	{	0x000004D7, 0x00000C20}, // PHY_RDLVL_DLY_STEP_1:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_1:RW+:0:8:=0x20
-	{	0x000004D8, 0x00000000}, //
-	{	0x000004D9, 0x00000000}, //
-	{	0x000004DA, 0x00000000}, //
-	{	0x000004DB, 0x00000000}, //
-	{	0x000004DC, 0x00000000}, //
-	{	0x000004DD, 0x00000000}, //
-	{	0x000004DE, 0x00000000}, //
-	{	0x000004DF, 0x00000000}, //
-	{	0x000004E0, 0x00000000}, //
-	{	0x000004E1, 0x00000000}, //
-	{	0x000004E2, 0x00000000}, //
-	{	0x000004E3, 0x00000000}, //
-	{	0x000004E4, 0x00000000}, //
-	{	0x000004E5, 0x00000000}, //
-	{	0x000004E6, 0x00000000}, //
-	{	0x000004E7, 0x00000000}, //
-	{	0x000004E8, 0x00000000}, //
-	{	0x000004E9, 0x00000000}, //
-	{	0x000004EA, 0x00000000}, //
-	{	0x000004EB, 0x00000000}, //
-	{	0x000004EC, 0x00000000}, //
-	{	0x000004ED, 0x00000000}, //
-	{	0x000004EE, 0x00000000}, //
-	{	0x000004EF, 0x00000000}, //
-	{	0x000004F0, 0x00000000}, //
-	{	0x000004F1, 0x00000000}, //
-	{	0x000004F2, 0x00000000}, //
-	{	0x000004F3, 0x00000000}, //
-	{	0x000004F4, 0x00000000}, //
-	{	0x000004F5, 0x00000000}, //
-	{	0x000004F6, 0x00000000}, //
-	{	0x000004F7, 0x00000000}, //
-	{	0x000004F8, 0x00000000}, //
-	{	0x000004F9, 0x00000000}, //
-	{	0x000004FA, 0x00000000}, //
-	{	0x000004FB, 0x00000000}, //
-	{	0x000004FC, 0x00000000}, //
-	{	0x000004FD, 0x00000000}, //
-	{	0x000004FE, 0x00000000}, //
-	{	0x000004FF, 0x00000000}, //
-	{	0x00000500, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_2:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_2:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_2:RW:0:11:=0x04f0
-	{	0x00000501, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_2:RW:0:5:=0x00
-	{	0x00000502, 0x00000000}, // PHY_SW_WRDM_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_2:RW:0:5:=0x00
-	{	0x00000503, 0x00000300}, // PHY_DQ_TSEL_ENABLE_2:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_2:RW:0:4:=0x00
-	{	0x00000504, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
-	{	0x00000505, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_2:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
-	{	0x00000506, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_2:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_2:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_2:RW:8:2:=0x0f PHY_DBI_MODE_2:RW:0:1:=0x00
-	{	0x00000507, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_2:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_2:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_2:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_2:RW:0:2:=0x00
-	{	0x00000508, 0x00000133}, // PHY_LPBK_CONTROL_2:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_2:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_2:RW:0:10:=0x0133
-	{	0x00000509, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_2:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_2:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x00c0
-	{	0x0000050A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_2:RW:16:9:=0x00cc PHY_LPDDR_TYPE_2:RW:8:2:=0x02 PHY_LPDDR_2:RW:0:1:=0x01
-	{	0x0000050B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_2:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_2:RW:0:9:=0x0066
-	{	0x0000050C, 0x00000000}, // PHY_GATE_TRACKING_OBS_2:RD:0:32:=0x00000000
-	{	0x0000050D, 0x00000000}, // PHY_LP4_PST_AMBLE_2:RW:0:1:=0x00
-	{	0x0000050E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000050F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_2:RW:0:32:=0x00000000
-	{	0x00000510, 0x00000000}, // PHY_LP4_RDLVL_PATT10_2:RW:0:32:=0x00000000
-	{	0x00000511, 0x00000000}, // PHY_LP4_RDLVL_PATT11_2:RW:0:32:=0x00000000
-	{	0x00000512, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_2:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_2:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_2:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_2:RW:0:3:=0x00
-	{	0x00000513, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_2:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_2:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_2:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_2:RW:0:4:=0x00
-	{	0x00000514, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_2:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_2:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_2:RW:0:1:=0x00
-	{	0x00000515, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_2:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_2:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_2:RW:0:6:=0x00
-	{	0x00000516, 0x00000000}, // PHY_RDLVL_DATA_MASK_2:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_2:RW:0:2:=0x00
-	{	0x00000517, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_2:RW:0:32:=0x32103210
-	{	0x00000518, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_2:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_2:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_2:RW:0:6:=0x08
-	{	0x00000519, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_2:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_2:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_2:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_2:RW:0:4:=0x0c
-	{	0x0000051A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_2:RW:0:9:=0x0100
-	{	0x0000051B, 0x55555555}, // PHY_USER_PATT0_2:RW:0:32:=0x55555555
-	{	0x0000051C, 0xAAAAAAAA}, // PHY_USER_PATT1_2:RW:0:32:=0xAAAAAAAA
-	{	0x0000051D, 0x55555555}, // PHY_USER_PATT2_2:RW:0:32:=0x55555555
-	{	0x0000051E, 0xAAAAAAAA}, // PHY_USER_PATT3_2:RW:0:32:=0xAAAAAAAA
-	{	0x0000051F, 0x00005555}, // PHY_USER_PATT4_2:RW:0:16:=0x5555
-	{	0x00000520, 0x76543210}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210
-	{	0x00000521, 0x00000001}, // PHY_FIFO_PTR_OBS_2:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_2:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_2:RW:0:1:=0x01
-	{	0x00000522, 0x00000000}, // PHY_LPBK_RESULT_OBS_2:RD:0:32:=0x00000000
-	{	0x00000523, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_2:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_2:RD:0:10:=0x0000
-	{	0x00000524, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2:RD:0:8:=0x00
-	{	0x00000525, 0x00000000}, // PHY_WR_SHIFT_OBS_2:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_2:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2:RD:0:7:=0x00
-	{	0x00000526, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_2:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_2:RD:0:10:=0x0000
-	{	0x00000527, 0x00000000}, // PHY_WRLVL_STATUS_OBS_2:RD:0:17:=0x000000
-	{	0x00000528, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_2:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_2:RD:0:9:=0x0000
-	{	0x00000529, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_2:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_2:RD:0:16:=0x0000
-	{	0x0000052A, 0x00000000}, // PHY_GTLVL_STATUS_OBS_2:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_2:RD:0:14:=0x0000
-	{	0x0000052B, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2:RD:0:10:=0x0000
-	{	0x0000052C, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2:RD:0:2:=0x00
-	{	0x0000052D, 0x00000000}, // PHY_RDLVL_STATUS_OBS_2:RD:0:32:=0x00000000
-	{	0x0000052E, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_2:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_2:RD:0:11:=0x0000
-	{	0x0000052F, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_2:RD:0:32:=0x00000000
-	{	0x00000530, 0x00000000}, // PHY_DDL_MODE_2:RW:0:18:=0x000000
-	{	0x00000531, 0x00000000}, // PHY_DDL_TEST_OBS_2:RD:0:32:=0x00000000
-	{	0x00000532, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_2:RD:0:32:=0x00000000
-	{	0x00000533, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_2:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_2:RW:8:1:=0x00 SC_PHY_RX_CAL_START_2:WR:0:1:=0x00
-	{	0x00000534, 0x00000000}, // PHY_RX_CAL_DQ1_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_2:RW+:0:12:=0x0000
-	{	0x00000535, 0x00000000}, // PHY_RX_CAL_DQ3_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_2:RW+:0:12:=0x0000
-	{	0x00000536, 0x00000000}, // PHY_RX_CAL_DQ5_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_2:RW+:0:12:=0x0000
-	{	0x00000537, 0x00000000}, // PHY_RX_CAL_DQ7_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_2:RW+:0:12:=0x0000
-	{	0x00000538, 0x00000000}, // PHY_RX_CAL_DQS_2:RW+:16:12:=0x0000 PHY_RX_CAL_DM_2:RW+:0:12:=0x0000
-	{	0x00000539, 0x00000000}, // PHY_RX_CAL_OBS_2:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_2:RW+:0:12:=0x0000
-	{	0x0000053A, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_2:RW+:0:11:=0x0280
-	{	0x0000053B, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_2:RW+:0:11:=0x0280
-	{	0x0000053C, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_2:RW+:0:11:=0x0280
-	{	0x0000053D, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_2:RW+:0:11:=0x0280
-	{	0x0000053E, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_2:RW+:0:11:=0x0280
-	{	0x0000053F, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_2:RW+:0:10:=0x0000
-	{	0x00000540, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_2:RW+:0:10:=0x0000
-	{	0x00000541, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_2:RW+:0:10:=0x0000
-	{	0x00000542, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_2:RW+:0:10:=0x0000
-	{	0x00000543, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x00000544, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x00000545, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x00000546, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x00000547, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x00000548, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x00000549, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x0000054A, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x0000054B, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_2:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_2:RW+:0:10:=0x00a0
-	{	0x0000054C, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0109
-	{	0x0000054D, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_2:RW+:0:10:=0x01d0
-	{	0x0000054E, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_2:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_2:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_2:RW+:0:1:=0x00
-	{	0x0000054F, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_2:RW+:0:11:=0x0200
-	{	0x00000550, 0x41415141}, // PHY_DQS_OE_TIMING_2:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_2:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_2:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_2:RW+:0:8:=0x41
-	{	0x00000551, 0xC0014150}, // PHY_DQ_IE_TIMING_2:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_2:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_2:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_2:RW+:0:8:=0x50
-	{	0x00000552, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_2:RW+:24:4:=0x0e PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0xc0
-	{	0x00000553, 0x0010000C}, // PHY_MASTER_DELAY_START_2:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_2:RW+:0:4:=0x0c
-	{	0x00000554, 0x0C064208}, // PHY_WRLVL_DLY_STEP_2:RW+:24:4:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_2:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_2:RW+:0:6:=0x08
-	{	0x00000555, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_2:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_2:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_2:RW+:0:5:=0x18
-	{	0x00000556, 0x01000140}, // PHY_GTLVL_FINAL_STEP_2:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_2:RW+:0:10:=0x0140
-	{	0x00000557, 0x00000C20}, // PHY_RDLVL_DLY_STEP_2:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_2:RW+:0:8:=0x20
-	{	0x00000558, 0x00000000}, //
-	{	0x00000559, 0x00000000}, //
-	{	0x0000055A, 0x00000000}, //
-	{	0x0000055B, 0x00000000}, //
-	{	0x0000055C, 0x00000000}, //
-	{	0x0000055D, 0x00000000}, //
-	{	0x0000055E, 0x00000000}, //
-	{	0x0000055F, 0x00000000}, //
-	{	0x00000560, 0x00000000}, //
-	{	0x00000561, 0x00000000}, //
-	{	0x00000562, 0x00000000}, //
-	{	0x00000563, 0x00000000}, //
-	{	0x00000564, 0x00000000}, //
-	{	0x00000565, 0x00000000}, //
-	{	0x00000566, 0x00000000}, //
-	{	0x00000567, 0x00000000}, //
-	{	0x00000568, 0x00000000}, //
-	{	0x00000569, 0x00000000}, //
-	{	0x0000056A, 0x00000000}, //
-	{	0x0000056B, 0x00000000}, //
-	{	0x0000056C, 0x00000000}, //
-	{	0x0000056D, 0x00000000}, //
-	{	0x0000056E, 0x00000000}, //
-	{	0x0000056F, 0x00000000}, //
-	{	0x00000570, 0x00000000}, //
-	{	0x00000571, 0x00000000}, //
-	{	0x00000572, 0x00000000}, //
-	{	0x00000573, 0x00000000}, //
-	{	0x00000574, 0x00000000}, //
-	{	0x00000575, 0x00000000}, //
-	{	0x00000576, 0x00000000}, //
-	{	0x00000577, 0x00000000}, //
-	{	0x00000578, 0x00000000}, //
-	{	0x00000579, 0x00000000}, //
-	{	0x0000057A, 0x00000000}, //
-	{	0x0000057B, 0x00000000}, //
-	{	0x0000057C, 0x00000000}, //
-	{	0x0000057D, 0x00000000}, //
-	{	0x0000057E, 0x00000000}, //
-	{	0x0000057F, 0x00000000}, //
-	{	0x00000580, 0x000004F0}, // PHY_SW_WRDQ0_SHIFT_3:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_3:RW:16:1:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_3:RW:0:11:=0x04f0
-	{	0x00000581, 0x00000000}, // PHY_SW_WRDQ4_SHIFT_3:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_3:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_3:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_3:RW:0:5:=0x00
-	{	0x00000582, 0x00000000}, // PHY_SW_WRDM_SHIFT_3:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_3:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_3:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_3:RW:0:5:=0x00
-	{	0x00000583, 0x00000300}, // PHY_DQ_TSEL_ENABLE_3:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_3:RW:0:4:=0x00
-	{	0x00000584, 0x030E6E0E}, // PHY_DQS_TSEL_ENABLE_3:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW:0:24:=0x665555
-	{	0x00000585, 0x020E6E0E}, // PHY_TWO_CYC_PREAMBLE_3:RW:24:2:=0x02 PHY_DQS_TSEL_SELECT_3:RW:0:24:=0x665555
-	{	0x00000586, 0x00010F00}, // PHY_PER_CS_TRAINING_INDEX_3:RW:24:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_3:RW_D:16:1:=0x01 PHY_PER_RANK_CS_MAP_3:RW:8:2:=0x0f PHY_DBI_MODE_3:RW:0:1:=0x00
-	{	0x00000587, 0x04000100}, // PHY_LP4_BOOT_RPTR_UPDATE_3:RW:24:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_3:RW:16:4:=0x00 PHY_LP4_BOOT_RDDATA_EN_DLY_3:RW:8:4:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_3:RW:0:2:=0x00
-	{	0x00000588, 0x00000133}, // PHY_LPBK_CONTROL_3:RW:24:7:=0x00 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_3:RW:16:4:=0x00 PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY_3:RW:0:10:=0x0133
-	{	0x00000589, 0x000700C0}, // SC_PHY_SNAP_OBS_REGS_3:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_3:RW:16:4:=0x07 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3:RW:0:10:=0x00c0
-	{	0x0000058A, 0x00CC0201}, // PHY_GATE_SMPL1_SLAVE_DELAY_3:RW:16:9:=0x00cc PHY_LPDDR_TYPE_3:RW:8:2:=0x02 PHY_LPDDR_3:RW:0:1:=0x01
-	{	0x0000058B, 0x00030066}, // ON_FLY_GATE_ADJUST_EN_3:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_3:RW:0:9:=0x0066
-	{	0x0000058C, 0x00000000}, // PHY_GATE_TRACKING_OBS_3:RD:0:32:=0x00000000
-	{	0x0000058D, 0x00000000}, // PHY_LP4_PST_AMBLE_3:RW:0:1:=0x00
-	{	0x0000058E, 0x00000000}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
-	{	0x0000058F, 0x00000000}, // PHY_LP4_RDLVL_PATT9_3:RW:0:32:=0x00000000
-	{	0x00000590, 0x00000000}, // PHY_LP4_RDLVL_PATT10_3:RW:0:32:=0x00000000
-	{	0x00000591, 0x00000000}, // PHY_LP4_RDLVL_PATT11_3:RW:0:32:=0x00000000
-	{	0x00000592, 0x00000000}, // PHY_RDDQ_ENC_OBS_SELECT_3:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_3:RW:16:3:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_3:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_3:RW:0:3:=0x00
-	{	0x00000593, 0x00000000}, // PHY_FIFO_PTR_OBS_SELECT_3:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_3:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_3:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_3:RW:0:4:=0x00
-	{	0x00000594, 0x04080000}, // PHY_WRLVL_UPDT_WAIT_CNT_3:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_3:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_3:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_3:RW:0:1:=0x00
-	{	0x00000595, 0x04080a04}, // PHY_RDLVL_UPDT_WAIT_CNT_3:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_3:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_3:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_3:RW:0:6:=0x00
-	{	0x00000596, 0x00000000}, // PHY_RDLVL_DATA_MASK_3:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3:RW:8:5:=0x00 PHY_RDLVL_OP_MODE_3:RW:0:2:=0x00
-	{	0x00000597, 0x32103210}, // PHY_RDLVL_DATA_SWIZZLE_3:RW:0:32:=0x32103210
-	{	0x00000598, 0x00C00208}, // PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_3:RW:16:11:=0x00C0 PHY_WDQLVL_PATT_3:RW:8:3:=0x07 PHY_WDQLVL_BURST_CNT_3:RW:0:6:=0x08
-	{	0x00000599, 0x0001000C}, // PHY_WDQLVL_CLR_PREV_RESULTS_3:WR:24:1:=0x00 PHY_WDQLVL_QTR_DLY_STEP_3:RW:16:4:=0x01 PHY_WDQLVL_DQDM_OBS_SELECT_3:RW:8:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_3:RW:0:4:=0x0c
-	{	0x0000059A, 0x00000100}, // PHY_WDQLVL_DATADM_MASK_3:RW:0:9:=0x0100
-	{	0x0000059B, 0x55555555}, // PHY_USER_PATT0_3:RW:0:32:=0x55555555
-	{	0x0000059C, 0xAAAAAAAA}, // PHY_USER_PATT1_3:RW:0:32:=0xAAAAAAAA
-	{	0x0000059D, 0x55555555}, // PHY_USER_PATT2_3:RW:0:32:=0x55555555
-	{	0x0000059E, 0xAAAAAAAA}, // PHY_USER_PATT3_3:RW:0:32:=0xAAAAAAAA
-	{	0x0000059F, 0x00005555}, // PHY_USER_PATT4_3:RW:0:16:=0x5555
-	{	0x000005A0, 0x76543210}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210
-	{	0x000005A1, 0x00000000}, // PHY_FIFO_PTR_OBS_3:RD:16:8:=0x00 SC_PHY_MANUAL_CLEAR_3:WR:8:6:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_3:RW:0:1:=0x00
-	{	0x000005A2, 0x00000000}, // PHY_LPBK_RESULT_OBS_3:RD:0:32:=0x00000000
-	{	0x000005A3, 0x00000000}, // PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3:RD:24:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_3:RD:16:6:=0x00 PHY_MASTER_DLY_LOCK_OBS_3:RD:0:10:=0x0000
-	{	0x000005A4, 0x00000000}, // PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3:RD:16:10:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3:RD:8:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3:RD:0:8:=0x00
-	{	0x000005A5, 0x00000000}, // PHY_WR_SHIFT_OBS_3:RD:24:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_3:RD:16:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3:RD:8:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3:RD:0:7:=0x00
-	{	0x000005A6, 0x00000000}, // PHY_WRLVL_HARD1_DELAY_OBS_3:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_3:RD:0:10:=0x0000
-	{	0x000005A7, 0x00000000}, // PHY_WRLVL_STATUS_OBS_3:RD:0:17:=0x000000
-	{	0x000005A8, 0x00000000}, // PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_3:RD:16:9:=0x0000 PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_3:RD:0:9:=0x0000
-	{	0x000005A9, 0x00000000}, // PHY_GTLVL_HARD0_DELAY_OBS_3:RD:16:14:=0x0000 PHY_WRLVL_ERROR_OBS_3:RD:0:16:=0x0000
-	{	0x000005AA, 0x00000000}, // PHY_GTLVL_STATUS_OBS_3:RD:16:12:=0x0000 PHY_GTLVL_HARD1_DELAY_OBS_3:RD:0:14:=0x0000
-	{	0x000005AB, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3:RD:0:10:=0x0000
-	{	0x000005AC, 0x00000000}, // PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3:RD:0:2:=0x00
-	{	0x000005AD, 0x00000000}, // PHY_RDLVL_STATUS_OBS_3:RD:0:32:=0x00000000
-	{	0x000005AE, 0x00000000}, // PHY_WDQLVL_DQDM_TE_DLY_OBS_3:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_3:RD:0:11:=0x0000
-	{	0x000005AF, 0x00000000}, // PHY_WDQLVL_STATUS_OBS_3:RD:0:32:=0x00000000
-	{	0x000005B0, 0x00000000}, // PHY_DDL_MODE_3:RW:0:18:=0x000000
-	{	0x000005B1, 0x00000000}, // PHY_DDL_TEST_OBS_3:RD:0:32:=0x00000000
-	{	0x000005B2, 0x00000000}, // PHY_DDL_TEST_MSTR_DLY_OBS_3:RD:0:32:=0x00000000
-	{	0x000005B3, 0x00200000}, // PHY_RX_CAL_SAMPLE_WAIT_3:RW:16:8:=0x20 PHY_RX_CAL_OVERRIDE_3:RW:8:1:=0x00 SC_PHY_RX_CAL_START_3:WR:0:1:=0x00
-	{	0x000005B4, 0x00000000}, // PHY_RX_CAL_DQ1_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_3:RW+:0:12:=0x0000
-	{	0x000005B5, 0x00000000}, // PHY_RX_CAL_DQ3_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_3:RW+:0:12:=0x0000
-	{	0x000005B6, 0x00000000}, // PHY_RX_CAL_DQ5_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_3:RW+:0:12:=0x0000
-	{	0x000005B7, 0x00000000}, // PHY_RX_CAL_DQ7_3:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_3:RW+:0:12:=0x0000
-	{	0x000005B8, 0x00000000}, // PHY_RX_CAL_DQS_3:RW+:16:12:=0x0000 PHY_RX_CAL_DM_3:RW+:0:12:=0x0000
-	{	0x000005B9, 0x00000000}, // PHY_RX_CAL_OBS_3:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_3:RW+:0:12:=0x0000
-
-	{	0x000005BA, 0x02800280}, // PHY_CLK_WRDQ1_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_3:RW+:0:11:=0x0280
-	{	0x000005BB, 0x02800280}, // PHY_CLK_WRDQ3_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_3:RW+:0:11:=0x0280
-	{	0x000005BC, 0x02800280}, // PHY_CLK_WRDQ5_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_3:RW+:0:11:=0x0280
-	{	0x000005BD, 0x02800280}, // PHY_CLK_WRDQ7_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_3:RW+:0:11:=0x0280
-	{	0x000005BE, 0x00000280}, // PHY_CLK_WRDQS_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_3:RW+:0:11:=0x0280
-
-	{	0x000005BF, 0x00000000}, // PHY_RDDQ1_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_3:RW+:0:10:=0x0000
-	{	0x000005C0, 0x00000000}, // PHY_RDDQ3_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_3:RW+:0:10:=0x0000
-	{	0x000005C1, 0x00000000}, // PHY_RDDQ5_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_3:RW+:0:10:=0x0000
-	{	0x000005C2, 0x00000000}, // PHY_RDDQ7_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_3:RW+:0:10:=0x0000
-	{	0x000005C3, 0x00A000A0}, // PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005C4, 0x00A000A0}, // PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005C5, 0x00A000A0}, // PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005C6, 0x00A000A0}, // PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005C7, 0x00A000A0}, // PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005C8, 0x00A000A0}, // PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005C9, 0x00A000A0}, // PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005CA, 0x00A000A0}, // PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005CB, 0x00A000A0}, // PHY_RDDQS_DM_FALL_SLAVE_DELAY_3:RW+:16:10:=0x00A0 PHY_RDDQS_DM_RISE_SLAVE_DELAY_3:RW+:0:10:=0x00a0
-	{	0x000005CC, 0x00040109}, // PHY_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x04 PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0109
-	{	0x000005CD, 0x000001D0}, // PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3:RW+:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_3:RW+:0:10:=0x01d0
-	{	0x000005CE, 0x03000000}, // PHY_GTLVL_LAT_ADJ_START_3:RW+:24:4:=0x07 PHY_GTLVL_RDDQS_SLV_DLY_START_3:RW+:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_3:RW+:0:1:=0x00
-	{	0x000005CF, 0x00000200}, // PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3:RW+:16:10:=0x0000 PHY_WDQLVL_DQDM_SLV_DLY_START_3:RW+:0:11:=0x0200
-	{	0x000005D0, 0x41415141}, // PHY_DQS_OE_TIMING_3:RW+:24:8:=0x41 PHY_DQ_TSEL_WR_TIMING_3:RW+:16:8:=0x31 PHY_DQ_TSEL_RD_TIMING_3:RW+:8:8:=0x51 PHY_DQ_OE_TIMING_3:RW+:0:8:=0x41
-	{	0x000005D1, 0xC0014150}, // PHY_DQ_IE_TIMING_3:RW+:24:8:=0xc0 PHY_PER_CS_TRAINING_EN_3:RW+:16:1:=0x01 PHY_DQS_TSEL_WR_TIMING_3:RW+:8:8:=0x31 PHY_DQS_TSEL_RD_TIMING_3:RW+:0:8:=0x50
-	{	0x000005D2, 0x0E0000C0}, // PHY_RDDATA_EN_DLY_3:RW+:24:4:=0x0e PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0xc0
-	{	0x000005D3, 0x0010000C}, // PHY_MASTER_DELAY_START_3:RW+:16:10:=0x0010 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_TSEL_DLY_3:RW+:0:4:=0x0c
-	{	0x000005D4, 0x0C064208}, // PHY_WRLVL_DLY_STEP_3:RW+:24:4:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_WAIT_3:RW+:8:8:=0x42 PHY_MASTER_DELAY_STEP_3:RW+:0:6:=0x08
-	{	0x000005D5, 0x000F0C18}, // PHY_GTLVL_RESP_WAIT_CNT_3:RW+:16:5:=0x0f PHY_GTLVL_DLY_STEP_3:RW+:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_3:RW+:0:5:=0x18
-	{	0x000005D6, 0x01000140}, // PHY_GTLVL_FINAL_STEP_3:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_3:RW+:0:10:=0x0140
-	{	0x000005D7, 0x00000C20}, // PHY_RDLVL_DLY_STEP_3:RW+:8:4:=0x0c PHY_WDQLVL_DLY_STEP_3:RW+:0:8:=0x20
-	{	0x000005D8, 0x00000000}, //
-	{	0x000005D9, 0x00000000}, //
-	{	0x000005DA, 0x00000000}, //
-	{	0x000005DB, 0x00000000}, //
-	{	0x000005DC, 0x00000000}, //
-	{	0x000005DD, 0x00000000}, //
-	{	0x000005DE, 0x00000000}, //
-	{	0x000005DF, 0x00000000}, //
-	{	0x000005E0, 0x00000000}, //
-	{	0x000005E1, 0x00000000}, //
-	{	0x000005E2, 0x00000000}, //
-	{	0x000005E3, 0x00000000}, //
-	{	0x000005E4, 0x00000000}, //
-	{	0x000005E5, 0x00000000}, //
-	{	0x000005E6, 0x00000000}, //
-	{	0x000005E7, 0x00000000}, //
-	{	0x000005E8, 0x00000000}, //
-	{	0x000005E9, 0x00000000}, //
-	{	0x000005EA, 0x00000000}, //
-	{	0x000005EB, 0x00000000}, //
-	{	0x000005EC, 0x00000000}, //
-	{	0x000005ED, 0x00000000}, //
-	{	0x000005EE, 0x00000000}, //
-	{	0x000005EF, 0x00000000}, //
-	{	0x000005F0, 0x00000000}, //
-	{	0x000005F1, 0x00000000}, //
-	{	0x000005F2, 0x00000000}, //
-	{	0x000005F3, 0x00000000}, //
-	{	0x000005F4, 0x00000000}, //
-	{	0x000005F5, 0x00000000}, //
-	{	0x000005F6, 0x00000000}, //
-	{	0x000005F7, 0x00000000}, //
-	{	0x000005F8, 0x00000000}, //
-	{	0x000005F9, 0x00000000}, //
-	{	0x000005FA, 0x00000000}, //
-	{	0x000005FB, 0x00000000}, //
-	{	0x000005FC, 0x00000000}, //
-	{	0x000005FD, 0x00000000}, //
-	{	0x000005FE, 0x00000000}, //
-	{	0x000005FF, 0x00000000}, //
-	{	0x00000600, 0x00000000}, // PHY_ADR3_SW_WRADDR_SHIFT_0:RW+:24:5:=0x00 PHY_ADR2_SW_WRADDR_SHIFT_0:RW+:16:5:=0x00 PHY_ADR1_SW_WRADDR_SHIFT_0:RW+:8:5:=0x00 PHY_ADR0_SW_WRADDR_SHIFT_0:RW+:0:5:=0x00
-	{	0x00000601, 0x00000000}, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_0:RW+:8:5:=0x00 PHY_ADR4_SW_WRADDR_SHIFT_0:RW+:0:5:=0x00
-	{	0x00000602, 0x00000000}, // SC_PHY_ADR_MANUAL_CLEAR_0:WR:8:3:=0x00 PHY_ADR_CLK_BYPASS_OVERRIDE_0:RW:0:1:=0x00
-	{	0x00000603, 0x00000000}, // PHY_ADR_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
-	{	0x00000604, 0x00000000}, // PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0:RW:24:3:=0x00 PHY_ADR_MASTER_DLY_LOCK_OBS_0:RD:8:10:=0x0000 PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0:RW:0:3:=0x00
-	{	0x00000605, 0x00000000}, // PHY_ADR_LPBK_CONTROL_0:RW:24:6:=0x00 PHY_ADR_TSEL_ENABLE_0:RW:16:1:=0x00 SC_PHY_ADR_SNAP_OBS_REGS_0:WR:8:1:=0x00 PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0:RW:0:3:=0x00
-	{	0x00000606, 0x00000002}, // PHY_ADR_IE_MODE_0:RW:16:1:=0x00 PHY_ADR_WRADDR_SHIFT_OBS_0:RD:8:3:=0x00 PHY_ADR_TYPE_0:RW:0:2:=0x02
-	{	0x00000607, 0x00000000}, // PHY_ADR_DDL_MODE_0:RW:0:15:=0x0000
-	{	0x00000608, 0x00000000}, // PHY_ADR_DDL_TEST_OBS_0:RD:0:32:=0x00000000
-	{	0x00000609, 0x00000000}, // PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
-	{	0x0000060A, 0x00400320}, // PHY_ADR_CALVL_COARSE_DLY_0:RW:16:11:=0x0040 PHY_ADR_CALVL_START_0:RW:0:11:=0x0320
-	{	0x0000060B, 0x00000040}, // PHY_ADR_CALVL_QTR_0:RW:0:11:=0x0040
-	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98
-	{	0x0000060D, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000
-	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98
-	{	0x0000060F, 0x01000000}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000
-	{	0x00000610, 0x00020010}, // PHY_ADR_CALVL_RESP_WAIT_CNT_0:RW:24:4:=0x00 PHY_ADR_CALVL_CAPTURE_CNT_0:RW:16:4:=0x02 PHY_ADR_CALVL_NUM_PATTERNS_0:RW:8:2:=0x00 PHY_ADR_CALVL_RANK_CTRL_0:RW:0:5:=0x10
-	{	0x00000611, 0x00000000}, // PHY_ADR_CALVL_OBS_SELECT_0:RW:24:3:=0x00 SC_PHY_ADR_CALVL_ERROR_CLR_0:WR:16:1:=0x00 SC_PHY_ADR_CALVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_ADR_CALVL_DEBUG_MODE_0:RW:0:1:=0x00
-	{	0x00000612, 0x00000000}, // PHY_ADR_CALVL_OBS0_0:RD:0:32:=0x00000000
-	{	0x00000613, 0x00000000}, // PHY_ADR_CALVL_OBS1_0:RD:0:32:=0x00000000
-	{	0x00000614, 0x00002A01}, // PHY_ADR_CALVL_FG_0_0:RW:8:20:=0x00002A PHY_ADR_CALVL_RESULT_0:RW:0:1:=0x01
-	{	0x00000615, 0x00000015}, // PHY_ADR_CALVL_BG_0_0:RW:0:20:=0x000015
-	{	0x00000616, 0x00000015}, // PHY_ADR_CALVL_FG_1_0:RW:0:20:=0x000015
-	{	0x00000617, 0x0000002A}, // PHY_ADR_CALVL_BG_1_0:RW:0:20:=0x00002a
-	{	0x00000618, 0x00000033}, // PHY_ADR_CALVL_FG_2_0:RW:0:20:=0x000033
-	{	0x00000619, 0x0000000C}, // PHY_ADR_CALVL_BG_2_0:RW:0:20:=0x00000c
-	{	0x0000061A, 0x0000000C}, // PHY_ADR_CALVL_FG_3_0:RW:0:20:=0x00000c
-	{	0x0000061B, 0x00000033}, // PHY_ADR_CALVL_BG_3_0:RW:0:20:=0x000033
-	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210
-	{	0x0000061D, 0x003F0000}, // PHY_ADR_SEG_MASK_0:RW:24:6:=0x00 PHY_ADR_BIT_MASK_0:RW:16:6:=0x3f PHY_ADR_LP4_BOOT_SLV_DELAY_0:RW:0:10:=0x0000
-	{	0x0000061E, 0x0000003F}, // PHY_ADR_CALVL_TRAIN_MASK_0:RW:0:6:=0x3f
-	{	0x0000061F, 0x0002c06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55
-	{	0x00000620, 0x02c002c0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
-	{	0x00000621, 0x02c002c0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
-	{	0x00000622, 0x000002c0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300
-	{	0x00000623, 0x42080010}, // PHY_ADR_MASTER_DELAY_WAIT_0:RW+:24:8:=0x42 PHY_ADR_MASTER_DELAY_STEP_0:RW+:16:6:=0x08 PHY_ADR_MASTER_DELAY_START_0:RW+:0:10:=0x0010
-	{	0x00000624, 0x00000003}, // PHY_ADR_CALVL_DLY_STEP_0:RW+:0:4:=0x03
-	{	0x00000625, 0x00000000}, //
-	{	0x00000626, 0x00000000}, //
-	{	0x00000627, 0x00000000}, //
-	{	0x00000628, 0x00000000}, //
-	{	0x00000629, 0x00000000}, //
-	{	0x0000062A, 0x00000000}, //
-	{	0x0000062B, 0x00000000}, //
-	{	0x0000062C, 0x00000000}, //
-	{	0x0000062D, 0x00000000}, //
-	{	0x0000062E, 0x00000000}, //
-	{	0x0000062F, 0x00000000}, //
-	{	0x00000630, 0x00000000}, //
-	{	0x00000631, 0x00000000}, //
-	{	0x00000632, 0x00000000}, //
-	{	0x00000633, 0x00000000}, //
-	{	0x00000634, 0x00000000}, //
-	{	0x00000635, 0x00000000}, //
-	{	0x00000636, 0x00000000}, //
-	{	0x00000637, 0x00000000}, //
-	{	0x00000638, 0x00000000}, //
-	{	0x00000639, 0x00000000}, //
-	{	0x0000063A, 0x00000000}, //
-	{	0x0000063B, 0x00000000}, //
-	{	0x0000063C, 0x00000000}, //
-	{	0x0000063D, 0x00000000}, //
-	{	0x0000063E, 0x00000000}, //
-	{	0x0000063F, 0x00000000}, //
-	{	0x00000640, 0x00000000}, //
-	{	0x00000641, 0x00000000}, //
-	{	0x00000642, 0x00000000}, //
-	{	0x00000643, 0x00000000}, //
-	{	0x00000644, 0x00000000}, //
-	{	0x00000645, 0x00000000}, //
-	{	0x00000646, 0x00000000}, //
-	{	0x00000647, 0x00000000}, //
-	{	0x00000648, 0x00000000}, //
-	{	0x00000649, 0x00000000}, //
-	{	0x0000064A, 0x00000000}, //
-	{	0x0000064B, 0x00000000}, //
-	{	0x0000064C, 0x00000000}, //
-	{	0x0000064D, 0x00000000}, //
-	{	0x0000064E, 0x00000000}, //
-	{	0x0000064F, 0x00000000}, //
-	{	0x00000650, 0x00000000}, //
-	{	0x00000651, 0x00000000}, //
-	{	0x00000652, 0x00000000}, //
-	{	0x00000653, 0x00000000}, //
-	{	0x00000654, 0x00000000}, //
-	{	0x00000655, 0x00000000}, //
-	{	0x00000656, 0x00000000}, //
-	{	0x00000657, 0x00000000}, //
-	{	0x00000658, 0x00000000}, //
-	{	0x00000659, 0x00000000}, //
-	{	0x0000065A, 0x00000000}, //
-	{	0x0000065B, 0x00000000}, //
-	{	0x0000065C, 0x00000000}, //
-	{	0x0000065D, 0x00000000}, //
-	{	0x0000065E, 0x00000000}, //
-	{	0x0000065F, 0x00000000}, //
-	{	0x00000660, 0x00000000}, //
-	{	0x00000661, 0x00000000}, //
-	{	0x00000662, 0x00000000}, //
-	{	0x00000663, 0x00000000}, //
-	{	0x00000664, 0x00000000}, //
-	{	0x00000665, 0x00000000}, //
-	{	0x00000666, 0x00000000}, //
-	{	0x00000667, 0x00000000}, //
-	{	0x00000668, 0x00000000}, //
-	{	0x00000669, 0x00000000}, //
-	{	0x0000066A, 0x00000000}, //
-	{	0x0000066B, 0x00000000}, //
-	{	0x0000066C, 0x00000000}, //
-	{	0x0000066D, 0x00000000}, //
-	{	0x0000066E, 0x00000000}, //
-	{	0x0000066F, 0x00000000}, //
-	{	0x00000670, 0x00000000}, //
-	{	0x00000671, 0x00000000}, //
-	{	0x00000672, 0x00000000}, //
-	{	0x00000673, 0x00000000}, //
-	{	0x00000674, 0x00000000}, //
-	{	0x00000675, 0x00000000}, //
-	{	0x00000676, 0x00000000}, //
-	{	0x00000677, 0x00000000}, //
-	{	0x00000678, 0x00000000}, //
-	{	0x00000679, 0x00000000}, //
-	{	0x0000067A, 0x00000000}, //
-	{	0x0000067B, 0x00000000}, //
-	{	0x0000067C, 0x00000000}, //
-	{	0x0000067D, 0x00000000}, //
-	{	0x0000067E, 0x00000000}, //
-	{	0x0000067F, 0x00000000}, //
-	{	0x00000680, 0x04040404}, // PHY_ADR3_SW_WRADDR_SHIFT_1:RW+:24:5:=0x04 PHY_ADR2_SW_WRADDR_SHIFT_1:RW+:16:5:=0x04 PHY_ADR1_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR0_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
-	{	0x00000681, 0x00000404}, // PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:16:11:=0x0000 PHY_ADR5_SW_WRADDR_SHIFT_1:RW+:8:5:=0x04 PHY_ADR4_SW_WRADDR_SHIFT_1:RW+:0:5:=0x04
-	{	0x00000682, 0x00000000}, // SC_PHY_ADR_MANUAL_CLEAR_1:WR:8:3:=0x00 PHY_ADR_CLK_BYPASS_OVERRIDE_1:RW:0:1:=0x00
-	{	0x00000683, 0x00000000}, // PHY_ADR_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
-	{	0x00000684, 0x00000000}, // PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1:RW:24:3:=0x00 PHY_ADR_MASTER_DLY_LOCK_OBS_1:RD:8:10:=0x0000 PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1:RW:0:3:=0x00
-	{	0x00000685, 0x00000000}, // PHY_ADR_LPBK_CONTROL_1:RW:24:6:=0x00 PHY_ADR_TSEL_ENABLE_1:RW:16:1:=0x00 SC_PHY_ADR_SNAP_OBS_REGS_1:WR:8:1:=0x00 PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1:RW:0:3:=0x00
-	{	0x00000686, 0x00000002}, // PHY_ADR_IE_MODE_1:RW:16:1:=0x00 PHY_ADR_WRADDR_SHIFT_OBS_1:RD:8:3:=0x00 PHY_ADR_TYPE_1:RW:0:2:=0x02
-	{	0x00000687, 0x00000000}, // PHY_ADR_DDL_MODE_1:RW:0:15:=0x0000
-	{	0x00000688, 0x00000000}, // PHY_ADR_DDL_TEST_OBS_1:RD:0:32:=0x00000000
-	{	0x00000689, 0x00000000}, // PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
-	{	0x0000068A, 0x00400320}, // PHY_ADR_CALVL_COARSE_DLY_1:RW:16:11:=0x0040 PHY_ADR_CALVL_START_1:RW:0:11:=0x0320
-	{	0x0000068B, 0x00000040}, // PHY_ADR_CALVL_QTR_1:RW:0:11:=0x0040
-	{	0x0000068C, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE0_0_1:RW:0:24:=0x000000
-	{	0x0000068D, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE1_0_1:RW:0:24:=0x000000
-	{	0x0000068E, 0x00000000}, // PHY_ADR_CALVL_SWIZZLE0_1_1:RW:0:24:=0x000000
-	{	0x0000068F, 0x01000000}, // PHY_ADR_CALVL_DEVICE_MAP_1:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_1:RW:0:24:=0x000000
-	{	0x00000690, 0x00020010}, // PHY_ADR_CALVL_RESP_WAIT_CNT_1:RW:24:4:=0x00 PHY_ADR_CALVL_CAPTURE_CNT_1:RW:16:4:=0x02 PHY_ADR_CALVL_NUM_PATTERNS_1:RW:8:2:=0x00 PHY_ADR_CALVL_RANK_CTRL_1:RW:0:5:=0x10
-	{	0x00000691, 0x00000000}, // PHY_ADR_CALVL_OBS_SELECT_1:RW:24:3:=0x00 SC_PHY_ADR_CALVL_ERROR_CLR_1:WR:16:1:=0x00 SC_PHY_ADR_CALVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_ADR_CALVL_DEBUG_MODE_1:RW:0:1:=0x00
-	{	0x00000692, 0x00000000}, // PHY_ADR_CALVL_OBS0_1:RD:0:32:=0x00000000
-	{	0x00000693, 0x00000000}, // PHY_ADR_CALVL_OBS1_1:RD:0:32:=0x00000000
-	{	0x00000694, 0x00002A01}, // PHY_ADR_CALVL_FG_0_1:RW:8:20:=0x00002A PHY_ADR_CALVL_RESULT_1:RW:0:1:=0x01
-	{	0x00000695, 0x00000015}, // PHY_ADR_CALVL_BG_0_1:RW:0:20:=0x000015
-	{	0x00000696, 0x00000015}, // PHY_ADR_CALVL_FG_1_1:RW:0:20:=0x000015
-	{	0x00000697, 0x0000002A}, // PHY_ADR_CALVL_BG_1_1:RW:0:20:=0x00002a
-	{	0x00000698, 0x00000033}, // PHY_ADR_CALVL_FG_2_1:RW:0:20:=0x000033
-	{	0x00000699, 0x0000000C}, // PHY_ADR_CALVL_BG_2_1:RW:0:20:=0x00000c
-	{	0x0000069A, 0x0000000C}, // PHY_ADR_CALVL_FG_3_1:RW:0:20:=0x00000c
-	{	0x0000069B, 0x00000033}, // PHY_ADR_CALVL_BG_3_1:RW:0:20:=0x000033
-	{	0x0000069C, 0x00000000}, // PHY_ADR_ADDR_SEL_1:RW:0:24:=0x000000
-	{	0x0000069D, 0x00000000}, // PHY_ADR_SEG_MASK_1:RW:24:6:=0x00 PHY_ADR_BIT_MASK_1:RW:16:6:=0x00 PHY_ADR_LP4_BOOT_SLV_DELAY_1:RW:0:10:=0x0000
-	{	0x0000069E, 0x00000000}, // PHY_ADR_CALVL_TRAIN_MASK_1:RW:0:6:=0x00
-	{	0x0000069F, 0x0003006E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_1:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_1:RW+:0:8:=0x55
-	{	0x000006A0, 0x03000300}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
-	{	0x000006A1, 0x03000300}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_1:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
-	{	0x000006A2, 0x00000300}, // PHY_ADR_SW_MASTER_MODE_1:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_1:RW+:0:11:=0x0300
-	{	0x000006A3, 0x42080010}, // PHY_ADR_MASTER_DELAY_WAIT_1:RW+:24:8:=0x42 PHY_ADR_MASTER_DELAY_STEP_1:RW+:16:6:=0x08 PHY_ADR_MASTER_DELAY_START_1:RW+:0:10:=0x0010
-	{	0x000006A4, 0x00000003}, // PHY_ADR_CALVL_DLY_STEP_1:RW+:0:4:=0x03
-	{	0x000006A5, 0x00000000}, //
-	{	0x000006A6, 0x00000000}, //
-	{	0x000006A7, 0x00000000}, //
-	{	0x000006A8, 0x00000000}, //
-	{	0x000006A9, 0x00000000}, //
-	{	0x000006AA, 0x00000000}, //
-	{	0x000006AB, 0x00000000}, //
-	{	0x000006AC, 0x00000000}, //
-	{	0x000006AD, 0x00000000}, //
-	{	0x000006AE, 0x00000000}, //
-	{	0x000006AF, 0x00000000}, //
-	{	0x000006B0, 0x00000000}, //
-	{	0x000006B1, 0x00000000}, //
-	{	0x000006B2, 0x00000000}, //
-	{	0x000006B3, 0x00000000}, //
-	{	0x000006B4, 0x00000000}, //
-	{	0x000006B5, 0x00000000}, //
-	{	0x000006B6, 0x00000000}, //
-	{	0x000006B7, 0x00000000}, //
-	{	0x000006B8, 0x00000000}, //
-	{	0x000006B9, 0x00000000}, //
-	{	0x000006BA, 0x00000000}, //
-	{	0x000006BB, 0x00000000}, //
-	{	0x000006BC, 0x00000000}, //
-	{	0x000006BD, 0x00000000}, //
-	{	0x000006BE, 0x00000000}, //
-	{	0x000006BF, 0x00000000}, //
-	{	0x000006C0, 0x00000000}, //
-	{	0x000006C1, 0x00000000}, //
-	{	0x000006C2, 0x00000000}, //
-	{	0x000006C3, 0x00000000}, //
-	{	0x000006C4, 0x00000000}, //
-	{	0x000006C5, 0x00000000}, //
-	{	0x000006C6, 0x00000000}, //
-	{	0x000006C7, 0x00000000}, //
-	{	0x000006C8, 0x00000000}, //
-	{	0x000006C9, 0x00000000}, //
-	{	0x000006CA, 0x00000000}, //
-	{	0x000006CB, 0x00000000}, //
-	{	0x000006CC, 0x00000000}, //
-	{	0x000006CD, 0x00000000}, //
-	{	0x000006CE, 0x00000000}, //
-	{	0x000006CF, 0x00000000}, //
-	{	0x000006D0, 0x00000000}, //
-	{	0x000006D1, 0x00000000}, //
-	{	0x000006D2, 0x00000000}, //
-	{	0x000006D3, 0x00000000}, //
-	{	0x000006D4, 0x00000000}, //
-	{	0x000006D5, 0x00000000}, //
-	{	0x000006D6, 0x00000000}, //
-	{	0x000006D7, 0x00000000}, //
-	{	0x000006D8, 0x00000000}, //
-	{	0x000006D9, 0x00000000}, //
-	{	0x000006DA, 0x00000000}, //
-	{	0x000006DB, 0x00000000}, //
-	{	0x000006DC, 0x00000000}, //
-	{	0x000006DD, 0x00000000}, //
-	{	0x000006DE, 0x00000000}, //
-	{	0x000006DF, 0x00000000}, //
-	{	0x000006E0, 0x00000000}, //
-	{	0x000006E1, 0x00000000}, //
-	{	0x000006E2, 0x00000000}, //
-	{	0x000006E3, 0x00000000}, //
-	{	0x000006E4, 0x00000000}, //
-	{	0x000006E5, 0x00000000}, //
-	{	0x000006E6, 0x00000000}, //
-	{	0x000006E7, 0x00000000}, //
-	{	0x000006E8, 0x00000000}, //
-	{	0x000006E9, 0x00000000}, //
-	{	0x000006EA, 0x00000000}, //
-	{	0x000006EB, 0x00000000}, //
-	{	0x000006EC, 0x00000000}, //
-	{	0x000006ED, 0x00000000}, //
-	{	0x000006EE, 0x00000000}, //
-	{	0x000006EF, 0x00000000}, //
-	{	0x000006F0, 0x00000000}, //
-	{	0x000006F1, 0x00000000}, //
-	{	0x000006F2, 0x00000000}, //
-	{	0x000006F3, 0x00000000}, //
-	{	0x000006F4, 0x00000000}, //
-	{	0x000006F5, 0x00000000}, //
-	{	0x000006F6, 0x00000000}, //
-	{	0x000006F7, 0x00000000}, //
-	{	0x000006F8, 0x00000000}, //
-	{	0x000006F9, 0x00000000}, //
-	{	0x000006FA, 0x00000000}, //
-	{	0x000006FB, 0x00000000}, //
-	{	0x000006FC, 0x00000000}, //
-	{	0x000006FD, 0x00000000}, //
-	{	0x000006FE, 0x00000000}, //
-	{	0x000006FF, 0x00000000}, //
-	{	0x00000700, 0x00000001}, // PHY_SW_GRP_SHIFT_1:RW+:24:5:=0x00 PHY_SW_GRP_SHIFT_0:RW+:16:5:=0x00 PHY_FREQ_SEL_INDEX:RW:8:2:=0x00 PHY_FREQ_SEL_MULTICAST_EN:RW_D:0:1:=0x01
-	{	0x00000701, 0x00000000}, // PHY_GRP_BYPASS_SLAVE_DELAY:RW:16:11:=0x0000 PHY_SW_GRP_SHIFT_3:RW+:8:5:=0x00 PHY_SW_GRP_SHIFT_2:RW+:0:5:=0x00
-	{	0x00000702, 0x00000005}, // PHY_LP4_BOOT_DISABLE:RW:24:1:=0x01 SC_PHY_MANUAL_UPDATE:WR:16:1:=0x00 PHY_GRP_BYPASS_OVERRIDE:RW:8:1:=0x00 PHY_SW_GRP_BYPASS_SHIFT:RW:0:5:=0x05
-	{	0x00000703, 0x04000300}, // PHY_CSLVL_START:RW:16:11:=0x0400 PHY_CSLVL_CS_MAP:RW:8:4:=0x31 PHY_CSLVL_ENABLE:RW:0:1:=0x01
-	{	0x00000704, 0x00020040}, // PHY_CSLVL_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_QTR:RW:0:11:=0x0040
-	{	0x00000705, 0x00020055}, // PHY_CSLVL_DEBUG_MODE:RW:24:1:=0x00 PHY_CSLVL_COARSE_CAPTURE_CNT:RW:16:4:=0x02 PHY_CSLVL_COARSE_DLY:RW:0:11:=0x0055
-	{	0x00000706, 0x00000000}, // SC_PHY_CSLVL_ERROR_CLR:WR:8:1:=0x00 SC_PHY_CSLVL_DEBUG_CONT:WR:0:1:=0x00
-	{	0x00000707, 0x00000000}, // PHY_CSLVL_OBS0:RD:0:32:=0x00000000
-	{	0x00000708, 0x00000000}, // PHY_CSLVL_OBS1:RD:0:32:=0x00000000
-	{	0x00000709, 0x00000050}, // PHY_GRP_SHIFT_OBS_SELECT:RW:24:5:=0x00 PHY_GRP_SLV_DLY_ENC_OBS_SELECT:RW:8:10:=0x0000 PHY_CALVL_CS_MAP:RW:0:8:=0x50
-	{	0x0000070A, 0x00000000}, // PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE:RW:24:3:=0x00 PHY_GRP_SHIFT_OBS:RD:16:3:=0x00 PHY_GRP_SLV_DLY_ENC_OBS:RD:0:10:=0x0000
-	{	0x0000070B, 0x01010100}, // PHY_LP4_ACTIVE:RW:24:1:=0x01 PHY_ADRCTL_LPDDR:RW:16:1:=0x01 PHY_DFI_PHYUPD_TYPE:RW:8:2:=0x01 PHY_ADRCTL_SNAP_OBS_REGS:WR:0:1:=0x00
-	{	0x0000070C, 0x00000000}, // PHY_CONTINUOUS_CLK_CAL_UPDATE:RW:24:1:=0x00 PHY_UPDATE_CLK_CAL_VALUES:RW:16:1:=0x00 PHY_CALVL_RESULT_MASK:RW:8:2:=0x00 PHY_LPDDR3_CS:RW_D:0:1:=0x00
-	{	0x0000070D, 0x00001102}, // PHY_PLL_CTRL:RW+:0:13:=0x1102
-	{	0x0000070E, 0x00000000}, // PHY_PLL_BYPASS:RW+:0:5:=0x00
-	{	0x0000070F, 0x000F1900}, // PHY_PAD_VREF_CTRL_DQ_0:RW+:8:14:=0x0100 PHY_LOW_FREQ_SEL:RW+:0:1:=0x00
-	{	0x00000710, 0x0F190F19}, // PHY_PAD_VREF_CTRL_DQ_2:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_1:RW+:0:14:=0x0100
-	{	0x00000711, 0x0F190F19}, // PHY_PAD_VREF_CTRL_AC:RW+:16:14:=0x0100 PHY_PAD_VREF_CTRL_DQ_3:RW+:0:14:=0x0100
-	{	0x00000712, 0x0002c003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03
-	{	0x00000713, 0x02c002c0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300
-	{	0x00000714, 0x000002c0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300
-	{	0x00000715, 0x00001102}, // PHY_PLL_CTRL_OVERRIDE:RW:16:16:=0x0000 PHY_LP4_BOOT_PLL_CTRL:RW:0:13:=0x1b02
-	{	0x00000716, 0x000000FF}, // PHY_PLL_OBS_0:RD:8:16:=0x0000 PHY_PLL_WAIT:RW:0:8:=0x64
-	{	0x00000717, 0x00000000}, // PHY_PLL_OBS_2:RD:16:16:=0x0000 PHY_PLL_OBS_1:RD:0:16:=0x0000
-	{	0x00000718, 0x00000000}, // PHY_PLL_OBS_4:RD:16:16:=0x0000 PHY_PLL_OBS_3:RD:0:16:=0x0000
-	{	0x00000719, 0x00000503}, // PHY_LP_WAKEUP:RW:24:4:=0x00 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:16:1:=0x01 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_PLL_TESTOUT_SEL:RW:0:3:=0x03
-	{	0x0000071A, 0x027F6E00}, // PHY_PAD_FDBK_DRIVE:RW+:8:18:=0x000411 PHY_TDFI_PHY_WRDELAY:RW:0:1:=0x00
-	{	0x0000071B, 0x047F027F}, // PHY_PAD_DQS_DRIVE:RW+:16:12:=0x0040 PHY_PAD_DATA_DRIVE:RW+:0:10:=0x0040
-	{	0x0000071C, 0x00027F6E}, // PHY_PAD_ADDR_DRIVE:RW+:0:18:=0x000411 // LPDDR4_EN bit 14 is it needed?
-	{	0x0000071D, 0x00047F6E}, // PHY_PAD_CLK_DRIVE:RW+:0:20:=0x000411
-	{	0x0000071E, 0x00030F68}, // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410 //PVTP = 0x28, PVTN=0x3d, PVTr=0x10
-	{	0x0000071F, 0x00010F68}, // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
-	{	0x00000720, 0x00010F68}, // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
-	{	0x00000721, 0x00010F68}, // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
-	{	0x00000722, 0x00010F68}, // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
-	{	0x00000723, 0x00027F6E}, // PHY_PAD_CKE_DRIVE:RW+:0:18:=0x000411
-	{	0x00000724, 0x00010F68}, // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
-	{	0x00000725, 0x00027F6E}, // PHY_PAD_RST_DRIVE:RW+:0:18:=0x000411
-	{	0x00000726, 0x00010F68}, // PHY_PAD_RST_TERM:RW+:0:18:=0x004410
-	{	0x00000727, 0x00027F6E}, // PHY_PAD_CS_DRIVE:RW+:0:18:=0x000411
-	{	0x00000728, 0x00010F68}, // PHY_PAD_CS_TERM:RW+:0:18:=0x004410
-	{	0x00000729, 0x00000000}, // PHY_ADRCTL_RX_CAL:RW:0:25:=0x00000000
-	{	0x0000072A, 0x00000000}, // PHY_ADRCTL_LP3_RX_CAL:RW:0:25:=0x00000000
-	{	0x0000072B, 0x00000000}, // PHY_TST_CLK_PAD_CTRL:RW:0:32:=0x00000000
-	{	0x0000072C, 0x65000000}, // PHY_CAL_MODE_0:RW:24:8:=0x64 PHY_TST_CLK_PAD_CTRL2:RW:0:23:=0x000000
-	{	0x0000072D, 0x00000000}, // PHY_CAL_START_0:WR:8:1:=0x00 PHY_CAL_CLEAR_0:WR:0:1:=0x00
-	{	0x0000072E, 0x00000000}, // PHY_CAL_INTERVAL_COUNT_0:RW:0:32:=0x00000000
-	{	0x0000072F, 0x00000608}, // PHY_CAL_CLK_SELECT_0:RW:8:3:=0x01 PHY_CAL_SAMPLE_WAIT_0:RW:0:8:=0x08
-	{	0x00000730, 0x00000000}, // PHY_CAL_RESULT_OBS_0:RD:0:24:=0x000000
-	{	0x00000731, 0x00000000}, // PHY_CAL_RESULT2_OBS_0:RD:0:24:=0x000000
-	{	0x00000732, 0x00000000}, // PHY_AC_LPBK_ERR_CLEAR:WR:24:1:=0x00 PHY_ADRCTL_MANUAL_UPDATE:WR:16:1:=0x00 PHY_PAD_ATB_CTRL:RW:0:16:=0x0000
-	{	0x00000733, 0x00000000}, // PHY_AC_LPBK_OBS_SELECT:RW:0:5:=0x00
-	{	0x00000734, 0x00000000}, // PHY_AC_LPBK_ENABLE:RW:0:32:=0x00000000
-	{	0x00000735, 0x00000000}, // PHY_AC_LPBK_CONTROL:RW:0:9:=0x0000
-	{	0x00000736, 0x00000000}, // PHY_AC_LPBK_RESULT_OBS:RD:0:32:=0x00000000
-	{	0x00000737, 0x00000000}, // PHY_AC_CLK_LPBK_CONTROL:RW:24:6:=0x00 PHY_AC_CLK_LPBK_ENABLE:RW:8:16:=0x0000 PHY_AC_CLK_LPBK_OBS_SELECT:RW:0:4:=0x00
-	{	0x00000738, 0x00000000}, // PHY_AC_CLK_LPBK_RESULT_OBS:RD:0:16:=0x0000
-	{	0x00000739, 0x00000000}, // PHY_DDL_AC_ENABLE:RW:0:32:=0x00000000
-	{	0x0000073A, 0x00000000}, // PHY_DDL_AC_MODE:RW:0:11:=0x0000
-};
-
-static const uint32_t DDR_PI_suresh[181][2] = 
-{
-
-	{	0x00000200, 0x00000B00}, // PI_VERSION:RD:16:16:=0x0000 PI_DRAM_CLASS:RW:8:4:=0x0b PI_START:RW:0:1:=0x00
-	{	0x00000201, 0x00000100}, // PI_TCMD_GAP:RW:16:16:=0x0000 PI_INIT_LVL_EN:RW:8:1:=0x01 PI_NORMAL_LVL_SEQ:RW:0:1:=0x00
-	
-	{	0x00000202, 0x00000000}, // PI_TDFI_PHYMSTR_MAX_F0:RW:0:32:=0x00000118
-	{	0x00000203, 0x0000ffff}, // PI_TDFI_PHYMSTR_RESP_F0:RW:0:16:=0x008c
-	{	0x00000204, 0x00000000}, // PI_TDFI_PHYMSTR_MAX_F1:RW:0:32:=0x00006098
-	{	0x00000205, 0x0000ffff}, // PI_TDFI_PHYMSTR_RESP_F1:RW:0:16:=0x304c
-	{	0x00000206, 0x00000000}, // PI_TDFI_PHYMSTR_MAX_F2:RW:0:32:=0x00006098
-	{	0x00000207, 0x008Cffff}, // PI_TDFI_PHYUPD_RESP_F0:RW:16:16:=0x008c PI_TDFI_PHYMSTR_RESP_F2:RW:0:16:=0x304c
-	
-	{	0x00000208, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F0:RW:0:32:=0x00000200
-	{	0x00000209, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F0:RW:0:32:=0x00000200
-	{	0x0000020A, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F0:RW:0:32:=0x00000200
-	{	0x0000020B, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F0:RW:0:32:=0x00000200
-	{	0x0000020C, 0x0000304C}, // PI_TDFI_PHYUPD_RESP_F1:RW:0:16:=0x304c
-	{	0x0000020D, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F1:RW:0:32:=0x00000200
-	{	0x0000020E, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F1:RW:0:32:=0x00000200
-	{	0x0000020F, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F1:RW:0:32:=0x00000200
-	{	0x00000210, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F1:RW:0:32:=0x00000200
-	{	0x00000211, 0x0000304C}, // PI_TDFI_PHYUPD_RESP_F2:RW:0:16:=0x304c
-	{	0x00000212, 0x00000200}, // PI_TDFI_PHYUPD_TYPE0_F2:RW:0:32:=0x00000200
-	{	0x00000213, 0x00000200}, // PI_TDFI_PHYUPD_TYPE1_F2:RW:0:32:=0x00000200
-	{	0x00000214, 0x00000200}, // PI_TDFI_PHYUPD_TYPE2_F2:RW:0:32:=0x00000200
-	{	0x00000215, 0x00000200}, // PI_TDFI_PHYUPD_TYPE3_F2:RW:0:32:=0x00000200
-	{	0x00000216, 0x00010000}, // PI_EXIT_AFTER_INIT_CALVL:RW_D:16:1:=0x01 PI_CONTROL_ERROR_STATUS:RD:0:9:=0x0000
-	{	0x00000217, 0x00000003}, // PI_FREQ_MAP:RW:0:32:=0x00000007
-	{	0x00000218, 0x01000001}, // PI_POWER_ON_SEQ_END_ARRAY:RW:24:8:=0x01 PI_POWER_ON_SEQ_BYPASS_ARRAY:RW:16:8:=0x00 PI_INIT_DFS_CALVL_ONLY:RW:8:1:=0x00 PI_INIT_WORK_FREQ:RW:0:5:=0x01
-	{	0x00000219, 0x00000000}, // PI_SEQ1_PAT:RW:0:28:=0x00000000
-	{	0x0000021A, 0x00000000}, // PI_SEQ1_PAT_MASK:RW:0:28:=0x00000000
-	{	0x0000021B, 0x00000000}, // PI_SEQ2_PAT:RW:0:28:=0x00000000
-	{	0x0000021C, 0x00000000}, // PI_SEQ2_PAT_MASK:RW:0:28:=0x00000000
-	{	0x0000021D, 0x00000000}, // PI_SEQ3_PAT:RW:0:28:=0x00000000
-	{	0x0000021E, 0x00000000}, // PI_SEQ3_PAT_MASK:RW:0:28:=0x00000000
-	{	0x0000021F, 0x00000000}, // PI_SEQ4_PAT:RW:0:28:=0x00000000
-	{	0x00000220, 0x00000000}, // PI_SEQ4_PAT_MASK:RW:0:28:=0x00000000
-	{	0x00000221, 0x00000000}, // PI_SEQ5_PAT:RW:0:28:=0x00000000
-	{	0x00000222, 0x00000000}, // PI_SEQ5_PAT_MASK:RW:0:28:=0x00000000
-	{	0x00000223, 0x00000000}, // PI_SEQ6_PAT:RW:0:28:=0x00000000
-	{	0x00000224, 0x00000000}, // PI_SEQ6_PAT_MASK:RW:0:28:=0x00000000
-	{	0x00000225, 0x00000000}, // PI_SEQ7_PAT:RW:0:28:=0x00000000
-	{	0x00000226, 0x00000000}, // PI_SEQ7_PAT_MASK:RW:0:28:=0x00000000
-	{	0x00000227, 0x00000000}, // PI_SEQ8_PAT:RW:0:28:=0x00000000
-	{	0x00000228, 0x00000000}, // PI_SEQ8_PAT_MASK:RW:0:28:=0x00000000
-	{	0x00000229, 0x05000101}, // PI_CS_MAP:RW:24:4:=0x0f RESERVED:RW:16:1:=0x00 PI_SW_RST_N:RW_D:8:1:=0x01 PI_WDT_DISABLE:RW_D:0:1:=0x01
-	{	0x0000022A, 0x08494925}, // PI_TMRR:RW:24:4:=0x08 PI_TDELAY_RDWR_2_BUS_IDLE_F2:RW:16:8:=0x49 PI_TDELAY_RDWR_2_BUS_IDLE_F1:RW:8:8:=0x49 PI_TDELAY_RDWR_2_BUS_IDLE_F0:RW:0:8:=0x25
-	{	0x0000022B, (PI_CASLAT_LIN<<24)|(PI_WRLAT<<16)|(PI_CASLAT_LIN<<8)|(PI_WRLAT<<0)}, // PI_CASLAT_LIN_F1:RW:24:7:=0x38 PI_WRLAT_F1:RW:16:6:=0x0e PI_CASLAT_LIN_F0:RW:8:7:=0x0c PI_WRLAT_F0:RW:0:6:=0x04
-	{	0x0000022C, 0x00020000|(PI_CASLAT_LIN<<8)|(PI_WRLAT<<0)}, // PI_AREFRESH:WR:24:1:=0x00 PI_PREAMBLE_SUPPORT:RW:16:2:=0x02 PI_CASLAT_LIN_F2:RW:8:7:=0x38 PI_WRLAT_F2:RW:0:6:=0x0e
-	{	0x0000022D, 0x00460003}, // PI_TREF_F0:RW:16:16:=0x0046 PI_TRFC_F0:RW:0:10:=0x0003
-	{	0x0000022E, 0x182600CF}, // PI_TREF_F1:RW:16:16:=0x1826 PI_TRFC_F1:RW:0:10:=0x00cf
-	{	0x0000022F, 0x182600CF}, // PI_TREF_F2:RW:16:16:=0x1826 PI_TRFC_F2:RW:0:10:=0x00cf
-	{	0x00000230, 0x00000005}, // PI_SWLVL_OP_DONE:RD:24:1:=0x00 PI_SWLVL_LOAD:WR:16:1:=0x00 PI_TREF_INTERVAL:RW:0:16:=0x0005
-	{	0x00000231, 0x00000000}, // PI_SW_WRLVL_RESP_3:RD:24:1:=0x00 PI_SW_WRLVL_RESP_2:RD:16:1:=0x00 PI_SW_WRLVL_RESP_1:RD:8:1:=0x00 PI_SW_WRLVL_RESP_0:RD:0:1:=0x00
-	{	0x00000232, 0x00000000}, // PI_SW_RDLVL_RESP_3:RD:24:2:=0x00 PI_SW_RDLVL_RESP_2:RD:16:2:=0x00 PI_SW_RDLVL_RESP_1:RD:8:2:=0x00 PI_SW_RDLVL_RESP_0:RD:0:2:=0x00
-	{	0x00000233, 0x00000000}, // PI_SWLVL_EXIT:WR:24:1:=0x00 PI_SWLVL_START:WR:16:1:=0x00 PI_SW_LEVELING_MODE:RW:8:3:=0x00 PI_SW_CALVL_RESP_0:RD:0:2:=0x00
-	{	0x00000234, 0x00000000}, // PI_SWLVL_WR_SLICE_1:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_0:RD:16:2:=0x00 PI_SWLVL_RD_SLICE_0:WR:8:1:=0x00 PI_SWLVL_WR_SLICE_0:WR:0:1:=0x00
-	{	0x00000235, 0x00000000}, // PI_SWLVL_RD_SLICE_2:WR:24:1:=0x00 PI_SWLVL_WR_SLICE_2:WR:16:1:=0x00 PI_SW_WDQLVL_RESP_1:RD:8:2:=0x00 PI_SWLVL_RD_SLICE_1:WR:0:1:=0x00
-	{	0x00000236, 0x00000000}, // PI_SW_WDQLVL_RESP_3:RD:24:2:=0x00 PI_SWLVL_RD_SLICE_3:WR:16:1:=0x00 PI_SWLVL_WR_SLICE_3:WR:8:1:=0x00 PI_SW_WDQLVL_RESP_2:RD:0:2:=0x00
-	{	0x00000237, 0x00000000}, // PI_SWLVL_SM2_RD:WR:24:1:=0x00 PI_SWLVL_SM2_WR:WR:16:1:=0x00 PI_SWLVL_SM2_START:WR:8:1:=0x00 PI_SW_WDQLVL_VREF:RW:0:7:=0x00
-	{	0x00000238, 0x01000000}, // PI_16BIT_DRAM_CONNECT:RW_D:24:1:=0x01 PI_SRE_PERIOD_EN:RW:16:1:=0x00 PI_DFS_PERIOD_EN:RW:8:1:=0x00 PI_SEQUENTIAL_LVL_REQ:WR:0:1:=0x00
-	{	0x00000239, 0x00040404}, // PI_WRLVL_REQ:WR:24:1:=0x00 PI_TDFI_CTRL_DELAY_F2:RW_D:16:4:=0x04 PI_TDFI_CTRL_DELAY_F1:RW_D:8:4:=0x04 PI_TDFI_CTRL_DELAY_F0:RW_D:0:4:=0x04
-	{	0x0000023A, 0x01280A00}, // PI_WRLVL_EN:RW:24:2:=0x01 PI_WLMRD:RW:16:6:=0x28 PI_WLDQSEN:RW:8:6:=0x0a PI_WRLVL_CS:RW:0:2:=0x00
-	{	0x0000023B, 0x00000000}, // PI_WRLVL_ON_SREF_EXIT:RW:24:1:=0x00 PI_WRLVL_PERIODIC:RW:16:1:=0x00 PI_WRLVL_INTERVAL:RW:0:16:=0x0000
-	{	0x0000023C, 0x00010000}, // PI_WRLVL_ERROR_STATUS:RD:24:2:=0x00 PI_WRLVL_CS_MAP:RW:16:4:=0x03 PI_WRLVL_ROTATE:RW:8:1:=0x00 PI_WRLVL_RESP_MASK:RW:0:4:=0x00
-	{	0x0000023D, 0x00001440}, // PI_TDFI_WRLVL_WW:RW:8:10:=0x0014 PI_TDFI_WRLVL_EN:RW:0:8:=0x03
-	{	0x0000023E, 0x00000000}, // PI_TDFI_WRLVL_RESP:RW:0:32:=0x00000000
-	{	0x0000023F, 0x00000000}, // PI_TDFI_WRLVL_MAX:RW:0:32:=0x00000000
-	{	0x00000240, 0x00060102}, // PI_TODTL_2CMD_F0:RW:24:8:=0x00 PI_WRLVL_EN_DEASSERT_2_MRR:RW:16:5:=0x06 PI_WRLVL_MRR_DQ_RETURN_HIZ:RW:8:1:=0x01 PI_WRLVL_STROBE_NUM:RW:0:5:=0x02
-	{	0x00000241, 0x00010001}, // PI_TODTL_2CMD_F2:RW:24:8:=0x00 PI_ODT_EN_F1:RW:16:1:=0x01 PI_TODTL_2CMD_F1:RW:8:8:=0x00 PI_ODT_EN_F0:RW:0:1:=0x01
-	{	0x00000242, 0x01000101}, // PI_ODT_RD_MAP_CS0:RW:24:4:=0x01 PI_TODTH_RD:RW:16:4:=0x00 PI_TODTH_WR:RW:8:4:=0x01 PI_ODT_EN_F2:RW:0:1:=0x01
-	{	0x00000243, 0x04020201}, // PI_ODT_RD_MAP_CS2:RW:24:4:=0x04 PI_ODT_WR_MAP_CS1:RW:16:4:=0x02 PI_ODT_RD_MAP_CS1:RW:8:4:=0x02 PI_ODT_WR_MAP_CS0:RW:0:4:=0x01
-	{	0x00000244, 0x00080804}, // PI_EN_ODT_ASSERT_EXCEPT_RD:RW:24:1:=0x00 PI_ODT_WR_MAP_CS3:RW:16:4:=0x08 PI_ODT_RD_MAP_CS3:RW:8:4:=0x08 PI_ODT_WR_MAP_CS2:RW:0:4:=0x04
-	{	0x00000245, 0x00000000}, // PI_TODTON_MIN_F1:RW:24:4:=0x00 PI_ODTLON_F1:RW:16:4:=0x00 PI_TODTON_MIN_F0:RW:8:4:=0x00 PI_ODTLON_F0:RW:0:4:=0x00
-	{	0x00000246, 0x08030000}, // PI_WR_TO_ODTH_F1:RW:24:6:=0x08 PI_WR_TO_ODTH_F0:RW:16:6:=0x03 PI_TODTON_MIN_F2:RW:8:4:=0x00 PI_ODTLON_F2:RW:0:4:=0x00
-	{	0x00000247, 0x15150408}, // PI_RD_TO_ODTH_F2:RW:24:6:=0x15 PI_RD_TO_ODTH_F1:RW:16:6:=0x15 PI_RD_TO_ODTH_F0:RW:8:6:=0x04 PI_WR_TO_ODTH_F2:RW:0:6:=0x08
-	{	0x00000248, 0x00000000}, // PI_RDLVL_SEQ_EN:RW:24:4:=0x00 PI_RDLVL_CS:RW:16:2:=0x00 PI_RDLVL_GATE_REQ:WR:8:1:=0x00 PI_RDLVL_REQ:WR:0:1:=0x00
-	{	0x00000249, 0x00000000}, // PI_RDLVL_GATE_PERIODIC:RW:24:1:=0x00 PI_RDLVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_RDLVL_PERIODIC:RW:8:1:=0x00 PI_RDLVL_GATE_SEQ_EN:RW:0:4:=0x00
-	{	0x0000024A, 0x00000000}, // PI_RDLVL_GATE_ROTATE:RW:24:1:=0x00 PI_RDLVL_ROTATE:RW:16:1:=0x00 RESERVED:RW:8:1:=0x00 PI_RDLVL_GATE_ON_SREF_EXIT:RW:0:1:=0x00
-	{	0x0000024B, 0x001E0101}, // PI_TDFI_RDLVL_RR:RW:16:10:=0x001e PI_RDLVL_GATE_CS_MAP:RW:8:4:=0x03 PI_RDLVL_CS_MAP:RW:0:4:=0x03
-	{	0x0000024C, 0x00000000}, // PI_TDFI_RDLVL_RESP:RW:0:32:=0x00000000
-	{	0x0000024D, 0x01000100}, // PI_RDLVL_GATE_EN:RW:24:2:=0x01 PI_RDLVL_EN:RW:16:2:=0x01 PI_TDFI_RDLVL_EN:RW:8:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:4:=0x00
-	{	0x0000024E, 0x00000000}, // PI_TDFI_RDLVL_MAX:RW:0:32:=0x00000000
-	{	0x0000024F, 0x00000000}, // PI_RDLVL_INTERVAL:RW:8:16:=0x0000 PI_RDLVL_ERROR_STATUS:RD:0:2:=0x00
-	{	0x00000250, 0x01000000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-	{	0x00000251, 0x00010101}, // PI_REG_DIMM_ENABLE:RW:24:1:=0x00 PI_RD_PREAMBLE_TRAINING_EN:RW:16:1:=0x01 PI_RDLVL_GATE_STROBE_NUM:RW:8:5:=0x01 PI_RDLVL_STROBE_NUM:RW:0:5:=0x01
-	{	0x00000252, (PI_RDLAT_ADJ<<16)|(PI_RDLAT_ADJ<<8)|(PI_RDLAT_ADJ<<0)}, // PI_TDFI_RDDATA_EN:RD:24:7:=0x00 PI_RDLAT_ADJ_F2:RW:16:7:=0x0e PI_RDLAT_ADJ_F1:RW:8:7:=0x0e PI_RDLAT_ADJ_F0:RW:0:7:=0x05
-	{	0x00000253, (PI_WRLAT_ADJ<<16)|(PI_WRLAT_ADJ<<8)|(PI_WRLAT_ADJ<<0)}, // PI_TDFI_PHY_WRLAT:RD:24:7:=0x00 PI_WRLAT_ADJ_F2:RW:16:7:=0x0c PI_WRLAT_ADJ_F1:RW:8:7:=0x0c PI_WRLAT_ADJ_F0:RW:0:7:=0x02
-	{	0x00000254, 0x02060601}, // PI_TDFI_PHY_WRDATA:RW:24:3:=0x02 PI_TDFI_WRCSLAT_F2:RW:16:7:=0x06 PI_TDFI_WRCSLAT_F1:RW:8:7:=0x06 PI_TDFI_WRCSLAT_F0:RW:0:7:=0x01
-	{	0x00000255, 0x00000000}, // RESERVED:RW:24:4:=0x00 RESERVED:RW:16:1:=0x00 PI_CALVL_CS:RW:8:2:=0x00 PI_CALVL_REQ:WR:0:1:=0x00
-	{	0x00000256, 0x00000003}, // PI_CALVL_ROTATE:RW:24:1:=0x00 PI_CALVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_CALVL_PERIODIC:RW:8:1:=0x00 PI_CALVL_SEQ_EN:RW:0:2:=0x03
-	{	0x00000257, 0x00181701}, // PI_TDFI_CALVL_CC_F0:RW:16:10:=0x0018 PI_TDFI_CALVL_EN:RW:8:8:=0x17 PI_CALVL_CS_MAP:RW:0:4:=0x03
-	{	0x00000258, 0x00280006}, // PI_TDFI_CALVL_CC_F1:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x0006
-	{	0x00000259, 0x00280016}, // PI_TDFI_CALVL_CC_F2:RW:16:10:=0x0028 PI_TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x0016
-	{	0x0000025A, 0x00000016}, // PI_TDFI_CALVL_CAPTURE_F2:RW:0:10:=0x0016
-	{	0x0000025B, 0x00000000}, // PI_TDFI_CALVL_RESP:RW:0:32:=0x00000000
-	{	0x0000025C, 0x00000000}, // PI_TDFI_CALVL_MAX:RW:0:32:=0x00000000
-	{	0x0000025D, 0x00000000}, // PI_CALVL_ERROR_STATUS:RD:16:2:=0x00 PI_CALVL_EN:RW:8:2:=0x01 PI_CALVL_RESP_MASK:RW:0:1:=0x00
-	{	0x0000025E, 0x140A0000}, // PI_TCAMRD:RW:24:6:=0x14 PI_TCACKEL:RW:16:5:=0x0a PI_CALVL_INTERVAL:RW:0:16:=0x0000
-	{	0x0000025F, 0x00FF010A}, // PI_TCAENT_F0:RW:16:14:=0x0005 PI_TMRZ_F0:RW:8:5:=0x01 PI_TCACKEH:RW:0:5:=0x0a
-	{	0x00000260, 0x03018D03}, // PI_TMRZ_F2:RW:24:5:=0x03 PI_TCAENT_F1:RW:8:14:=0x018d PI_TMRZ_F1:RW:0:5:=0x03
-	{	0x00000261, 0x000A018D}, // PI_CA_TRAIN_VREF_EN:RW:24:1:=0x01 PI_TCAEXT:RW:16:5:=0x0a PI_TCAENT_F2:RW:0:14:=0x018d
-	{	0x00000262, 0x00060100}, // PI_TVREF_SHORT_F0:RW:16:10:=0x0006 PI_TDFI_CASEL_F0:RW:8:5:=0x01 PI_TDFI_CACSCA_F0:RW:0:5:=0x00
-	{	0x00000263, 0x01000006}, // PI_TDFI_CASEL_F1:RW:24:5:=0x01 PI_TDFI_CACSCA_F1:RW:16:5:=0x00 PI_TVREF_LONG_F0:RW:0:10:=0x0006
-	{	0x00000264, 0x018E018E}, // PI_TVREF_LONG_F1:RW:16:10:=0x018e PI_TVREF_SHORT_F1:RW:0:10:=0x018e
-	{	0x00000265, 0x018E0100}, // PI_TVREF_SHORT_F2:RW:16:10:=0x018e PI_TDFI_CASEL_F2:RW:8:5:=0x01 PI_TDFI_CACSCA_F2:RW:0:5:=0x00
-	{	0x00000266, 0x0F0F018E}, // PI_CALVL_VREF_INITIAL_STOP_POINT:RW:24:7:=0x1e PI_CALVL_VREF_INITIAL_START_POINT:RW:16:7:=0x1a PI_TVREF_LONG_F2:RW:0:10:=0x018e
-	{	0x00000267, 0x10010204}, // PI_TDFI_INIT_START_MIN:RW:24:8:=0x10 PI_CALVL_VREF_DELTA:RW:16:4:=0x01 PI_CALVL_VREF_NORMAL_STEPSIZE:RW:8:4:=0x02 PI_CALVL_VREF_INITIAL_STEPSIZE:RW:0:4:=0x04
-	{	0x00000268, 0x09090605}, // PI_TDFI_CALVL_STROBE_F2:RW:24:4:=0x09 PI_TDFI_CALVL_STROBE_F1:RW:16:4:=0x09 PI_TDFI_CALVL_STROBE_F0:RW:8:4:=0x06 PI_TDFI_INIT_COMPLETE_MIN:RW:0:8:=0x05
-	{	0x00000269, 0x20000202}, // PI_TDFI_INIT_START_F0:RW:24:8:=0x20 PI_SW_CA_TRAIN_VREF:RW:16:7:=0x00 PI_CALVL_STROBE_NUM:RW:8:5:=0x02 PI_TCKCKEH:RW:0:4:=0x02
-	{	0x0000026A, 0x00201000}, // PI_TDFI_INIT_START_F1:RW:16:8:=0x20 PI_TDFI_INIT_COMPLETE_F0:RW:0:16:=0x1000
-	{	0x0000026B, 0x00201000}, // PI_TDFI_INIT_START_F2:RW:16:8:=0x20 PI_TDFI_INIT_COMPLETE_F1:RW:0:16:=0x1000
-	{	0x0000026C, 0x04041000}, // PI_INIT_STARTORCOMPLETE_2_CLKDISABLE:RW:24:8:=0x04 PI_CLKDISABLE_2_INIT_START:RW:16:8:=0x04 PI_TDFI_INIT_COMPLETE_F2:RW:0:16:=0x1000
-	{	0x0000026D, 0x18020100}, // PI_TCKEHDQS_F1:RW:24:6:=0x18 PI_TCKEHDQS_F0:RW:16:6:=0x02 PI_REFRESH_BETWEEN_SEGMENT_DISABLE:RW_D:8:1:=0x01 PI_DRAM_CLK_DISABLE_DEASSERT_SEL:RW:0:1:=0x00
-	{	0x0000026E, 0x00010118}, // PI_WDQLVL_BST_NUM:RW:16:3:=0x01 PI_WDQLVL_VREF_EN:RW:8:1:=0x01 PI_TCKEHDQS_F2:RW:0:6:=0x18
-	{	0x0000026F, 0x004B004A}, // PI_TDFI_WDQLVL_RW:RW:16:10:=0x004b PI_TDFI_WDQLVL_WR:RW:0:10:=0x004a
-	{	0x00000270, 0x0F050000}, // PI_WDQLVL_VREF_INITIAL_START_POINT:RW:24:7:=0x1a PI_WDQLVL_CS_MAP:RW:16:4:=0x01 PI_WDQLVL_ROTATE:RW:8:1:=0x00 PI_WDQLVL_RESP_MASK:RW:0:4:=0x00
-	{	0x00000271, 0x0102040F}, // PI_WDQLVL_VREF_DELTA:RW:24:4:=0x01 PI_WDQLVL_VREF_NORMAL_STEPSIZE:RW:16:5:=0x02 PI_WDQLVL_VREF_INITIAL_STEPSIZE:RW:8:5:=0x04 PI_WDQLVL_VREF_INITIAL_STOP_POINT:RW:0:7:=0x1e
-	{	0x00000272, 0x34000000}, // PI_TDFI_WDQLVL_EN:RW:24:8:=0x34 PI_WDQLVL_CS:RW:16:2:=0x00 PI_WDQLVL_REQ:WR:8:1:=0x00 PI_WDQLVL_PERIODIC:RW:0:1:=0x00
-	{	0x00000273, 0x00000000}, // PI_TDFI_WDQLVL_RESP:RW:0:32:=0x00000000
-	{	0x00000274, 0x00000000}, // PI_TDFI_WDQLVL_MAX:RW:0:32:=0x00000000
-	{	0x00000275, 0x00010000}, // PI_WDQLVL_ON_SREF_EXIT:RW:24:1:=0x00 PI_WDQLVL_EN:RW:16:2:=0x01 PI_WDQLVL_INTERVAL:RW:0:16:=0x0000
-
-	{	0x00000276, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|0x00}, // PI_MR3_DATA_F0_0:RW+:24:8:=0x31 PI_MR2_DATA_F0_0:RW+:16:8:=0x00 PI_MR1_DATA_F0_0:RW+:8:8:=0x00 PI_WDQLVL_ERROR_STATUS:RD:0:2:=0x00
-	{	0x00000277, (PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR1_DATA_F1_0:RW+:24:8:=0x50 PI_MR14_DATA_F0_0:RW+:16:8:=0x11 PI_MR12_DATA_F0_0:RW+:8:8:=0x11 PI_MR11_DATA_F0_0:RW+:0:8:=0x00
-	{	0x00000278, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F1_0:RW+:24:8:=0x11 PI_MR11_DATA_F1_0:RW+:16:8:=0x00 PI_MR3_DATA_F1_0:RW+:8:8:=0x31 PI_MR2_DATA_F1_0:RW+:0:8:=0x2d
-	{	0x00000279, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|(PI_MR14<<0)}, // PI_MR3_DATA_F2_0:RW+:24:8:=0x31 PI_MR2_DATA_F2_0:RW+:16:8:=0x2d PI_MR1_DATA_F2_0:RW+:8:8:=0x50 PI_MR14_DATA_F1_0:RW+:0:8:=0x11
-	{	0x0000027A, (PI_MR13<<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR13_DATA_0:RW+:24:8:=0x00 PI_MR14_DATA_F2_0:RW+:16:8:=0x11 PI_MR12_DATA_F2_0:RW+:8:8:=0x11 PI_MR11_DATA_F2_0:RW+:0:8:=0x00
-	{	0x0000027B, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F0_1:RW+:24:8:=0x00 PI_MR3_DATA_F0_1:RW+:16:8:=0x31 PI_MR2_DATA_F0_1:RW+:8:8:=0x00 PI_MR1_DATA_F0_1:RW+:0:8:=0x00
-	{	0x0000027C, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR2_DATA_F1_1:RW+:24:8:=0x2d PI_MR1_DATA_F1_1:RW+:16:8:=0x50 PI_MR14_DATA_F0_1:RW+:8:8:=0x11 PI_MR12_DATA_F0_1:RW+:0:8:=0x11
-	{	0x0000027D, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F1_1:RW+:24:8:=0x11 PI_MR12_DATA_F1_1:RW+:16:8:=0x11 PI_MR11_DATA_F1_1:RW+:8:8:=0x00 PI_MR3_DATA_F1_1:RW+:0:8:=0x31
-	{	0x0000027E, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F2_1:RW+:24:8:=0x00 PI_MR3_DATA_F2_1:RW+:16:8:=0x31 PI_MR2_DATA_F2_1:RW+:8:8:=0x2d PI_MR1_DATA_F2_1:RW+:0:8:=0x50
-	{	0x0000027F, (PI_MR1 <<24)|(PI_MR13<<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR1_DATA_F0_2:RW+:24:8:=0x00 PI_MR13_DATA_1:RW+:16:8:=0x00 PI_MR14_DATA_F2_1:RW+:8:8:=0x11 PI_MR12_DATA_F2_1:RW+:0:8:=0x11
-	{	0x00000280, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F0_2:RW+:24:8:=0x11 PI_MR11_DATA_F0_2:RW+:16:8:=0x00 PI_MR3_DATA_F0_2:RW+:8:8:=0x31 PI_MR2_DATA_F0_2:RW+:0:8:=0x00
-	{	0x00000281, (PI_MR3 <<24)|(PI_MR2 <<16)|(PI_MR1 <<8)|(PI_MR14<<0)}, // PI_MR3_DATA_F1_2:RW+:24:8:=0x31 PI_MR2_DATA_F1_2:RW+:16:8:=0x2d PI_MR1_DATA_F1_2:RW+:8:8:=0x50 PI_MR14_DATA_F0_2:RW+:0:8:=0x11
-	{	0x00000282, (PI_MR1 <<24)|(PI_MR14<<16)|(PI_MR12<<8)|(PI_MR11<<0)}, // PI_MR1_DATA_F2_2:RW+:24:8:=0x50 PI_MR14_DATA_F1_2:RW+:16:8:=0x11 PI_MR12_DATA_F1_2:RW+:8:8:=0x11 PI_MR11_DATA_F1_2:RW+:0:8:=0x00
-	{	0x00000283, (PI_MR12<<24)|(PI_MR11<<16)|(PI_MR3 <<8)|(PI_MR2 <<0)}, // PI_MR12_DATA_F2_2:RW+:24:8:=0x11 PI_MR11_DATA_F2_2:RW+:16:8:=0x00 PI_MR3_DATA_F2_2:RW+:8:8:=0x31 PI_MR2_DATA_F2_2:RW+:0:8:=0x2d
-	{	0x00000284, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR13<<8)|(PI_MR14<<0)}, // PI_MR2_DATA_F0_3:RW+:24:8:=0x00 PI_MR1_DATA_F0_3:RW+:16:8:=0x00 PI_MR13_DATA_2:RW+:8:8:=0x00 PI_MR14_DATA_F2_2:RW+:0:8:=0x11
-	{	0x00000285, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F0_3:RW+:24:8:=0x11 PI_MR12_DATA_F0_3:RW+:16:8:=0x11 PI_MR11_DATA_F0_3:RW+:8:8:=0x00 PI_MR3_DATA_F0_3:RW+:0:8:=0x31
-	{	0x00000286, (PI_MR11<<24)|(PI_MR3 <<16)|(PI_MR2 <<8)|(PI_MR1 <<0)}, // PI_MR11_DATA_F1_3:RW+:24:8:=0x00 PI_MR3_DATA_F1_3:RW+:16:8:=0x31 PI_MR2_DATA_F1_3:RW+:8:8:=0x2d PI_MR1_DATA_F1_3:RW+:0:8:=0x50
-	{	0x00000287, (PI_MR2 <<24)|(PI_MR1 <<16)|(PI_MR14<<8)|(PI_MR12<<0)}, // PI_MR2_DATA_F2_3:RW+:24:8:=0x2d PI_MR1_DATA_F2_3:RW+:16:8:=0x50 PI_MR14_DATA_F1_3:RW+:8:8:=0x11 PI_MR12_DATA_F1_3:RW+:0:8:=0x11
-	{	0x00000288, (PI_MR14<<24)|(PI_MR12<<16)|(PI_MR11<<8)|(PI_MR3 <<0)}, // PI_MR14_DATA_F2_3:RW+:24:8:=0x11 PI_MR12_DATA_F2_3:RW+:16:8:=0x11 PI_MR11_DATA_F2_3:RW+:8:8:=0x00 PI_MR3_DATA_F2_3:RW+:0:8:=0x31
-	{	0x00000289, 0x00020000                              |(PI_MR13<<0)}, // PI_ROW_DIFF:RW:16:3:=0x02 PI_BANK_DIFF:RW:8:2:=0x00 PI_MR13_DATA_3:RW+:0:8:=0x00
-
-	{	0x0000028A, (PI_TFC<<16)|(PI_TFC<<0)}, // PI_TFC_F1:RW:16:10:=0x018d PI_TFC_F0:RW:0:10:=0x0005
-	{	0x0000028B, (PI_TRTP<<24)|(PI_TCCD<<16)|(PI_TFC<<0)}, // PI_TRTP_F0:RW:24:4:=0x08 PI_TCCD:RW:16:5:=0x08 PI_TFC_F2:RW:0:10:=0x018d
-	{	0x0000028C, (PI_TWR<<24) |(PI_TWTR<<16)|(PI_TRCD<<8)|(PI_TRP<<0)}, // PI_TWR_F0:RW:24:6:=0x04 PI_TWTR_F0:RW:16:6:=0x06 PI_TRCD_F0:RW:8:8:=0x04 PI_TRP_F0:RW:0:8:=0x03
-	{	0x0000028D, (PI_TRAS_MIN<<24)|(PI_TRAS_MAX<<0)}, // PI_TRAS_MIN_F0:RW:24:8:=0x03 PI_TRAS_MAX_F0:RW:0:17:=0x000578
-	{	0x0000028E, (PI_TMRW<<24) | (PI_TMRD<<16)|(PI_TCCDMW<<8)|(PI_TDQSCK_MAX<<0)}, // PI_TMRW_F0:RW:24:8:=0x0a PI_TMRD_F0:RW:16:6:=0x0a PI_TCCDMW_F0:RW:8:6:=0x20 PI_TDQSCK_MAX_F0:RW:0:4:=0x01
-	{	0x0000028F, (PI_TWTR<<24) | (PI_TRCD<<16)|(PI_TRP<<8)   |(PI_TRTP<<0)}, // PI_TWTR_F1:RW:24:6:=0x12 PI_TRCD_F1:RW:16:8:=0x1d PI_TRP_F1:RW:8:8:=0x22 PI_TRTP_F1:RW:0:4:=0x0c
-	{	0x00000290, (PI_TRAS_MAX<<8) | (PI_TWR<<0)}, // PI_TRAS_MAX_F1:RW:8:17:=0x01b207 PI_TWR_F1:RW:0:6:=0x1f
-	{	0x00000291, (PI_TMRD<<24) | (PI_TCCDMW<<16) | (PI_TDQSCK_MAX<<8)|(PI_TRAS_MIN<<0)}, // PI_TMRD_F1:RW:24:6:=0x17 PI_TCCDMW_F1:RW:16:6:=0x20 PI_TDQSCK_MAX_F1:RW:8:4:=0x06 PI_TRAS_MIN_F1:RW:0:8:=0x43
-	{	0x00000292, (PI_TRCD<<24) | (PI_TRP<<16) | (PI_TRTP<<8)|(PI_TMRW<<0)}, // PI_TRCD_F2:RW:24:8:=0x1d PI_TRP_F2:RW:16:8:=0x22 PI_TRTP_F2:RW:8:4:=0x0c PI_TMRW_F1:RW:0:8:=0x0a
-	{	0x00000293, (PI_TWR<<8)|(PI_TWTR<<0)}, // PI_TWR_F2:RW:8:6:=0x1f PI_TWTR_F2:RW:0:6:=0x12
-	{	0x00000294, (PI_TRAS_MIN<<24)|(PI_TRAS_MAX<<0)}, // PI_TRAS_MIN_F2:RW:24:8:=0x43 PI_TRAS_MAX_F2:RW:0:17:=0x01b207
-	{	0x00000295, (PI_TMRW<<24) | (PI_TMRD<<16)|(PI_TCCDMW<<8)|(PI_TDQSCK_MAX<<0)}, // PI_TMRW_F2:RW:24:8:=0x0a PI_TMRD_F2:RW:16:6:=0x17 PI_TCCDMW_F2:RW:8:6:=0x20 PI_TDQSCK_MAX_F2:RW:0:4:=0x06	
-	{	0x00000296, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
-	{	0x00000297, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
-	{	0x00000298, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
-	{	0x00000299, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
-	{	0x0000029A, 0x00020002}, // RESERVED:RW_D:24:4:=0x00 RESERVED:RW_D:16:4:=0x02 RESERVED:RW_D:8:4:=0x00 RESERVED:RW_D:0:4:=0x02
-	{	0x0000029B, 0x00000000}, // PI_INT_STATUS:RD:0:17:=0x000000
-	{	0x0000029C, 0x00000000}, // PI_INT_ACK:WR:0:16:=0x0000
-	{	0x0000029D, 0x00000000}, // PI_INT_MASK:RW:0:17:=0x000000
-	{	0x0000029E, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
-	{	0x0000029F, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
-	{	0x000002A0, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
-	{	0x000002A1, 0x00000000}, // PI_BIST_EXP_DATA:RD:0:128:=0x00000000
-	{	0x000002A2, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
-	{	0x000002A3, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
-	{	0x000002A4, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
-	{	0x000002A5, 0x00000000}, // PI_BIST_FAIL_DATA:RD:0:128:=0x00000000
-	{	0x000002A6, 0x00000000}, // PI_BIST_FAIL_ADDR:RD:0:34:=0x00000000
-	{	0x000002A7, 0x01000400}, // PI_CTRLUPD_REQ_PER_AREF_EN:RW:24:1:=0x01 PI_LONG_COUNT_MASK:RW:16:5:=0x00 PI_BSTLEN:RW_D:8:5:=0x04 PI_BIST_FAIL_ADDR:RD:0:34:=0x00
-	{	0x000002A8, 0x00008C00}, // PI_TDFI_CTRLUPD_MAX_F0:RW:8:16:=0x008c PI_TDFI_CTRLUPD_MIN:RD:0:4:=0x00
-	{	0x000002A9, 0x00000578}, // PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x00000578
-	{	0x000002AA, 0x0000304C}, // PI_TDFI_CTRLUPD_MAX_F1:RW:0:16:=0x304c
-	{	0x000002AB, 0x0001E2F8}, // PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0001e2f8
-	{	0x000002AC, 0x0000304C}, // PI_TDFI_CTRLUPD_MAX_F2:RW:0:16:=0x304c
-	{	0x000002AD, 0x0001E2F8}, // PI_TDFI_CTRLUPD_INTERVAL_F2:RW:0:32:=0x0001e2f8
-	{	0x000002AE, 0x04000001}, // PI_ADDR_SPACE:RW:24:6:=0x08 PI_BIST_RESULT:RD:16:2:=0x00 PI_BIST_GO:WR:8:1:=0x00 PI_UPDATE_ERROR_STATUS:RD:0:7:=0x00
-	{	0x000002AF, 0x00000001}, // PI_BIST_ADDR_CHECK:RW:8:1:=0x01 PI_BIST_DATA_CHECK:RW:0:1:=0x00
-	{	0x000002B0, 0x00000000}, // PI_BIST_START_ADDRESS:RW:0:34:=0x00000000
-	{	0x000002B1, 0x00000000}, // PI_BIST_START_ADDRESS:RW:0:34:=0x00
-	{	0x000002B2, 0xFFFFFFff}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
-	{	0x000002B3, 0xFFFFFFFF}, // PI_BIST_DATA_MASK:RW:0:64:=0x00000000
-	{	0x000002B4, 0x00000001}, // PI_COL_DIFF:RW:0:4:=0x01
-};
-
-static const uint32_t DDR_PHY_DDR_PHY_PVT_OVERWITE_1600[DDR_PHY_PVT_OVERWRITE_NUM][2] = 
-{
-	{	0x0000071E, ((0x31 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_FDBK_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x0000071F, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_DATA_TERM:RW+:0:17:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x00000720, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_DQS_TERM:RW+:0:17:=  pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x00000721, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_ADDR_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x00000722, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CLK_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x00000724, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CKE_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x00000726, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_RST_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-	{	0x00000728, ((0x11 << 12) |(0x20 << 6) |( 0x12))}, // PHY_PAD_CS_TERM:RW+:0:18:= pvtr[4:0] 0x11, pvtn[5:0] 0x20, pvtp[5:0] 0x12
-
-};
-
-#ifdef BOARD_SALVATOR_M
-static const uint32_t DDR_SIP_SWAP_CH0[9+5][2] = 
-{
-	{	0x00000420, 0x30671254}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> (+0) SDRAM 30671254 : 10011010 : 9A
-	{	0x000004A0, 0x26541037}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> (+16)SDRAM 26541037 : 00101011 : 2B
-	{	0x00000520, 0x17054623}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> (+8) SDRAM 17054623 : 11010001 : D1
-	{	0x000005A0, 0x12307645}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> (+24)SDRAM 12307645 : 10101001 : A9
-	{	0x0000061C, 0x00315024}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC305142   -> DRAM 5-0
-	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 0
-	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 2
-	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 1 CALVL needs CS2 patch!!
-	{	0x0000060F, 0x02dcba98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
-	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-	{	0x0000040E, 0x65d45a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000048E, 0x65d45a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000050E, 0x2e565a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000058E, 0x2e565a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
-};
-
-static const uint32_t DDR_SIP_SWAP_CH1[9+5][2] = 
-{
-	{	0x00000420, 0x70613542}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> (+0) SDRAM 70613542 : 10011100 : 9C
-	{	0x000004A0, 0x16245307}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> (+8) SDRAM 16245307 : 10001101 : 8D
-	{	0x00000520, 0x30712645}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> (+16)SDRAM 30712645 : 10110001 : B1
-	{	0x000005A0, 0x21706354}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> (+24)SDRAM 21706354 : 01100110 : 66
-	{	0x0000061C, 0x00025143}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC310425-> DRAM 5-0
-	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 0
-	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
-	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
-	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
-
-	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-	{	0x0000040E, 0x63725a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000048E, 0x63725a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000050E, 0x4e995a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000058E, 0x4e995a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
-};
-
-static const uint32_t DDR_SIP_SWAP_CH2[9+5][2] = 
-{
-	{	0x00000420, 0x70613542}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> (+8) SDRAM 70613542 : 10011100 : 9C
-	{	0x000004A0, 0x16245307}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> (+0) SDRAM 16245307 : 10001101 : 8D
-	{	0x00000520, 0x30712645}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> (+24)SDRAM 30712645 : 10110001 : B1
-	{	0x000005A0, 0x21706354}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> (+16)SDRAM 21706354 : 01100110 : 66
-//	{	0x0000061C, 0x00503421}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC503421-> DRAM 5-0
-	{	0x0000061C, 0x00523104}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC503421-> DRAM 5-0
-	{	0x0000060C, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 1
-	{	0x0000060D, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 0
-	{	0x0000060E, 0x00543210}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 3
-	{	0x0000060F, 0x01543210}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 2
-	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-	{	0x0000040E, 0x63725a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000048E, 0x63725a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000050E, 0x4e995a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000058E, 0x4e995a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
-};
-
-static const uint32_t DDR_SIP_SWAP_CH3[9+5][2] = 
-{
-	{	0x00000420, 0x30671254}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> (+8) SDRAM : 30671254 : 10011010 : 9A
-	{	0x000004A0, 0x26541037}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> (+24)SDRAM : 26541037 : 00101011 : 2B
-	{	0x00000520, 0x17054623}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> (+0) SDRAM : 17054623 : 11010001 : D1
-	{	0x000005A0, 0x12307645}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> (+16)SDRAM : 12307645 : 10101001 : A9
-	{	0x0000061C, 0x00153402}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC423051 -> DRAM
-	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 2
-	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 0
-	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 3 CALVL need CS2 patch
-	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 1
-	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-	{	0x0000040E, 0x65d45a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000048E, 0x65d45a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000050E, 0x2e565a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000058E, 0x2e565a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
-};
-#endif	//BOARD_SALVATOR_M
-#ifdef BOARD_SALVATOR_X
-static const uint32_t DDR_SIP_SWAP_CH0[9+5][2] = 
-{
-	{	0x00000420, 0x20741365}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 20741365 : 00101101 : 2d -> d2
-	{	0x000004A0, 0x34256107}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 34256107 : 10010101 : 95 -> 6a
-	{	0x00000520, 0x57460321}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 57460321 : 11000101 : c5 -> 3a
-	{	0x000005A0, 0x70614532}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 70614532 : 10010110 : 96 -> 69
-	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
-	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 0
-	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
-	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
-	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
-	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-	{	0x0000040E, 0xd26a5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000048E, 0xd26a5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000050E, 0x3a695a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000058E, 0x3a695a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
-};
-
-static const uint32_t DDR_SIP_SWAP_CH1[9+5][2] = 
-{
-	{	0x00000420, 0x23547610}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 23547610 : 01101010 : 6a -> 95
-	{	0x000004A0, 0x34526107}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 34526107 : 10100101 : a5 -> 5a
-	{	0x00000520, 0x67452310}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 67452310 : 01010110 : 56 -> a9
-	{	0x000005A0, 0x32106754}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 32106754 : 10100110 : a6 -> 59
-	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
-
-	{	0x0000060C, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 2
-	{	0x0000060D, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 0
-	{	0x0000060E, 0x00dcba98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 1
-	{	0x0000060F, 0x02dcba98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 3
-
-	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-	{	0x0000040E, 0x955a5a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000048E, 0x955a5a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000050E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000058E, 0xa9595a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000
-};
-
-static const uint32_t DDR_SIP_SWAP_CH2[9+5][2] = 
-{
-	{	0x00000420, 0x30216754}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM 30216754 : 10010110 : 96 -> 69
-	{	0x000004A0, 0x67453210}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM 67453210 : 01011010 : 5a -> a5
-	{	0x00000520, 0x70165243}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM 70165243 : 10101001 : a9 -> 56
-	{	0x000005A0, 0x07162345}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM 07162345 : 01100101 : 65 -> 9a
-	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
-	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 3
-	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
-	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
-	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 0
-	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-	{	0x0000040E, 0x69a55a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000048E, 0x69a55a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000050E, 0x569a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000058E, 0x569a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
-};
-
-static const uint32_t DDR_SIP_SWAP_CH3[9+5][2] = 
-{
-	{	0x00000420, 0x01327654}, // PHY_DQ_SWIZZLING_0:RW:0:32:=0x76543210	// SoC DQ7-0   -> SDRAM : 01327654 : 01101010 : 6a -> 95
-	{	0x000004A0, 0x70615432}, // PHY_DQ_SWIZZLING_1:RW:0:32:=0x76543210	// SoC DQ15-8  -> SDRAM : 70615432 : 10011010 : 9a -> 65
-	{	0x00000520, 0x54760123}, // PHY_DQ_SWIZZLING_2:RW:0:32:=0x76543210	// SoC DQ23-16 -> SDRAM : 54760123 : 10100101 : a5 -> 5a
-	{	0x000005A0, 0x07162345}, // PHY_DQ_SWIZZLING_3:RW:0:32:=0x76543210	// SoC DQ31-24 -> SDRAM : 07162345 : 01100101 : 65 -> 9a
-	{	0x0000061C, 0x00543210}, // PHY_ADR_ADDR_SEL_0:RW:0:24:=0x543210		// SoC AC5-0   -> DRAM 543210
-	{	0x0000060C, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_0_0:RW:0:24:=0xdcba98												// SoC Byte0   -> DRAM Byte 3
-	{	0x0000060D, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE1_0_0:RW:0:24:=0x000000												// SoC Byte1   -> DRAM Byte 1
-	{	0x0000060E, 0x00DCBA98}, // PHY_ADR_CALVL_SWIZZLE0_1_0:RW:0:24:=0xdcba98												// SoC Byte2   -> DRAM Byte 2
-	{	0x0000060F, 0x01DCBA98}, // PHY_ADR_CALVL_DEVICE_MAP_0:RW:24:4:=0x01 PHY_ADR_CALVL_SWIZZLE1_1_0:RW:0:24:=0x000000	// SoC Byte3   -> DRAM Byte 0
-	{	0x00000250, 0x01080000}, // PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
-	{	0x0000040E, 0x95655a3c}, // PHY_LP4_RDLVL_PATT8_0:RW:0:32:=0x00000000
-	{	0x0000048E, 0x95655a3c}, // PHY_LP4_RDLVL_PATT8_1:RW:0:32:=0x00000000
-	{	0x0000050E, 0x5a9a5a3c}, // PHY_LP4_RDLVL_PATT8_2:RW:0:32:=0x00000000
-	{	0x0000058E, 0x5a9a5a3c}, // PHY_LP4_RDLVL_PATT8_3:RW:0:32:=0x00000000	
-};
-#endif	//BOARD_SALVATOR_X
-#ifdef BOARD_KRIEK
-static const uint32_t DDR_SIP_SWAP_CH0[9+5][2] = 
-{
-	{	0x00000420,	0x01672543}, 
-	{	0x000004A0,	0x45361207},
-	{	0x00000520,	0x45632107},
-	{	0x000005A0,	0x60715234},
-	{	0x0000061C,	0x00345201}, 
-	{	0x0000060C,	0x00543210},
-	{	0x0000060D,	0x00543210},
-	{	0x0000060E,	0x00543210},
-	{	0x0000060F,	0x01543210},
-	{	0x00000250,	0x01080000},
-	{	0x0000040E,	0xaa965a3c},
-	{	0x0000048E,	0xaa965a3c},
-	{	0x0000050E,	0xaac55a3c},
-	{	0x0000058E,	0xaac55a3c},
-};
-
-static const uint32_t DDR_SIP_SWAP_CH1[9+5][2] = 
-{
-	{	0x00000420,	0x01672543}, 
-	{	0x000004A0,	0x45361207},
-	{	0x00000520,	0x45632107},
-	{	0x000005A0,	0x60715234},
-	{	0x0000061C,	0x00345201},
-	{	0x0000060C,	0x00543210},
-	{	0x0000060D,	0x00543210},
-	{	0x0000060E,	0x00543210},
-	{	0x0000060F,	0x01543210},
-	{	0x00000250,	0x01080000},
-	{	0x0000040E,	0xaa965a3c},
-	{	0x0000048E,	0xaa965a3c},
-	{	0x0000050E,	0xaac55a3c},
-	{	0x0000058E,	0xaac55a3c},
-};
-
-static const uint32_t DDR_SIP_SWAP_CH2[9+5][2] = 
-{
-	{	0x00000420,	0x01672543},
-	{	0x000004A0,	0x45361207},
-	{	0x00000520,	0x45632107},
-	{	0x000005A0,	0x60715234},
-	{	0x0000061C,	0x00302154},
-	{	0x0000060C,	0x00DCBA98},
-	{	0x0000060D,	0x00DCBA98},
-	{	0x0000060E,	0x00DCBA98},
-	{	0x0000060F,	0x01DCBA98},
-	{	0x00000250,	0x01080000},
-	{	0x0000040E,	0xaa965a3c},
-	{	0x0000048E,	0xaa965a3c},
-	{	0x0000050E,	0xaac55a3c},
-	{	0x0000058E,	0xaac55a3c},
-};
-
-static const uint32_t DDR_SIP_SWAP_CH3[9+5][2] = 
-{
-	{	0x00000420,	0x01672543},
-	{	0x000004A0,	0x45361207},
-	{	0x00000520,	0x45632107},
-	{	0x000005A0,	0x60715234},
-	{	0x0000061C,	0x00302154},
-	{	0x0000060C,	0x00DCBA98},
-	{	0x0000060D,	0x00DCBA98},
-	{	0x0000060E,	0x00DCBA98},
-	{	0x0000060F,	0x01DCBA98},
-	{	0x00000250,	0x01080000},
-	{	0x0000040E,	0xaa965a3c},
-	{	0x0000048E,	0xaa965a3c},
-	{	0x0000050E,	0xaac55a3c},
-	{	0x0000058E,	0xaac55a3c},
-};
-#endif	// BOARD_KRIEK
-
-static const uint32_t DDR_CA_DELAY[7][2] = 
-{
-	{	0x0000061F, 0x0002A06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
-	{	0x00000620, 0x02A002A0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
-	{	0x00000621, 0x02A002A0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
-	{	0x00000622, 0x000002A0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
-	{	0x00000712, 0x0002A003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
-	{	0x00000713, 0x02A002A0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
-	{	0x00000714, 0x000002A0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
-};
-
-
-static const uint32_t DDR_CA_DELAY_CH0[7][2] = 
-{
-	{	0x0000061F, 0x0002c06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
-	{	0x00000620, 0x02c002c0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
-	{	0x00000621, 0x02c002c0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
-	{	0x00000622, 0x000002c0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
-	{	0x00000712, 0x0002c003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
-	{	0x00000713, 0x02c002c0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
-	{	0x00000714, 0x000002c0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
-};
-
-static const uint32_t DDR_CA_DELAY_CH1[7][2] = 
-{
-	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
-	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
-	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
-	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
-	{	0x00000712, 0x0002D003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
-	{	0x00000713, 0x02D002D0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
-	{	0x00000714, 0x000002D0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
-};
-
-static const uint32_t DDR_CA_DELAY_CH2[7][2] = 
-{
-	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
-	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
-	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
-	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
-	{	0x00000712, 0x0002C003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
-	{	0x00000713, 0x02C002C0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
-	{	0x00000714, 0x000002C0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
-};
-
-static const uint32_t DDR_CA_DELAY_CH3[7][2] = 
-{
-	{	0x0000061F, 0x0002C06E}, // PHY_ADR0_CLK_WR_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_ADR_TSEL_SELECT_0:RW+:0:8:=0x55				//CA0 delay this means 768/512 tCK delay for address bit
-	{	0x00000620, 0x02C002C0}, // PHY_ADR2_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR1_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA1/2 delay
-	{	0x00000621, 0x02C002C0}, // PHY_ADR4_CLK_WR_SLAVE_DELAY_0:RW+:16:11:=0x0300 PHY_ADR3_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300	//CA3/4 delay
-	{	0x00000622, 0x000002C0}, // PHY_ADR_SW_MASTER_MODE_0:RW+:16:4:=0x00 PHY_ADR5_CLK_WR_SLAVE_DELAY_0:RW+:0:11:=0x0300			//CA5 delay
-	{	0x00000712, 0x0002C003}, // PHY_GRP_SLAVE_DELAY_0:RW+:8:11:=0x0300 PHY_CSLVL_DLY_STEP:RW+:0:4:=0x03							//CS0 group delay
-	{	0x00000713, 0x02C002C0}, // PHY_GRP_SLAVE_DELAY_2:RW+:16:11:=0x0300 PHY_GRP_SLAVE_DELAY_1:RW+:0:11:=0x0300					//CS1/2 group delay
-	{	0x00000714, 0x000002C0}, // PHY_GRP_SLAVE_DELAY_3:RW+:0:11:=0x0300															//CS3 group delay
-};
-
-#endif /* __INIT_DRAM_TBL_H3_WS11__ */
diff --git a/plat/renesas/rcar/ddr/M3/boot_init_dram_m3_es10.c b/plat/renesas/rcar/ddr/M3/boot_init_dram_m3_es10.c
deleted file mode 100644
index 6f5cfb9..0000000
--- a/plat/renesas/rcar/ddr/M3/boot_init_dram_m3_es10.c
+++ /dev/null
@@ -1,1782 +0,0 @@
-#include <stdint.h>		//for uint32_t
-#include <string.h>		//for uint32_t
-#include <stdio.h>		//for uint32_t
-#ifdef RCAR_LSI
-#include <debug.h>
-#endif
-
-#define RCAR_DDR_VERSION        "rev.0.15"
-#define DRAM_CH_CNT		0x02
-
-///////////////////////////////////////////////////////////
-//BOARD CONFIGRATION
-//PLEASE DEFINE THE FOLLOWING MACRO
-///////////////////////////////////////////////////////////
-//number of board configurations(PLEASE SET)
-#define BOARDNUM 2
-///////////////////////////////////////////////////////////
-//PLEASE SET _def_BOARDTYPE value
-#define	BOARD_SALVATOR_X
-//#define	BOARD_KRIEK
-
-#ifdef	BOARD_SALVATOR_X
-#define _def_BOARDTYPE     (0)
-#else
-#define _def_BOARDTYPE     (1)
-#endif
-
-#undef BOARD_KRIEK
-#undef BOARD_SALVATOR_X
-
-
-
-
-#define	DDR_BACKUPMODE
-#include "boot_init_dram_m3_es10.h"
-//#include "bit.h"
-//#include "reg_rcarh3.h"
-
-///////////////////////////////////////////////////////////
-//BOARD CONFIGRATION
-//PLEASE DEFINE THE FOLLOWING ARRAY
-///////////////////////////////////////////////////////////
-//SoC caX([5][4][3][2][1][0]) -> MEM caY: 
-//SoC caX([5][4][3][2][1][0]) -> Dfi caY:
-static const uint32_t BOARDCNF_CA_SWAP[BOARDNUM][DRAM_CH_CNT]= 
-{
-	{ //BOARDTYPE:0
-		0x00543210,//CH0
-		0x00543210 //CH1
-	},
-	{ //BOARDTYPE:1
-		0x00345201,//CH0
-		0x00302154 //CH1
-	}
-};
-//SoC dqsX([3][2][1][0]) -> MEM dqsY: 
-static const uint16_t BOARDCNF_DQS_SWAP[BOARDNUM][DRAM_CH_CNT]= 
-{
-	{ //BOARDTYPE:0
-		0x3201,//CH0
-		0x2310 //CH1
-	},
-	{ //BOARDTYPE:1
-		0x3201,//CH0
-		0x2310 //CH1
-	}
-};
-//SoC dq([7][6][5][4][3][2][1][0]) -> MEM dqY:  (8 means DM)
-static const uint32_t BOARDCNF_DQ_SWAP[BOARDNUM][DRAM_CH_CNT][4]= 
-{
-	{ //BOARDTYPE0
-		{ //CH0 SoC_DQS0    SoC_DQS1    SoC_DQS2    SoC_DQS3
-			0x70612543, 0x43251670, 0x45326170, 0x10672534
-		},
-		{ //CH1 SoC_DQS0    SoC_DQS1    SoC_DQS2    SoC_DQS3
-			0x01327654, 0x34526107, 0x35421670, 0x70615324
-		}
-	},
-	{//BOARDTYPE1
-		{ //CH0 SoC_DQS0    SoC_DQS1    SoC_DQS2    SoC_DQS3
-			0x01672543, 0x45361207, 0x45632107, 0x60715234
-		},
-		{ //CH1 SoC_DQS0    SoC_DQS1    SoC_DQS2    SoC_DQS3
-			0x01672543, 0x45361207, 0x45632107, 0x60715234
-		}
-	}
-};
-//SoC dm -> MEM dqY:  (8 means DM)
-static const uint8_t BOARDCNF_DM_SWAP[BOARDNUM][DRAM_CH_CNT][4]= 
-{
-	{ //BOARDTYPE0
-		{ //CH0 SoC_DQS0    SoC_DQS1    SoC_DQS2    SoC_DQS3
-			0x08,       0x08,       0x08,       0x08
-		},
-		{ //CH1 SoC_DQS0    SoC_DQS1    SoC_DQS2    SoC_DQS3
-			0x08,       0x08,       0x08,       0x08
-		}
-	},
-	{//BOARDTYPE1
-		{ //CH0 SoC_DQS0    SoC_DQS1    SoC_DQS2    SoC_DQS3
-			0x08,       0x08,       0x08,       0x08
-		},
-		{ //CH1 SoC_DQS0    SoC_DQS1    SoC_DQS2    SoC_DQS3
-			0x08,       0x08,       0x08,       0x08
-		}
-	}
-};
-
-///////////////////////////////////////////////////////////
-//MEMORY CONFIGRATION
-//PLEASE DEFINE THE FOLLOWING MACRO
-///////////////////////////////////////////////////////////
-//0x00... 4Gbit/die
-//0x01... 6Gbit/die
-//0x02... 8Gbit/die
-//0x03...12Gbit/die
-//0x04...16Gbit/die
-//0x05...24Gbit/die
-//0x06...32Gbit/die
-//0xff...NO_MEMORY
-
-//example 1 (8Gbit 2rank device)
-#define DBMEMCONF_DENS(ch,cs) (0x02)
-
-//example 2 (12Gbit 1rank device)
-//#define DBMEMCONF_DENS(ch,cs) (!(cs)? 0x03 : 0xff)
-
-//example 3 (8Gbit 2rank device + 8Gbit 1rank device)
-//#define DBMEMCONF_DENS(ch,cs) (!(ch)? 0x02 : !(cs)? 0x02 : 0xff)
-
-///////////////////////////////////////////////////////////
-//CLOCK DEFINITION
-//PLEASE DEFINE
-#if 0 //pre-define
-//example : 16.66MHz BRD_CLKx3=50  (md14,md13==0,0)
-//example : 20.00MHz BRD_CLKx3=60  (md14,md13==0,1)
-//example : 25.00MHz BRD_CLKx3=75  (md14,md13==1,0)
-//example : 33.33MHz BRD_CLKx3=100 (md14,md13==1,1)
-#define _def_BRD_CLKx3  50
-#else
-//judge by md14,md13 value (please specify 0)
-#define _def_BRD_CLKx3 0
-#endif
-
-#if 0 //pre-define
-//           16.66MHz 20.00MHz 25.00MHz 33.33MHz << board clk
-//DDR3200 :      0x5f     0x4f     0x3f    0x2f (md19,17==0,0)
-//DDR2800 :      0x53     0x45     0x37    0x29 (md19,17==0,1)
-//DDR2400 :      0x47     0x3b     0x2f    0x23 (md19,17==1,0)
-//DDR1600 :      0x2f     0x27     0x1f    0x17 (md19,17==1,1)
-#define _def_DDR_CLK 0x5f
-#else
-//judge by md19,md17 value (please specify 0)
-#define _def_DDR_CLK 0
-#endif
-///////////////////////////////////////////////////////////
-//REFRESH DEFINITION (DO NOT MODIFY)
-#if 0
-//define by TCK cycle
-//3200Mbps: 1890ns / 625ps = 3024 cycle
-//2800Mbps: 1890ns / 714ps = 2646 cycle
-//2400Mbps: 1890ns / 833ps = 2268 cycle
-//1600Mbps: 1890ns /1300ps = 1512 cycle
-#define _def_REFCYCLE  3024 
-#define _def_REFPERIOD  0	//in ns (30ns * 63)
-#else
-//calculated by PERIOD/TCK 
-//refcycle should be set as 0
-//period should be multiple of (period of board clk)
-#define _def_REFCYCLE      0
-#define _def_REFPERIOD  1890	//in ns (30ns * 63)
-#endif
-///////////////////////////////////////////////////////////
-//DO NOT TOUCH BELOW
-///////////////////////////////////////////////////////////
-#define DDRXXXX_CALC(tgt,boardclk,boardclkdiv) ((tgt)*(boardclkdiv)/(boardclk*2)-1)
-#define DDRXXXX_RECALC(freq,boardclk,boardclkdiv) (((freq)+1)*(boardclk*2)/(boardclkdiv))
-///
-#define DBMEMCONF_REG(d3,row,bank,col,dw) ((d3)<<30 | ((row)<<24) | ((bank)<<16) | ((col)<<8) | (dw))
-#define DBMEMCONF_REGD(density) (DBMEMCONF_REG((density)%2,((density)+1)/2+(29-3-10-2),3,10,2))
-#define DBMEMCONF_VAL(ch,cs) (DBMEMCONF_REGD(DBMEMCONF_DENS(ch,cs)))
-///////////////////////////////////////////////////////////
-#define	DDR_PHYVALID		0x03
-
-#define	DBSC_REFINTS			0x1		// 0: Average interval is REFINT. / 1: Average interval is 1/2 REFINT.
-
-#if 1	/* example */
-/* PMIC for BD9571MWV-M*/
-#include "iic_dvfs.h"	/* use i2c for dvfs driver */
-#define	PMIC_SLAVE_ADDR		(0x30U)
-#define	PMIC_BKUP_MODE_CNT	(0x20U)
-#define	BIT_BKUP_CTRL_OUT	((uint8_t)(1U << 4))
-#endif	/* example */
-
-#if 1
-#if 0	/* example */
-#define	GPIO_OUTDT1		0xE6051008
-#endif	/* example */
-#define	GPIO_INDT1		0xE605100C
-#define	BIT8			0x00000100
-#define	BIT9			0x00000200
-#define COLD_BOOT		0
-#define WARM_BOOT		1
-#define WARM_BOOT_TIMEOUT	2
-
-///////////////////////////////////////////////////////////
-/* add start */
-#define	RST_BASE				(0xE6160000U)
-#define	RST_MODEMR				(RST_BASE + 0x0060U)
-#define	CPG_BASE				(0xE6150000U)
-#define	CPG_PLLECR				(CPG_BASE + 0x00D0U)
-#define	CPG_CPGWPR				(CPG_BASE + 0x900U)
-#define	CPG_PLL3CR				(CPG_BASE + 0x0DCU)
-#define	CPG_SRCR4				(CPG_BASE + 0x0BCU)
-#define	CPG_SRSTCLR4				(CPG_BASE + 0x950U)
-///////////////////////////////////////////////////////////
-#endif
-
-#define DBSC_DBSYSCONF1			0xE6790004
-#define DBSC_DBPHYCONF0			0xE6790010
-#define DBSC_DBKIND			0xE6790020
-
-#define DBSC_DBMEMCONF_0_0		0xE6790030
-#define DBSC_DBMEMCONF_0_1		0xE6790034
-#define DBSC_DBMEMCONF_1_0		0xE6790040
-#define DBSC_DBMEMCONF_1_1		0xE6790044
-#define DBSC_DBMEMCONF_2_0		0xE6790050
-#define DBSC_DBMEMCONF_2_1		0xE6790054
-#define DBSC_DBMEMCONF_3_0		0xE6790060
-#define DBSC_DBMEMCONF_3_1		0xE6790064
-
-#define DBSC_DBMEMCONF_0_2		0xE6790038
-#define DBSC_DBMEMCONF_0_3		0xE679003C
-#define DBSC_DBMEMCONF_1_2		0xE6790048
-#define DBSC_DBMEMCONF_1_3		0xE679004C
-#define DBSC_DBMEMCONF_2_2		0xE6790058
-#define DBSC_DBMEMCONF_2_3		0xE679005C
-#define DBSC_DBMEMCONF_3_2		0xE6790068
-#define DBSC_DBMEMCONF_3_3		0xE679006C
-
-#define DBSC_DBMEMCONF(ch,cs)		(0xE6790030UL+0x10*ch+0x4*cs)
-
-#define DBSC_DBSTATE0			0xE6790108
-
-#define DBSC_DBACEN			0xE6790200
-#define DBSC_DBRFEN			0xE6790204
-#define DBSC_DBCMD			0xE6790208
-#define DBSC_DBWAIT			0xE6790210	//wait DBCMD 1=busy, 0=ready
-#define DBSC_DBSYSCTRL0			0xE6790280
-
-#define DBSC_DBTR0			0xE6790300
-#define DBSC_DBTR1			0xE6790304
-#define DBSC_DBTR3			0xE679030C
-#define DBSC_DBTR4			0xE6790310
-#define DBSC_DBTR5			0xE6790314
-#define DBSC_DBTR6			0xE6790318
-#define DBSC_DBTR7			0xE679031C
-#define DBSC_DBTR8			0xE6790320
-#define DBSC_DBTR9			0xE6790324
-#define DBSC_DBTR10			0xE6790328
-#define DBSC_DBTR11			0xE679032C
-#define DBSC_DBTR12			0xE6790330
-#define DBSC_DBTR13			0xE6790334
-#define DBSC_DBTR14			0xE6790338
-#define DBSC_DBTR15			0xE679033C
-#define DBSC_DBTR16			0xE6790340
-#define DBSC_DBTR17			0xE6790344
-#define DBSC_DBTR18			0xE6790348
-#define DBSC_DBTR19			0xE679034C
-#define DBSC_DBTR20			0xE6790350
-#define DBSC_DBTR21			0xE6790354
-#define DBSC_DBTR22			0xE6790358
-#define DBSC_DBTR23			0xE679035C
-#define DBSC_DBTR24			0xE6790360
-#define DBSC_DBTR25			0xE6790364
-
-#define DBSC_DBBL			0xE6790400
-
-#define DBSC_DBRFCNF1			0xE6790414
-#define DBSC_DBRFCNF2			0xE6790418
-
-#define DBSC_DBRNK0			0xE6790430
-#define DBSC_DBRNK1			0xE6790434
-#define DBSC_DBRNK2			0xE6790438
-#define DBSC_DBRNK3			0xE679043C
-#define DBSC_DBRNK4			0xE6790440
-#define DBSC_DBRNK5			0xE6790444
-#define DBSC_DBRNK6			0xE6790448
-
-#define DBSC_DBADJ0			0xE6790500
-#define DBSC_DBADJ2			0xE6790508
-#define DBSC_DBDBICNT			0xE6790518
-
-#define DBSC_DBDFIPMSTRCNF		0xE6790520
-
-#define DBSC_DBPDLK_0			0xE6790620
-#define DBSC_DBPDLK_1			0xE6790660
-#define DBSC_DBPDLK_2			0xE67906a0
-#define DBSC_DBPDLK_3			0xE67906e0
-
-#define DBSC_INITCOMP_0			0xE6790600
-#define DBSC_INITCOMP_1			0xE6790640
-#define DBSC_INITCOMP_2			0xE6790680
-#define DBSC_INITCOMP_3			0xE67906C0
-
-#define DBSC_DBDFICNT_0			0xE6790604
-#define DBSC_DBDFICNT_1			0xE6790644
-#define DBSC_DBDFICNT_2			0xE6790684
-#define DBSC_DBDFICNT_3			0xE67906C4
-
-#define DBSC_DBPDCNT0_0			0xE6790610
-#define DBSC_DBPDCNT0_1			0xE6790650
-#define DBSC_DBPDCNT0_2			0xE6790690
-#define DBSC_DBPDCNT0_3			0xE67906D0
-
-#define DBSC_DBPDCNT_0			0xE679061C
-#define DBSC_DBPDCNT_1			0xE679065C
-#define DBSC_DBPDCNT_2			0xE679069C
-#define DBSC_DBPDCNT_3			0xE67906DC
-
-#define DBSC_DBPDRGA_0			0xE6790624
-#define DBSC_DBPDRGD_0			0xE6790628
-#define DBSC_DBPDRGA_1			0xE6790664
-#define DBSC_DBPDRGD_1			0xE6790668
-#define DBSC_DBPDRGA_2			0xE67906A4
-#define DBSC_DBPDRGD_2			0xE67906A8
-#define DBSC_DBPDRGA_3			0xE67906E4
-#define DBSC_DBPDRGD_3			0xE67906E8
-#define DBSC_DBPDRGA(ch)		(0xE6790624UL+0x40*(ch))
-#define DBSC_DBPDRGD(ch)		(0xE6790628UL+0x40*(ch))
-
-#define DBSC_DBPDSTAT_0			0xE6790630
-#define DBSC_DBPDSTAT_1			0xE6790670
-#define DBSC_DBPDSTAT_2			0xE67906B0
-#define DBSC_DBPDSTAT_3			0xE67906F0
-#define DBSC_DBPDSTAT(ch)		(0xE6790630UL+0x40*(ch))
-
-#define DBSC_DBBUS0CNF0			0xE6790800
-#define DBSC_DBBUS0CNF1			0xE6790804
-
-#define DBSC_DBCAM0CNF0			0xE6790900
-#define DBSC_DBCAM0CNF1			0xE6790904
-#define DBSC_DBCAM0CNF2			0xE6790908
-#define DBSC_DBCAM0CNF3			0xE679090C
-#define DBSC_DBBCAMDIS			0xE67909FC
-#define DBSC_DBSCHCNT0			0xE6791000
-#define DBSC_DBSCHCNT1			0xE6791004
-#define DBSC_DBSCHSZ0			0xE6791010
-#define DBSC_DBSCHRW0			0xE6791020
-#define DBSC_DBSCHRW1			0xE6791024
-
-#define DBSC_DBSCHQOS_0_0		0xE6791030
-#define DBSC_DBSCHQOS_0_1		0xE6791034
-#define DBSC_DBSCHQOS_0_2		0xE6791038
-#define DBSC_DBSCHQOS_0_3		0xE679103C
-#define DBSC_DBSCHQOS_4_0		0xE6791070
-#define DBSC_DBSCHQOS_4_1		0xE6791074
-#define DBSC_DBSCHQOS_4_2		0xE6791078
-#define DBSC_DBSCHQOS_4_3		0xE679107C
-#define DBSC_DBSCHQOS_9_0		0xE67910C0
-#define DBSC_DBSCHQOS_9_1		0xE67910C4
-#define DBSC_DBSCHQOS_9_2		0xE67910C8
-#define DBSC_DBSCHQOS_9_3		0xE67910CC
-#define DBSC_DBSCHQOS_13_0		0xE6791100
-#define DBSC_DBSCHQOS_13_1		0xE6791104
-#define DBSC_DBSCHQOS_13_2		0xE6791108
-#define DBSC_DBSCHQOS_13_3		0xE679110C
-#define DBSC_DBSCHQOS_14_0		0xE6791110
-#define DBSC_DBSCHQOS_14_1		0xE6791114
-#define DBSC_DBSCHQOS_14_2		0xE6791118
-#define DBSC_DBSCHQOS_14_3		0xE679111C
-#define DBSC_DBSCHQOS_15_0		0xE6791120
-#define DBSC_DBSCHQOS_15_1		0xE6791124
-#define DBSC_DBSCHQOS_15_2		0xE6791128
-#define DBSC_DBSCHQOS_15_3		0xE679112C
-
-#define DBSC_DBSCTR0			0xE6791700
-#define DBSC_DBSCTR1			0xE6791708
-#define DBSC_DBSCHRW2			0xE679170C
-
-#define DBSC_SCFCTST0			0xE6791700	//Schedule timing setting register 0
-#define DBSC_SCFCTST1			0xE6791708	//Schedule timing setting register 1
-#define DBSC_SCFCTST2			0xE679170C	//Schedule timing setting register 2
-
-#define DBSC_DBMRRDR(ch)		(0xE6791800UL+0x4*(ch))
-#define DBSC_DBMRRDR_0			0xE6791800
-#define DBSC_DBMRRDR_1			0xE6791804
-#define DBSC_DBMRRDR_2			0xE6791808
-#define DBSC_DBMRRDR_3			0xE679180C
-
-#define DBSC_DBMEMSWAPCONF0		0xE6792000
-
-#define DBSC_DBMONCONF4			0xE6793010
-
-#define DBSC_PLL_LOCK(ch)		(0xE6794054UL+0x100*(ch))
-#define DBSC_PLL_LOCK_0			0xE6794054
-#define DBSC_PLL_LOCK_1			0xE6794154
-#define DBSC_PLL_LOCK_2			0xE6794254
-#define DBSC_PLL_LOCK_3			0xE6794354
-
-#define DBSC_DBTSTCONF1			0xE6794804
-	
-#define DBSC_FREQ_CHG_ACK_0		0xE6790618
-#define DBSC_FREQ_CHG_ACK_1		0xE6790658
-#define DBSC_FREQ_CHG_ACK_2		0xE6790698
-#define DBSC_FREQ_CHG_ACK_3		0xE67906D8
-
-#define DBSC_DFI_FREQ_0			0xE6790614
-#define DBSC_DFI_FREQ_1			0xE6790654
-#define DBSC_DFI_FREQ_2			0xE6790694
-#define DBSC_DFI_FREQ_3			0xE67906D4
-
-#include "init_dram_tbl_m3_es10.h"
-uint32_t BRD_CLKx3;
-uint32_t DDR1600_CLK;
-uint32_t DDR2400_CLK;
-uint32_t DDR2800_CLK;
-uint32_t DDR3200_CLK;
-uint32_t DDR_CLK;
-uint32_t _cnf_DDR_PHY_SLICE_REGSET[128][2];
-uint32_t _cnf_DDR_PHY_ADR_V_REGSET[128][2];
-uint32_t _cnf_DDR_PHY_ADR_I_REGSET[128][2];
-uint32_t _cnf_DDR_PHY_ADR_G_REGSET[128][2];
-uint32_t _cnf_DDR_PI_REGSET[255 +1][2];
-static uint32_t InitDDR_start(uint32_t freq);
-static void SoftDelay_ddr(uint32_t loop);
-static inline void dsb_sev(void);
-static uint32_t PLL3_MODE;
-uint32_t InitResetCount;
-uint32_t PadCalFailCount;
-uint32_t TrainingFailCount;
-static inline uint32_t PLL3_FREQ_01();
-static inline uint32_t PLL3_FREQ_10();
-static inline uint32_t PLL3_FREQ(uint32_t freq_flag_b,uint32_t freq_flag_a);
-static void WaitDBCMD(void);
-static void SendDBCMD(uint32_t cmd);
-static void REG_DDRPHY_WRITE_A ( uint32_t regadd, uint32_t regdata);
-static void REG_DDRPHY_WRITE ( uintptr_t phyno, uint32_t regadd, uint32_t regdata);
-static uint32_t REG_DDRPHY_READ ( uintptr_t phyno, uint32_t regadd);
-static void change_lpddr4_en(uintptr_t phychno, uint32_t mode);
-static void pvt_dbsc_regset(uint32_t freq);
-static void mode_register_set(uint32_t freq,uintptr_t phychno,uint32_t mr13_val,uint32_t postflag);
-
-
-#ifdef DDR_BACKUPMODE
-#if 0	/* example */
-extern uint32_t ddrBackup;		//0:ColdBoot, 1:WarmBoot(DDR-BackUp), 2:WarmBoot Timeout Error
-#else	/* example */
-uint32_t ddrBackup;		//0:ColdBoot, 1:WarmBoot(DDR-BackUp), 2:WarmBoot Timeout Error
-#endif	/* example */
-#endif
-
-
-static inline void ResetDram()
-{
- *((volatile uint32_t*)CPG_CPGWPR) = ~0x40000000;
- dsb_sev();
- *((volatile uint32_t*)CPG_SRCR4) = 0x40000000;
- *((volatile uint32_t*)CPG_SRSTCLR4) = 0x40000000;
- dsb_sev();
-}
-static void SoftDelay_ddr(uint32_t loop)
-{
- volatile uint32_t i;
- for(i=0;i<(loop*2);i++){};
-}
-static inline void dsb_sev(void)
-{
- __asm__ __volatile__ ("dsb sy");
-}
-static inline void ddrphy_regif_wa()
-{
- *((volatile uint32_t*)(DBSC_DBPDRGA_0)) = 0x02A9;
- *((volatile uint32_t*)(DBSC_DBPDRGA_1)) = 0x02A9;
- dsb_sev();
-}
-static void SendDBCMD(uint32_t cmd)
-{
- uint32_t dataL;
- uint32_t count;
- count=0;
- dataL = *((volatile uint32_t*)DBSC_DBCMD);
- dsb_sev();
- while(1)
- {
-  dataL = *((volatile uint32_t*)DBSC_DBWAIT);
-  dsb_sev();
-  if((dataL & 0x00000001) == 0x0) break;
-  count++;
- }
- *((volatile uint32_t*)DBSC_DBCMD) = cmd;
- dsb_sev();
-}
-static void WaitDBCMD(void)
-{
- uint32_t dataL;
- dataL = *((volatile uint32_t*)DBSC_DBCMD);
- dsb_sev();
- while(1)
- {
-  dataL = *((volatile uint32_t*)DBSC_DBWAIT);
-  dsb_sev();
-  if((dataL & 0x00000001) == 0x0) break;
- }
-}
-static uint32_t REG_DDRPHY_READ ( uintptr_t phyno, uint32_t regadd)
-{
- uint32_t val,loop;
- *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno)) = regadd;
- dsb_sev();
- val = *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno));
- dsb_sev();
- for(loop=0;loop<(PLL3_MODE?1:8);loop++){
-  val = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
-  dsb_sev();
- }
- (void)val;
- return val ;
-}
-static void REG_DDRPHY_WRITE ( uintptr_t phyno, uint32_t regadd, uint32_t regdata)
-{
- uint32_t val,loop;
- *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno)) = regadd;
- dsb_sev();
- *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno)) = regdata;
- dsb_sev();
- for(loop=0;loop<(PLL3_MODE?1:30);loop++){
-  val = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno));
-  dsb_sev();
- }
- (void)val;
-}
-static void REG_DDRPHY_WRITE_A ( uint32_t regadd, uint32_t regdata)
-{
- uint32_t val,loop;
- uintptr_t phyno;
- for(phyno=0;phyno<DRAM_CH_CNT;phyno++)
-  *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x40 * phyno)) = regadd;
- dsb_sev();
- for(phyno=0;phyno<DRAM_CH_CNT;phyno++)
-  *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * phyno)) = regdata;
- dsb_sev();
- for(loop=0;loop<(PLL3_MODE?1:30);loop++){
-  val = *((volatile uint32_t*)(DBSC_DBPDRGD_0 + 0x40 * (phyno-1)));
-  dsb_sev();
- }
- (void)val;
-}
-static void _TBLCOPY(uint32_t to[][2], const uint32_t from[][2]){
- uint32_t i,tmp;
- i=0;
- while(1){
-  tmp=to[i][0]=from[i][0];
-  to[i][1]=from[i][1];
-  if(tmp==0xffffffff)break;
-  i++;
- }
-}
-static uint32_t REG_DDRTBL_READ(uint32_t tbl[][2], uint32_t a){
- uint32_t i,tmp;
- i=0;
- tmp=0;
- while(tmp!=0xffffffff) {
-  tmp=tbl[i][0];
-  if(tmp==a)return tbl[i][1];
-  i++;
- }
- NOTICE("REG_DDRTBL_READ: REGADD=%08x not found\n",a);
- while(1);
-}
-static void REG_DDRTBL_WRITE(uint32_t tbl[][2], uint32_t a,uint32_t d){
- uint32_t i,tmp;
- i=0;
- tmp=0;
- while(tmp!=0xffffffff) {
-  tmp=tbl[i][0];
-  if(tmp==a){
-   tbl[i][1]=d;
-   return;
-  }
-  i++;
- };
- NOTICE("REG_DDRTBL_WRITE: REGADD=%08x not found\n",a);
- while(1);
-}
-static void REG_DDRTBL_MOD(uint32_t tbl[][2], uint32_t a,uint32_t mask, uint32_t d){
- uint32_t i,tmp;
- i=0;
- tmp=0;
- while(tmp!=0xffffffff) {
-  tmp=tbl[i][0];
-  if(tmp==a){
-   tbl[i][1]=(tbl[i][1]&~mask)| (d&mask);
-   return;
-  }
-  i++;
- };
- NOTICE("REG_DDRTBL_MOD: REGADD=%08x not found\n",a);
- while(1);
-}
-uint32_t ddr_density[DRAM_CH_CNT][4];
-static void DDR_CHK(void){
- uint32_t DBTR0_BAK;
- uint32_t DBTR16_BAK;
- uint32_t ch,cs,slice,i;
- uint32_t dataL;
- uint32_t ddr_density_e1[DRAM_CH_CNT*2][2];
- uint32_t ddr_density_e2[DRAM_CH_CNT*2][2];
- uint32_t ddr_density_tp[DRAM_CH_CNT*2][2];
- for(cs=0;cs<2;cs++){
-  for(ch=0;ch<DRAM_CH_CNT*2;ch++){
-   ddr_density_tp[ch][cs]=0x0;
-   ddr_density_e1[ch][cs]=0x0;
-   ddr_density_e2[ch][cs]=0x0;
-  }
- }
- DBTR0_BAK = *((volatile uint32_t*)DBSC_DBTR0);
- DBTR16_BAK = *((volatile uint32_t*)DBSC_DBTR16);
- *((volatile uint32_t*)DBSC_DBTR0) = 0x00000006;
- *((volatile uint32_t*)DBSC_DBTR16) = 0x001f0406 | (((5)&0xff)<<24);
- for(ch=0;ch<DRAM_CH_CNT;ch++){
-  for(slice=0;slice<4;slice++){
-   REG_DDRPHY_WRITE(ch,0x0806+0x80*slice,REG_DDRPHY_READ(ch,0x806+0x80*slice) & 0xff000000);
-   REG_DDRPHY_WRITE(ch, 0x820+0x80*slice,REG_DDRPHY_READ(ch,0x820+0x80*slice)|0xFF000000);
-  }
- }
- for(cs=0;cs<2;cs++){
- for(i=0;i<4;i++){
-  for(ch=0;ch<DRAM_CH_CNT;ch++)
-   SendDBCMD(0x0F000C00 | (ch<<20) | (cs<<16));
-  WaitDBCMD();
-  for (ch=0;ch<DRAM_CH_CNT*2;ch++) {
-   dataL = (*((volatile uint32_t*)DBSC_DBMRRDR(ch)) >> (cs*8))&0xff;
-   if(dataL!=0x4d){
-    ddr_density_tp[ch][cs]=0xff;
-    ddr_density_e1[ch][cs]++;
-   }
-  }
-  for(ch=0;ch<DRAM_CH_CNT;ch++)
-   SendDBCMD(0x0F000800 | (ch<<20) | (cs<<16));
-  WaitDBCMD();
-  for (ch=0;ch<DRAM_CH_CNT*2;ch++) {
-   dataL = ((*((volatile uint32_t*)DBSC_DBMRRDR(ch)) >> (cs*8))&0xff)>>2;
-   if(ddr_density_tp[ch][cs]==0xff || (i>0 && (ddr_density_tp[ch][cs]!=dataL))){
-    ddr_density_e2[ch][cs]++;
-    ddr_density_tp[ch][cs]=0xff;
-   } else {
-    ddr_density_tp[ch][cs]=dataL;
-   }
-  }
- }
- }
- for(ch=0;ch<DRAM_CH_CNT;ch++){
-  for(slice=0;slice<4;slice++){
-   REG_DDRPHY_WRITE(ch,0x0806+0x80*slice,(REG_DDRPHY_READ(ch,0x806+0x80*slice) & 0xff000000) | (0x006E6E0E) | 0x02000000);
-  }
- }
- *((volatile uint32_t*)DBSC_DBTR0) = DBTR0_BAK;
- *((volatile uint32_t*)DBSC_DBTR16) = DBTR16_BAK;
- for(ch=0;ch<DRAM_CH_CNT;ch++){
-  for(cs=0;cs<2;cs++){
-   ddr_density[ch][cs] = ddr_density_tp[ch*2+0][cs];
-   ddr_density[ch][cs+2] = ddr_density_tp[ch*2+1][cs];
-  }
-  for(cs=0;cs<2;cs++){
-   if(ddr_density[ch][cs]==0xff){
-    dataL=ddr_density[ch][cs];
-    ddr_density[ch][cs]=ddr_density[ch][cs+2];
-    ddr_density[ch][cs+2]=dataL;
-   }
-  }
- }
-}
-static void change_lpddr4_en(uintptr_t phychno, uint32_t mode)
-{
- uint32_t i,from,to;
- uint32_t set,clr;
- uint32_t dataL;
- uint32_t addr;
- if(phychno>=2)
- {
-  from=0; to=1;
- }
- else
- {
-  from=phychno; to=phychno;
- }
- for(i=from;i<=to;i++)
- {
-  set = 1ULL <<14;
-  clr = ~set;
-  if(!mode)
-  {
-   set = 0;
-  };
-  addr=0x0BA0; REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
-  addr=0x0BA1; REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
-  addr=0x0BA7; REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
-  addr=0x0BAB; REG_DDRPHY_WRITE(i,addr,dataL=((REG_DDRPHY_READ(i,addr)&clr)|set) );
- }
- ddrphy_regif_wa();
-}
-static void pvt_dbsc_regset(uint32_t freq)
-{
- *((volatile uint32_t*)DBSC_DBPDCNT0_0) = 0x00;
- *((volatile uint32_t*)DBSC_DBPDCNT0_1) = 0x00;
- *((volatile uint32_t*)DBSC_DBSTATE0) = 0x00000010;
- *((volatile uint32_t*)DBSC_DBKIND) = 0x0000000a;
- *((volatile uint32_t*)DBSC_DBBL) = 0x00000002;
- {
-  uint32_t ch,cs;
-  for(ch=0;ch<DRAM_CH_CNT;ch++)
-   for(cs=0;cs<4;cs++)
-    *((volatile uint32_t*)DBSC_DBMEMCONF(ch,cs)) = DBMEMCONF_REGD(0);
- }
- *((volatile uint32_t*)DBSC_DBPHYCONF0) = 0x00000001;
- if(freq>DDR3200_CLK && 0)
- {
-  *((volatile uint32_t*)DBSC_DBTR0) = 0x00000020;
-  *((volatile uint32_t*)DBSC_DBTR1) = 0x0000000e;
-  *((volatile uint32_t*)DBSC_DBTR3) = 0x00000022;
-  *((volatile uint32_t*)DBSC_DBTR4) = 0x00280022;
-  *((volatile uint32_t*)DBSC_DBTR5) = 0x00000071;
-  *((volatile uint32_t*)DBSC_DBTR6) = 0x0000004f;
-  *((volatile uint32_t*)DBSC_DBTR7) = 0x00130013;
-  *((volatile uint32_t*)DBSC_DBTR8) = 0x0000004B;
-  *((volatile uint32_t*)DBSC_DBTR9) = 0x0000000E;
-  *((volatile uint32_t*)DBSC_DBTR10) = 0x00000023;
-  *((volatile uint32_t*)DBSC_DBTR11) = 0x00000026;
-  *((volatile uint32_t*)DBSC_DBTR12) = 0x002A002A;
-  *((volatile uint32_t*)DBSC_DBTR13) = 0x00900120;
-  *((volatile uint32_t*)DBSC_DBTR14) = 0x000c000c;
-  *((volatile uint32_t*)DBSC_DBTR15) = 0x001e000c;
-  *((volatile uint32_t*)DBSC_DBTR16) = (0x0d1f0c0e);
-  *((volatile uint32_t*)DBSC_DBTR17) = 0x080a0004;
-  *((volatile uint32_t*)DBSC_DBTR18) = 0x00000000;
-  *((volatile uint32_t*)DBSC_DBTR19) = 0x00000000;
-  *((volatile uint32_t*)DBSC_DBTR20) = 0x012c012c;
-  *((volatile uint32_t*)DBSC_DBTR21) = (8) |((8)<<16);
-  *((volatile uint32_t*)DBSC_DBTR22) = 0x06400030;
-  *((volatile uint32_t*)DBSC_DBTR23) = 0x00000002;
-  *((volatile uint32_t*)DBSC_DBTR24) = (0x06100509);
- }
- else if(freq>DDR2800_CLK || 1)
- {
-  *((volatile uint32_t*)DBSC_DBTR0) = 0x00000020;
-  *((volatile uint32_t*)DBSC_DBTR1) = 0x0000000e;
-  *((volatile uint32_t*)DBSC_DBTR3) = 0x0000001d;
-  *((volatile uint32_t*)DBSC_DBTR4) = 0x0022001d;
-  *((volatile uint32_t*)DBSC_DBTR5) = 0x00000060;
-  *((volatile uint32_t*)DBSC_DBTR6) = 0x00000044;
-  *((volatile uint32_t*)DBSC_DBTR7) = 0x00100010;
-  *((volatile uint32_t*)DBSC_DBTR8) = 0x00000040;
-  *((volatile uint32_t*)DBSC_DBTR9) = 0x0000000c;
-  *((volatile uint32_t*)DBSC_DBTR10) = 0x0000001d;
-  *((volatile uint32_t*)DBSC_DBTR11) = 0x00000025;
-  *((volatile uint32_t*)DBSC_DBTR12) = 0x00270027;
-  *((volatile uint32_t*)DBSC_DBTR13) = 0x00900120;
-  *((volatile uint32_t*)DBSC_DBTR14) = 0x000c000c;
-  *((volatile uint32_t*)DBSC_DBTR15) = 0x001e000c;
-  *((volatile uint32_t*)DBSC_DBTR16) = (0x0d1f0c0e);
-  *((volatile uint32_t*)DBSC_DBTR17) = 0x080a0004;
-  *((volatile uint32_t*)DBSC_DBTR18) = 0x00000000;
-  *((volatile uint32_t*)DBSC_DBTR19) = 0x00000000;
-  *((volatile uint32_t*)DBSC_DBTR20) = 0x012c012c;
-  *((volatile uint32_t*)DBSC_DBTR21) = (8) |((8)<<16);
-  *((volatile uint32_t*)DBSC_DBTR22) = 0x06400030;
-  *((volatile uint32_t*)DBSC_DBTR23) = 0x00000002;
-  *((volatile uint32_t*)DBSC_DBTR24) = (0x06100509);
- }
- else if(freq>DDR2400_CLK)
- {
-  *((volatile uint32_t*)DBSC_DBTR0) = 0x0000001c;
-  *((volatile uint32_t*)DBSC_DBTR1) = 0x0000000e;
-  *((volatile uint32_t*)DBSC_DBTR3) = 0x0000001a;
-  *((volatile uint32_t*)DBSC_DBTR4) = 0x001e001a;
-  *((volatile uint32_t*)DBSC_DBTR5) = 0x00000055;
-  *((volatile uint32_t*)DBSC_DBTR6) = 0x0000003b;
-  *((volatile uint32_t*)DBSC_DBTR7) = 0x000f000f;
-  *((volatile uint32_t*)DBSC_DBTR8) = 0x00000039;
-  *((volatile uint32_t*)DBSC_DBTR9) = 0x0000000c;
-  *((volatile uint32_t*)DBSC_DBTR10) = 0x0000001E;
-  *((volatile uint32_t*)DBSC_DBTR11) = 0x00000022;
-  *((volatile uint32_t*)DBSC_DBTR12) = 0x00260026;
-  *((volatile uint32_t*)DBSC_DBTR13) = 0x007f00fd;
-  *((volatile uint32_t*)DBSC_DBTR14) = 0x000c000c;
-  *((volatile uint32_t*)DBSC_DBTR15) = 0x0016000b;
-  *((volatile uint32_t*)DBSC_DBTR16) = (0x0d1f0c0e);
-  *((volatile uint32_t*)DBSC_DBTR17) = 0x0c0f0020;
-  *((volatile uint32_t*)DBSC_DBTR18) = 0x00000000;
-  *((volatile uint32_t*)DBSC_DBTR19) = 0x00000000;
-  *((volatile uint32_t*)DBSC_DBTR20) = 0x01070107;
-  *((volatile uint32_t*)DBSC_DBTR21) = (8) |((8)<<16);
-  *((volatile uint32_t*)DBSC_DBTR22) = 0x06400030;
-  *((volatile uint32_t*)DBSC_DBTR23) = 0x00000002;
-  *((volatile uint32_t*)DBSC_DBTR24) = (0x06100509);
- }
- else if(freq>DDR1600_CLK)
- {
-  *((volatile uint32_t*)DBSC_DBTR0) = 0x00000018;
-  *((volatile uint32_t*)DBSC_DBTR1) = 0x0000000c;
-  *((volatile uint32_t*)DBSC_DBTR3) = 0x00000016;
-  *((volatile uint32_t*)DBSC_DBTR4) = 0x001a0016;
-  *((volatile uint32_t*)DBSC_DBTR5) = 0x00000049;
-  *((volatile uint32_t*)DBSC_DBTR6) = 0x00000033;
-  *((volatile uint32_t*)DBSC_DBTR7) = 0x000d000d;
-  *((volatile uint32_t*)DBSC_DBTR8) = 0x00000031;
-  *((volatile uint32_t*)DBSC_DBTR9) = 0x0000000a;
-  *((volatile uint32_t*)DBSC_DBTR10) = 0x00000016;
-  *((volatile uint32_t*)DBSC_DBTR11) = 0x0000001c;
-  *((volatile uint32_t*)DBSC_DBTR12) = 0x00220022;
-  *((volatile uint32_t*)DBSC_DBTR13) = 0x006d00d9;
-  *((volatile uint32_t*)DBSC_DBTR14) = 0x000a000a;
-  *((volatile uint32_t*)DBSC_DBTR15) = 0x0013000c;
-  *((volatile uint32_t*)DBSC_DBTR16) = (0x0d1f0c0e);
-  *((volatile uint32_t*)DBSC_DBTR17) = 0x080a0004;
-  *((volatile uint32_t*)DBSC_DBTR18) = 0x00000000;
-  *((volatile uint32_t*)DBSC_DBTR19) = 0x00000000;
-  *((volatile uint32_t*)DBSC_DBTR20) = 0x00e200e2;
-  *((volatile uint32_t*)DBSC_DBTR21) = (8) |((8)<<16);
-  *((volatile uint32_t*)DBSC_DBTR22) = 0x04b10025;
-  *((volatile uint32_t*)DBSC_DBTR23) = 0x00000002;
-  *((volatile uint32_t*)DBSC_DBTR24) = (0x06100509);
- }
- else
- {
-  *((volatile uint32_t*)DBSC_DBTR0) = 0x0000000e;
-  *((volatile uint32_t*)DBSC_DBTR1) = 0x0000000c;
-  *((volatile uint32_t*)DBSC_DBTR3) = 0x0000000f;
-  *((volatile uint32_t*)DBSC_DBTR4) = 0x0011000f;
-  *((volatile uint32_t*)DBSC_DBTR5) = 0x00000030;
-  *((volatile uint32_t*)DBSC_DBTR6) = 0x00000022;
-  *((volatile uint32_t*)DBSC_DBTR7) = 0x00080008;
-  *((volatile uint32_t*)DBSC_DBTR8) = 0x00000020;
-  *((volatile uint32_t*)DBSC_DBTR9) = 0x00000006;
-  *((volatile uint32_t*)DBSC_DBTR10) = 0x0000000f;
-  *((volatile uint32_t*)DBSC_DBTR11) = 0x00000011;
-  *((volatile uint32_t*)DBSC_DBTR12) = 0x001D001D;
-  *((volatile uint32_t*)DBSC_DBTR13) = 0x00480090;
-  *((volatile uint32_t*)DBSC_DBTR14) = 0x00060006;
-  *((volatile uint32_t*)DBSC_DBTR15) = 0x000c0006;
-  *((volatile uint32_t*)DBSC_DBTR16) = (0x0d1f0c0e);
-  *((volatile uint32_t*)DBSC_DBTR17) = 0x080a0004;
-  *((volatile uint32_t*)DBSC_DBTR18) = 0x00000000;
-  *((volatile uint32_t*)DBSC_DBTR19) = 0x00000000;
-  *((volatile uint32_t*)DBSC_DBTR20) = 0x00b00096;
-  *((volatile uint32_t*)DBSC_DBTR21) = (8) |((8)<<16);
-  *((volatile uint32_t*)DBSC_DBTR22) = 0x03200018;
-  *((volatile uint32_t*)DBSC_DBTR23) = 0x00000002;
-  *((volatile uint32_t*)DBSC_DBTR24) = (0x06100509);
- }
- *((volatile uint32_t*)DBSC_DBTR16) = (0x0d1f0c0e);
- *((volatile uint32_t*)DBSC_DBRNK0) = 0x00000000;
- *((volatile uint32_t*)DBSC_DBRNK1) = 0x00000000;
- *((volatile uint32_t*)DBSC_DBRNK2) = ( ((((0x8888)>>0)&0xf)<<12) | ((((0x8888)>>0)&0xf)<<8) | ((((0x8888)>>0)&0xf)<<4) | (((0x8888)>>0)&0xf));
- *((volatile uint32_t*)DBSC_DBRNK3) = ( ((((0x8888)>>4)&0xf)<<12) | ((((0x8888)>>4)&0xf)<<8) | ((((0x8888)>>4)&0xf)<<4) | (((0x8888)>>4)&0xf));
- *((volatile uint32_t*)DBSC_DBRNK4) = ( ((((0x8888)>>8)&0xf)<<12) | ((((0x8888)>>8)&0xf)<<8) | ((((0x8888)>>8)&0xf)<<4) | (((0x8888)>>8)&0xf));
- *((volatile uint32_t*)DBSC_DBRNK5) = ( ((((0x8888)>>12)&0xf)<<12) | ((((0x8888)>>12)&0xf)<<8) | ((((0x8888)>>12)&0xf)<<4) | (((0x8888)>>12)&0xf));
- *((volatile uint32_t*)DBSC_DBRNK6) = 0x00000000;
- *((volatile uint32_t*)DBSC_DBADJ0) = 0x00000000;
- *((volatile uint32_t*)DBSC_DBADJ2) = 0x00000000;
- *((volatile uint32_t*)DBSC_DBSYSCONF1) = 0x00000002;
- *((volatile uint32_t*)DBSC_DBCAM0CNF1) = 0x00044218;
- *((volatile uint32_t*)DBSC_DBCAM0CNF2) = 0x00000284;
- if(freq>DDR3200_CLK || 1)
- {
-  *((volatile uint32_t*)DBSC_SCFCTST0) = 0x18030d09;
-  *((volatile uint32_t*)DBSC_SCFCTST1) = 0x090a080c;
- }
- else if(freq>DDR2800_CLK)
- {
-  *((volatile uint32_t*)DBSC_SCFCTST0) = 0x18030d09;
-  *((volatile uint32_t*)DBSC_SCFCTST1) = 0x090a080c;
- }
- else if(freq>DDR2400_CLK)
- {
-  *((volatile uint32_t*)DBSC_SCFCTST0) = 0x180b1408;
-  *((volatile uint32_t*)DBSC_SCFCTST1) = 0x0a0b080C;
- }
- else if(freq>DDR1600_CLK)
- {
-  *((volatile uint32_t*)DBSC_SCFCTST0) = 0x180B1708;
-  *((volatile uint32_t*)DBSC_SCFCTST1) = 0x0808070C;
- }
- else
- {
-  *((volatile uint32_t*)DBSC_SCFCTST0) = 0x0c020905;
-  *((volatile uint32_t*)DBSC_SCFCTST1) = 0x0508040C;
- }
- *((volatile uint32_t*)DBSC_DBMONCONF4 ) = 0x00700000 | (*((volatile uint32_t*)DBSC_DBMONCONF4 ));
- if((1)){
-  *((volatile uint32_t*)DBSC_DBTR16) = *((volatile uint32_t*)DBSC_DBTR16)-0x0101;
-  *((volatile uint32_t*)DBSC_DBTR24) = *((volatile uint32_t*)DBSC_DBTR24)-0x0001;
- }
-}
-static void mode_register_set(uint32_t freq,uintptr_t phychno,uint32_t mr13_val,uint32_t postflag)
-{
- uint32_t DDR_MR1, DDR_MR2;
- SendDBCMD(0x0e040d00|(0x00100000 * phychno)|mr13_val);
- if(0 && freq>DDR3200_CLK){
-  DDR_MR1 = 0xe4;
-  DDR_MR2 = (2) ? 0x36 :
-       0x37 ;
- } else if(1 || freq>DDR2400_CLK) {
-  DDR_MR1 = 0xd4;
-  DDR_MR2 = (2) ? 0x2d :
-       0x2e ;
- } else if(freq>DDR1600_CLK) {
-  DDR_MR1 = 0xc4;
-  DDR_MR2 = 0x24;
- } else {
-  DDR_MR1 = 0xa4;
-  DDR_MR2 = 0x52;
- }
- SendDBCMD(0x0e040100|(0x00100000 * phychno)|DDR_MR1);
- SendDBCMD(0x0e040200|(0x00100000 * phychno)|DDR_MR2);
- if((postflag && ((2)==2)) || ((2)==1)) {
-  SendDBCMD(0x0e040300|(0x00100000 * phychno)|0x31|0xC0);
- } else {
-  SendDBCMD(0x0e040300|(0x00100000 * phychno)|0x31);
- }
- if((postflag == 1) && (0)){
- } else {
-  SendDBCMD(0x0e040b00|(0x00100000 * phychno)|(0x36));
-  SendDBCMD(0x0e040c00|(0x00100000 * phychno)|(0x11));
-  SendDBCMD(0x0e040e00|(0x00100000 * phychno)|(0x11));
- }
- SendDBCMD(0x0e041600|(0x00100000 * phychno)|0x16);
-}
-static inline uint32_t PLL3_FREQ_01()
-{
- uint32_t dataL;
- uint32_t count;
- count = 100000;
- do {
-  dataL = (*((volatile uint32_t*)DBSC_DBPDSTAT_0)) &
-   (*((volatile uint32_t*)DBSC_DBPDSTAT_1)) & 0x00000001;
-  count = count -1;
- } while( (dataL!=0x00000001) & (count !=0));
- if(count == 0) {
-  NOTICE("PLL3_FREQ_01:Time out[1]");
-  return (1);
- }
- *((volatile uint32_t*)CPG_CPGWPR) = ~(0x001f001f);
- *((volatile uint32_t*)CPG_PLLECR) = 0x001f001f ;
- PLL3_MODE=1;
- dsb_sev();
- do {
-  dataL=*((volatile uint32_t*)CPG_PLLECR);
- } while( (dataL&0x1f00)!=0x1f00 );
- SoftDelay_ddr(1000);
- *((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x01000010;
- *((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x01000010;
- dsb_sev();
- *((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0)) = 0x0CF20000;
- *((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_1)) = 0x0CF20000;
- dsb_sev();
- count = 1000000;
- do {
-  dataL = ((*((volatile uint32_t*)DBSC_DBPDSTAT_0)) |
-   (*((volatile uint32_t*)DBSC_DBPDSTAT_1))) & 0x00000001;
-  count = count -1;
- } while( (dataL==0x00000001) & (count !=0));
- *((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0)) = 0x00000000;
- *((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_1)) = 0x00000000;
- dsb_sev();
- if(count == 0) {
-  NOTICE("PLL3_FREQ_01:Time out[2]");
-  return (1);
- }
- return (0);
-}
-static inline uint32_t PLL3_FREQ_10()
-{
- uint32_t dataL;
- uint32_t count;
- count = 10000000;
- do {
-  dataL = (*((volatile uint32_t*)DBSC_DBPDSTAT_0)) &
-   (*((volatile uint32_t*)DBSC_DBPDSTAT_1)) & 0x00000001;
-  count = count -1;
- } while( (dataL!=0x00000001) & (count !=0));
- if(count == 0) {
-  NOTICE("PLL3_FREQ_10:Time out[1]");
-  return (1);
- }
- *((volatile uint32_t*)CPG_CPGWPR) = ~(0x001f0017);
- *((volatile uint32_t*)CPG_PLLECR) = 0x001f0017 ;
- PLL3_MODE=0;
- dsb_sev();
- *((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;
- *((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
- dsb_sev();
- *((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0)) = 0x0CF20000;
- *((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_1)) = 0x0CF20000;
- dsb_sev();
- count = 100000;
- do {
-  dataL = ((*((volatile uint32_t*)DBSC_DBPDSTAT_0)) |
-   (*((volatile uint32_t*)DBSC_DBPDSTAT_1))) & 0x00000001;
-  count = count -1;
- } while( (dataL==0x00000001) & (count !=0));
- *((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0)) = 0x00000000;
- *((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_1)) = 0x00000000;
- if(count == 0) {
-  NOTICE("PLL3_FREQ_10:Time out[2]");
-  return (1);
- }
- return (0);
-}
-static inline uint32_t PLL3_FREQ(uint32_t freq_flag_b,uint32_t freq_flag_a)
-{
- uint32_t dataL;
- uint32_t count;
- count = 100000;
- do {
-  dataL = (*((volatile uint32_t*)DBSC_DBPDSTAT_0)) &
-   (*((volatile uint32_t*)DBSC_DBPDSTAT_1)) & 0x00000001;
-  count = count -1;
- } while( (dataL!=0x00000001) & (count !=0));
- if(count == 0) {
-  return (1);
- }
- if(freq_flag_a == 0){
-  *((volatile uint32_t*)CPG_CPGWPR) = ~(0x001f0017);
-  *((volatile uint32_t*)CPG_PLLECR) = 0x001f0017 ;
-  PLL3_MODE=0;
-  dsb_sev();
- } else if((freq_flag_b == 0)&(freq_flag_a == 1)){
-  *((volatile uint32_t*)CPG_CPGWPR) = ~(0x001f001f);
-  *((volatile uint32_t*)CPG_PLLECR) = 0x001f001f ;
-  PLL3_MODE=1;
-  dsb_sev();
-  do {
-   dataL=*((volatile uint32_t*)CPG_PLLECR);
-  } while( (dataL&0x1f00)!=0x1f00 );
- }
- dsb_sev();
- *((volatile uint32_t*)DBSC_DBDFICNT_0) = freq_flag_a << 24| 0x10;
- *((volatile uint32_t*)DBSC_DBDFICNT_1) = freq_flag_a << 24| 0x10;
- dsb_sev();
- *((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0)) = 0x0CF20000;
- *((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_1)) = 0x0CF20000;
- count = 100000;
- do {
-  dataL = ((*((volatile uint32_t*)DBSC_DBPDSTAT_0)) |
-   (*((volatile uint32_t*)DBSC_DBPDSTAT_1))) & 0x00000001;
-  count = count -1;
- } while( (dataL==0x00000001) & (count !=0));
- *((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_0)) = 0x00000000;
- *((volatile uint32_t*)(DBSC_FREQ_CHG_ACK_1)) = 0x00000000;
- if(count == 0) {
-  NOTICE("Time out[2]");
-  return (1);
- }
- return (0);
-}
-static uint32_t pvt_pi_training_go_all(uint32_t freq)
-{
- uint32_t flag;
- uint32_t dataL;
- uint32_t retry;
- uintptr_t ch;
- uint32_t mst_ch;
- uint32_t cur_frq;
- uint32_t complete;
- uint32_t frqchg_req;
- *((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x01000010;
- *((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x01000010;
- dsb_sev();
- for(ch=0;ch<DRAM_CH_CNT;ch++){
-  REG_DDRPHY_WRITE(ch, 0x0200, 0x20410B01);
-  *(volatile uint32_t*)DBSC_DBPDRGA(ch) = 0x2A9;
- }
- *((volatile uint32_t*)DBSC_DBDFIPMSTRCNF) = 0x00000001;
- dsb_sev();
- mst_ch=0;
- flag=0;
- complete=0;
- cur_frq=0;
- retry=4096;
- do {
-  frqchg_req = ((*((volatile uint32_t*)DBSC_DBPDSTAT(mst_ch))>>0)&0x1);
-  if(frqchg_req){
-   if(cur_frq){
-    flag=PLL3_FREQ_10();
-    cur_frq=0;
-   } else {
-    flag=PLL3_FREQ_01();
-    cur_frq=1;
-   }
-   retry=4096;
-   if(flag)break;
-  } else {
-   if(cur_frq){
-    for(ch=0;ch<DRAM_CH_CNT;ch++){
-     if(complete & (1<<ch))continue;
-     if((*(volatile uint32_t*)DBSC_DBPDRGD(ch)) & (1<<8)){
-      complete |= (1<<ch);
-     }
-    }
-    if(complete==DDR_PHYVALID)break;
-   }
-  }
- } while(--retry);
- if(flag){
-  NOTICE("FREQCHG ERROR");
- }
- if(retry==0){
-  NOTICE("PI TIMEOUT");
- }
- for(ch=0;ch<DRAM_CH_CNT;ch++)
- {
-  dataL = REG_DDRPHY_READ ( ch, 0x02A9) >> 8;
-  REG_DDRPHY_WRITE( ch, 0x02AA, dataL);
- }
- return complete;
-}
-static void ConfigTBL(void){
- _TBLCOPY(_cnf_DDR_PHY_SLICE_REGSET, DDR_PHY_SLICE_REGSET);
- _TBLCOPY(_cnf_DDR_PHY_ADR_V_REGSET, DDR_PHY_ADR_V_REGSET);
- _TBLCOPY(_cnf_DDR_PHY_ADR_I_REGSET, DDR_PHY_ADR_I_REGSET);
- _TBLCOPY(_cnf_DDR_PHY_ADR_G_REGSET, DDR_PHY_ADR_G_REGSET);
- _TBLCOPY(_cnf_DDR_PI_REGSET, DDR_PI_REGSET);
- if((1)){
-  REG_DDRTBL_MOD(_cnf_DDR_PHY_SLICE_REGSET,0x0805,0x00FFFFFF,(0x006E6E0E));
-  REG_DDRTBL_MOD(_cnf_DDR_PHY_SLICE_REGSET,0x0806,0x00FFFFFF,(0x006E6E0E));
- }
- if((4)==4){
-  REG_DDRTBL_MOD(_cnf_DDR_PHY_SLICE_REGSET,0x084D, 0x03FF0000, 0x00000200<<16);
- }
- if((1)){
-  REG_DDRTBL_MOD(_cnf_DDR_PHY_SLICE_REGSET,0x084D, 0x00000300, 0x100);
-  REG_DDRTBL_WRITE(_cnf_DDR_PI_REGSET,0x0255 ,REG_DDRTBL_READ(_cnf_DDR_PI_REGSET,0x0255)-0x010101);
-  REG_DDRTBL_WRITE(_cnf_DDR_PI_REGSET,0x022B ,REG_DDRTBL_READ(_cnf_DDR_PI_REGSET,0x022B)-0x01000001);
-  REG_DDRTBL_WRITE(_cnf_DDR_PI_REGSET,0x022C ,REG_DDRTBL_READ(_cnf_DDR_PI_REGSET,0x022C)-0x00010000);
- }
- if((3) != (3)){
-  REG_DDRTBL_MOD(_cnf_DDR_PHY_ADR_V_REGSET,0x0A10, 0x00000003, (3)<<0);
- }
-}
-static uint32_t InitDDR_start(uint32_t freq)
-{
- uint32_t i=0;
- uint32_t k=0;
- uint32_t dataL=0;
- uint32_t phytrainingok=0x0;
- uint32_t retry;
- uintptr_t ch,slice;
- uint32_t ddr_csn;
- uint32_t cs;
-#if 1	/* example */
- uint8_t bkup_mode_cnt;
- int32_t i2c_dvfs_ret = -1;
-#endif	/* example */
-
-
-#ifdef DDR_BACKUPMODE
-///// Modify for BackUp (begin) /////////////////////////////////////////////////////////////////////
-	//Check GP1_8 (BKUP_TRG)
-	dataL = *((volatile uint32_t*)GPIO_INDT1);
-	if(dataL & BIT8){
-		ddrBackup = WARM_BOOT;
-	}
-	else{
-		ddrBackup = COLD_BOOT;
-	}
-///// Modify for BackUp (end) ///////////////////////////////////////////////////////////////////////
-#endif
-
-
- *((volatile uint32_t*)DBSC_DBPDCNT0_0) = 0x01;
- *((volatile uint32_t*)DBSC_DBPDCNT0_1) = 0x01;
- dsb_sev();
- pvt_dbsc_regset(freq);
- *((volatile uint32_t*)DBSC_DBPDCNT0_0) = 0x00;
- *((volatile uint32_t*)DBSC_DBPDCNT0_1) = 0x00;
- *((volatile uint32_t*)DBSC_DBPDLK_0) = 0x0000A55A;
- *((volatile uint32_t*)DBSC_DBPDLK_1) = 0x0000A55A;
- for (ch=0;ch<DRAM_CH_CNT;ch++)
- {
-  REG_DDRPHY_WRITE(ch,0x0B80 , 0x00000001);
-  for(slice=0;slice<3;slice++)
-  {
-   REG_DDRPHY_WRITE(ch,0x0807 +0x80*slice, 0x00010F00);
-  }
- }
- ConfigTBL();
- for( slice=0; slice<4; slice++){
-  for( i=0; i<128; i++ ) {
-   if(DDR_PHY_SLICE_REGSET[i][0]== 0xFFFFFFFF)break;
-   REG_DDRPHY_WRITE_A(_cnf_DDR_PHY_SLICE_REGSET[i][0]+0x80*slice,_cnf_DDR_PHY_SLICE_REGSET[i][1]);
-  }
- }
- for( i=0; i<128; i++ ) {
-  if(DDR_PHY_ADR_V_REGSET[i][0]== 0xFFFFFFFF)break;
-  REG_DDRPHY_WRITE_A(_cnf_DDR_PHY_ADR_V_REGSET[i][0] ,_cnf_DDR_PHY_ADR_V_REGSET[i][1]);
- }
- for( slice=0; slice<2; slice++){
-  for( i=0; i<128; i++ ) {
-   if(DDR_PHY_ADR_I_REGSET[i][0]== 0xFFFFFFFF)break;
-   REG_DDRPHY_WRITE_A(_cnf_DDR_PHY_ADR_I_REGSET[i][0]+0x80*slice,_cnf_DDR_PHY_ADR_I_REGSET[i][1]);
-  }
- }
- for( i=0; i<128; i++ ) {
-  if(DDR_PHY_ADR_G_REGSET[i][0]== 0xFFFFFFFF)break;
-  REG_DDRPHY_WRITE_A(_cnf_DDR_PHY_ADR_G_REGSET[i][0] ,_cnf_DDR_PHY_ADR_G_REGSET[i][1]);
- }
- for( i=0; i<255; i++ )
- {
-  if(_cnf_DDR_PI_REGSET[i][0]== 0xFFFFFFFF)break;
-  REG_DDRPHY_WRITE_A(_cnf_DDR_PI_REGSET[i][0],_cnf_DDR_PI_REGSET[i][1]);
- }
- if(_def_BOARDTYPE>=BOARDNUM){
-  NOTICE("DDR:Unknown Board");
- } else {
-  for(ch=0;ch<DRAM_CH_CNT;ch++){
-   for(slice=0;slice<4;slice++){
-    REG_DDRPHY_WRITE(ch,0x800+slice*0x80,BOARDCNF_DQ_SWAP[_def_BOARDTYPE][ch][slice]);
-    REG_DDRPHY_WRITE(ch,0x801+slice*0x80, (REG_DDRTBL_READ(_cnf_DDR_PHY_SLICE_REGSET,0x801) & 0xffffff00) | BOARDCNF_DM_SWAP[_def_BOARDTYPE][ch][slice]);
-    if( (BOARDCNF_DQS_SWAP[_def_BOARDTYPE][ch] >> (8*slice)) %2 ) {
-     REG_DDRPHY_WRITE(ch,0x820+slice*0x80,REG_DDRTBL_READ(_cnf_DDR_PHY_SLICE_REGSET,0x820) & 0xff00ffff);
-    } else {
-     REG_DDRPHY_WRITE(ch,0x820+slice*0x80,(REG_DDRTBL_READ(_cnf_DDR_PHY_SLICE_REGSET,0x820) & 0xff00ffff) | 0x00010000);
-    }
-   }
-   REG_DDRPHY_WRITE(ch,0xa0c,(BOARDCNF_CA_SWAP[_def_BOARDTYPE][ch] | 0x00888888));
-   REG_DDRPHY_WRITE(ch,0xa0d,0x00000000);
-   REG_DDRPHY_WRITE(ch,0xa0e,(BOARDCNF_CA_SWAP[_def_BOARDTYPE][ch] | 0x00888888));
-   REG_DDRPHY_WRITE(ch,0xa0f,((1)<<24) | 0x00000000);
-   dataL=0;
-   k=BOARDCNF_CA_SWAP[_def_BOARDTYPE][ch];
-   for(i=0;i<6;i++){
-    dataL|= ((k&0xf)<<(i*5));
-    k=k>>4;
-   }
-   REG_DDRPHY_WRITE(ch,0xa1c,dataL);
-   dataL=0;
-   k=BOARDCNF_DQS_SWAP[_def_BOARDTYPE][ch];
-   for(i=0;i<4;i++){
-    dataL|= ((k&0x3)<<(i*2));
-    k=k>>4;
-   }
-   REG_DDRPHY_WRITE(ch,0xbbc,(REG_DDRTBL_READ(_cnf_DDR_PHY_ADR_G_REGSET,0xbbc) & 0xff00ffff) | (dataL<<16));
-  }
-  for(ch=0;ch<DRAM_CH_CNT;ch++){
-   for( i=0; i<0; i++ )
-   {
-    if(DDR_BOARD_SWAP[_def_BOARDTYPE][ch][i][0]== 0xFFFFFFFF) break;
-     REG_DDRPHY_WRITE(ch,
-     DDR_BOARD_SWAP[_def_BOARDTYPE][ch][i][0],
-     DDR_BOARD_SWAP[_def_BOARDTYPE][ch][i][1]
-    );
-   }
-  }
- }
- for(ch=0;ch<DRAM_CH_CNT;ch++)
- {
-  for(slice=0;slice<4;slice++)
-  {
-   REG_DDRPHY_WRITE(ch,0x0853+0x80*slice,REG_DDRPHY_READ(ch,0x0853+0x80*slice) | (1<<16));
-   *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040*ch)) = 0x02A9;
-  }
- }
- dsb_sev();
- ddrphy_regif_wa();
- *((volatile uint32_t*)CPG_CPGWPR) = ~(0x001f0017);
- *((volatile uint32_t*)CPG_PLLECR) = 0x001f0017 ;
- PLL3_MODE=0;
- dsb_sev();
- *((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000F10;
- *((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000F10;
- dsb_sev();
- *((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000F10;
- *((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000F10;
- dsb_sev();
- *((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000F11;
- *((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000F11;
- dsb_sev();
- *((volatile uint32_t*)DBSC_DBPDCNT_0) = 0x0000CF01;
- *((volatile uint32_t*)DBSC_DBPDCNT_1) = 0x0000CF01;
- dsb_sev();
-
-
-#ifdef DDR_BACKUPMODExxxxxxxxx
-///// Modify for BackUp (begin) /////////////////////////////////////////////////////////////////////
-
-	if(ddrBackup==WARM_BOOT){
-		for(ch=0;ch<DRAM_CH_CNT;ch++)
-		{
-			*((volatile uint32_t*)DBSC_DBCMD) = 0x01040001|(0x00100000 * ch);	//RSX chA rkA
-			WaitDBCMD();
-		}
-
-#if 0	/* example */
-		//Set GP1_9(BKUP_REQB)=High
-		*((volatile uint32_t*)GPIO_OUTDT1) |= BIT9;
-#endif	/* example */
-#if 1	/* example */
-		/* Set BKUP_CRTL_OUT=High (BKUP mode cnt register) */
-		bkup_mode_cnt = 0U;
-		i2c_dvfs_ret = rcar_iic_dvfs_recieve(PMIC_SLAVE_ADDR,
-			PMIC_BKUP_MODE_CNT, &bkup_mode_cnt);
-		if (0 != i2c_dvfs_ret){
-			ERROR("BKUP mode cnt READ ERROR.\n");
-		} else {
-			INFO("     BKUP mode cnt READ value = %d\n",
-				bkup_mode_cnt);
-			bkup_mode_cnt &= ~BIT_BKUP_CTRL_OUT;
-			i2c_dvfs_ret = rcar_iic_dvfs_send(PMIC_SLAVE_ADDR,
-					PMIC_BKUP_MODE_CNT, bkup_mode_cnt);
-			if (0 != i2c_dvfs_ret){
-				ERROR("BKUP mode cnt WRITE ERROR. "
-				      "value = %d\n", bkup_mode_cnt);
-			} else {
-				INFO("BKUP_TRG = %s, BKUP_REQB = %s\n",
-					*((volatile uint32_t*)GPIO_INDT1) &
-					BIT8 ? "1" : "0",
-					*((volatile uint32_t*)GPIO_INDT1) &
-					BIT9 ? "1" : "0");
-			}
-		}
-#endif	/* example */
-
-		//Wait GP1_8(BKUP_TRG)=Low
-		i=1;
-		while(i){
-			dataL = *((volatile uint32_t*)GPIO_INDT1);
-			if( (dataL & BIT8)==0 ){ i=0; }
-			else{                    i++; }
-
-			// Warm Boot Time Out Error Check
-			if(i==1000){
-				ddrBackup = WARM_BOOT_TIMEOUT;
-				i=0;
-			}
-		}
-	}
-///// Modify for BackUp (end) ///////////////////////////////////////////////////////////////////////
-#endif
-
-
- for(phytrainingok=0,k=0,ch=0;ch<DRAM_CH_CNT;ch++)
- {
-  if(!(DDR_PHYVALID&(1<<ch)))continue;
-  {
-   retry=0;
-   while(retry<4096*16)
-   {
-    dataL = *((volatile uint32_t*)(DBSC_INITCOMP_0+ch*0x40));
-    if((dataL & 0x00000001) == 0x1) break;
-    retry++;
-   }
-   if(retry<4096*16)
-   {
-    phytrainingok|=(1<<ch);
-   }
-   else
-   {
-    k|=(1<<ch);
-   }
-  }
- }
- *(volatile uint32_t*)(DBSC_DBPDRGA_0) = 0x02A9;
- *(volatile uint32_t*)(DBSC_DBPDRGA_1) = 0x02A9;
- *((volatile uint32_t*)DBSC_DBDFICNT_0) = 0x00000010;
- *((volatile uint32_t*)DBSC_DBDFICNT_1) = 0x00000010;
- dsb_sev();
- if((phytrainingok & DDR_PHYVALID) != DDR_PHYVALID){
-  return (0xff);
- }
-if((0) || !(0)){
- if((0)){
-  dataL = (0x0001554F);
- } else {
-  dataL = (0x0001554F);
- }
- REG_DDRPHY_WRITE_A(0x0BA2 , dataL|0x00020000 );
- REG_DDRPHY_WRITE_A(0x0BA3 , dataL );
- REG_DDRPHY_WRITE_A(0x0BA4 , dataL );
- REG_DDRPHY_WRITE_A(0x0BA5 , dataL );
- REG_DDRPHY_WRITE_A(0x0BA6 , dataL );
- REG_DDRPHY_WRITE_A(0x0BA8 , dataL );
- REG_DDRPHY_WRITE_A(0x0BAA , dataL );
- REG_DDRPHY_WRITE_A(0x0BAC , dataL );
- *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040*0)) = 0x02A9;
- *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040*1)) = 0x02A9;
-}
-#ifdef DDR_BACKUPMODE
-///// Modify for BackUp (begin) /////////////////////////////////////////////////////////////////////
-
-	if(ddrBackup==WARM_BOOT){
-//		for(ch=0;ch<DRAM_CH_CNT;ch++)
-//		{
-//			*((volatile uint32_t*)DBSC_DBCMD) = 0x01040001|(0x00100000 * ch);	//RSX chA rkA
-//			WaitDBCMD();
-//		}
-
-#if 0	/* example */
-		//Set GP1_9(BKUP_REQB)=High
-		*((volatile uint32_t*)GPIO_OUTDT1) |= BIT9;
-#endif	/* example */
-#if 1	/* example */
-		/* Set BKUP_CRTL_OUT=High (BKUP mode cnt register) */
-		bkup_mode_cnt = 0U;
-		i2c_dvfs_ret = rcar_iic_dvfs_recieve(PMIC_SLAVE_ADDR,
-			PMIC_BKUP_MODE_CNT, &bkup_mode_cnt);
-		if (0 != i2c_dvfs_ret){
-			ERROR("BKUP mode cnt READ ERROR.\n");
-		} else {
-			INFO("     BKUP mode cnt READ value = %d\n",
-				bkup_mode_cnt);
-			bkup_mode_cnt &= ~BIT_BKUP_CTRL_OUT;
-			i2c_dvfs_ret = rcar_iic_dvfs_send(PMIC_SLAVE_ADDR,
-					PMIC_BKUP_MODE_CNT, bkup_mode_cnt);
-			if (0 != i2c_dvfs_ret){
-				ERROR("BKUP mode cnt WRITE ERROR. "
-				      "value = %d\n", bkup_mode_cnt);
-			} else {
-				INFO("BKUP_TRG = %s, BKUP_REQB = %s\n",
-					*((volatile uint32_t*)GPIO_INDT1) &
-					BIT8 ? "1" : "0",
-					*((volatile uint32_t*)GPIO_INDT1) &
-					BIT9 ? "1" : "0");
-			}
-		}
-#endif	/* example */
-
-		//Wait GP1_8(BKUP_TRG)=Low
-		i=1;
-		while(i){
-			dataL = *((volatile uint32_t*)GPIO_INDT1);
-			if( (dataL & BIT8)==0 ){ i=0; }
-			else{                    i++; }
-
-			// Warm Boot Time Out Error Check
-			if(i==1000){
-				ddrBackup = WARM_BOOT_TIMEOUT;
-				i=0;
-			}
-		}
-	}
-///// Modify for BackUp (end) ///////////////////////////////////////////////////////////////////////
-#endif
-
-if((1)){
- for(slice=0;slice<4;slice+=1){
-  REG_DDRPHY_WRITE_A(0x0838 +slice*0x80 ,0);
-  REG_DDRPHY_WRITE_A(0x0833+0x80*slice,0x000F0101);
- }
- for(ch=0;ch<DRAM_CH_CNT;ch+=1) {
-  for(slice=0;slice<4;slice+=1){
-   retry=0;
-   while((REG_DDRPHY_READ(ch,0x0838 +slice*0x80)&0x3ff00000)==0){
-    retry++;
-    if(retry>4096){
-     phytrainingok &= ~(1<<ch);
-     break;
-    }
-   }
-  }
- }
- for(slice=0;slice<4;slice+=1){
-  REG_DDRPHY_WRITE_A(0x0833+0x80*slice,0x000F0000);
- }
-} else {
- dataL = ((0x20 <<6)| (0x20)) * 0x10001;
- for(slice=0;slice<4;slice+=1){
-  REG_DDRPHY_WRITE_A(0x0834 +slice*0x80 , dataL );
-  REG_DDRPHY_WRITE_A(0x0835 +slice*0x80 , dataL );
-  REG_DDRPHY_WRITE_A(0x0836 +slice*0x80 , dataL );
-  REG_DDRPHY_WRITE_A(0x0837 +slice*0x80 , dataL );
-  REG_DDRPHY_WRITE_A(0x0838 +slice*0x80 , dataL );
-  REG_DDRPHY_WRITE_A(0x0839 +slice*0x80 , dataL );
- }
-}
- for(slice=0;slice<4;slice++)
- {
-  REG_DDRPHY_WRITE_A(0x0853+0x80*slice,(REG_DDRPHY_READ(0,0x0853+0x80*slice)) & (~(1<<16)));
- }
- *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040*0)) = 0x02A9;
- *((volatile uint32_t*)(DBSC_DBPDRGA_0 + 0x040*1)) = 0x02A9;
- for(ch=0;ch<DRAM_CH_CNT;ch++){
-  dataL=REG_DDRPHY_READ(ch,0x200);
-  if(dataL!=0x20410B00){
-   phytrainingok &= ~(1<<ch);
-  }
- }
- if((phytrainingok & DDR_PHYVALID) != DDR_PHYVALID){
-  return (0xfe);
- }
- change_lpddr4_en(0xf,0);
- ch=0x0f;
-
-
-
-
-#ifdef DDR_BACKUPMODE
-///// Modify for BackUp (begin) /////////////////////////////////////////////////////////////////////
-  if(ddrBackup==COLD_BOOT){
-  //(SDRAM Initalize)
-//    *((volatile uint32_t*)DBSC_DBCMD) = 0x01040001|(0x00100000 * ch);	//RSX chA rkA
-//  WaitDBCMD();
-    SendDBCMD(0x01040001|(0x00100000 * ch));
-  }
-///// Modify for BackUp (end) ///////////////////////////////////////////////////////////////////////
-#else
-
- SendDBCMD(0x01040001|(0x00100000 * ch));
-
-#endif
-
- SendDBCMD(0x08040000|(0x00100000 * ch));
- SendDBCMD(0x08040001|(0x00100000 * ch));
- SendDBCMD(0x0e041600|(0x00100000 * ch)|0x16);
- SendDBCMD(0x0d04004F|(0x00100000 * ch));
- SendDBCMD(0x0d040051|(0x00100000 * ch));
- if(DBMEMCONF_DENS(0,0)==0xfe){
-  DDR_CHK();
- } else {
-  for(ch=0;ch<DRAM_CH_CNT;ch++){
-   for(cs=0;cs<2;cs++){
-    ddr_density[ch][cs]=DBMEMCONF_DENS(ch,cs);
-    ddr_density[ch][cs+2]=DBMEMCONF_DENS(ch,cs);
-   }
-  }
- }
- mode_register_set(freq, ch=0xf, 0x40,0);
- mode_register_set(freq, ch=0xf, 0x00,0);
- change_lpddr4_en(0xf,1);
- for(ch=0;ch<DRAM_CH_CNT;ch++){
-  if(ddr_density[ch][1]==0xff){
-   REG_DDRPHY_WRITE(ch,0x229,REG_DDRPHY_READ(ch,0x229) & ~0x0a000000);
-  }
- }
- for (ch=0;ch<DRAM_CH_CNT;ch++)
- {
-  for(slice=0;slice<4;slice++)
-  {
-   REG_DDRPHY_WRITE(ch,0x0807 +0x80*slice, 0x00000F00);
-  }
- }
- phytrainingok = pvt_pi_training_go_all(freq);
- if(phytrainingok!=3)return(0xe0|phytrainingok);
-if((4)==4){
- for(ch=0;ch<DRAM_CH_CNT;ch+=1)
- {
-  for(slice=0;slice<4;slice+=1)
-  {
-   for(cs=0;cs<2;cs++){
-   uint32_t dly;
-   REG_DDRPHY_WRITE(ch,0x0807 +slice*0x80,(REG_DDRPHY_READ(ch,0x0807 +slice*0x80) & ~(1<<24)) | (cs<<24));
-   dly =(REG_DDRPHY_READ(ch,0x083E +slice*0x80))>>16;
-   if(dly>(0x180))
-    REG_DDRPHY_WRITE(ch,0x084D +slice*0x80,REG_DDRPHY_READ(ch,0x084D +slice*0x80)- 0x0100);
-   }
-  }
- }
-}
- for(ch=0;ch<DRAM_CH_CNT;ch+=1)
- {
-  REG_DDRPHY_WRITE(ch,0x0234,0x01000000);
-  REG_DDRPHY_WRITE(ch,0x0234,0x00000000);
-  for(slice=0;slice<4;slice+=1){
-   REG_DDRPHY_WRITE(ch,0x0807 +slice*0x80,REG_DDRPHY_READ(ch,0x0807 +slice*0x80)&(~(1<<24)));
-   REG_DDRPHY_WRITE(ch,0x081A +slice*0x80,REG_DDRPHY_READ(ch,0x081A +slice*0x80)|((1<<24)));
-   REG_DDRPHY_WRITE(ch,0x0807 +slice*0x80,REG_DDRPHY_READ(ch,0x0807 +slice*0x80)|( 1<<24));
-   REG_DDRPHY_WRITE(ch,0x081A +slice*0x80,REG_DDRPHY_READ(ch,0x081A +slice*0x80)|((1<<24)));
-  }
- }
- for(ddr_csn=0;ddr_csn<4;ddr_csn+=1)
- {
-  uint32_t ch_have_this_cs;
-  ch_have_this_cs=0;
-  for(ch=0;ch<DRAM_CH_CNT;ch+=1)
-  {
-   if(ddr_density[ch][ddr_csn%2]!=0xff){
-    ch_have_this_cs|=(1<<ch);
-   }
-  }
-  for(ch=0;ch<DRAM_CH_CNT;ch+=1)
-  {
-   if(ch_have_this_cs & (1<<ch)){
-    REG_DDRPHY_WRITE(ch,0x0274,0x34000100|(ddr_csn<<16));
-   }
-  }
-  for(ch=0;ch<DRAM_CH_CNT;ch++){
-   *((volatile uint32_t*)(DBSC_DBPDRGA_0+0x40*ch))=0x231;
-  }
-  i=ch_have_this_cs;
-  dsb_sev();
-  retry=0x100000;
-  do {
-   for(ch=0;ch<DRAM_CH_CNT;ch++){
-    if(i&(1<<ch)){
-     dataL=*((volatile uint32_t*)(DBSC_DBPDRGD_0+0x40*ch));
-     if(dataL&0x01000000) i&=~(1<<ch);
-    }
-   }
-   retry--;
-  } while ((i)!=0x0 && retry>0);
-  if(retry==0){
-  }
-  else
-  {
-  }
-  dsb_sev();
-  for(ch=0;ch<DRAM_CH_CNT;ch++){
-   REG_DDRPHY_WRITE(ch,0x0234,0x01000000);
-   REG_DDRPHY_WRITE(ch,0x0234,0x00000000);
-  }
-  dsb_sev();
- }
- for(ch=0;ch<DRAM_CH_CNT;ch++){
-  REG_DDRPHY_WRITE(ch,0x0B82,REG_DDRPHY_READ(ch,0x0B82) | (1<<16));
-  REG_DDRPHY_WRITE(ch,0x0BB6,REG_DDRPHY_READ(ch,0x0BB6) | (1<<16));
-  REG_DDRPHY_WRITE(ch,0x0B82,REG_DDRPHY_READ(ch,0x0B82) &~(1<<16));
-  REG_DDRPHY_WRITE(ch,0x0BB6,REG_DDRPHY_READ(ch,0x0BB6) &~(1<<16));
- }
- for(ch=0;ch<DRAM_CH_CNT;ch++){
-  for(cs=0;cs<2;cs++){
-   if(ddr_density[ch][cs]==0xff) {
-    *((volatile uint32_t*)DBSC_DBMEMCONF(ch,cs))=0;
-   } else {
-    *((volatile uint32_t*)DBSC_DBMEMCONF(ch,cs))=DBMEMCONF_REGD(ddr_density[ch][cs]);
-   }
-  }
-  *((volatile uint32_t*)DBSC_DBMEMCONF(ch,2)) = 0x00000000;
-  *((volatile uint32_t*)DBSC_DBMEMCONF(ch,3)) = 0x00000000;
- }
- *((volatile uint32_t*)DBSC_DBBUS0CNF1) = 0x00000000;
- *((volatile uint32_t*)DBSC_DBBUS0CNF0) = 0x00010000;
- for(ch=0;ch<DRAM_CH_CNT;ch+=1)
- {
-  if((DDR_PHYVALID&phytrainingok& 0x0f)==DDR_PHYVALID)
-  {
-   ch=0x0f;
-  }
-  else
-  {
-   if( (DDR_PHYVALID&phytrainingok&(1<<ch))==0 )
-   {
-    continue;
-   }
-  }
-  mode_register_set(freq, ch, 0x40,1);
-  mode_register_set(freq, ch, 0x00,1);
- }
- if((2) == 2){
-  for(ch=0;ch<DRAM_CH_CNT;ch++){
-   for(slice=0;slice<4;slice++){
-    REG_DDRPHY_WRITE(ch,0x0807+0x80*slice,(REG_DDRPHY_READ(ch,0x0807+0x80*slice) | 0x1 ));
-   }
-  }
- }
- if((2) == 1 || (2) == 2){
-  *((volatile uint32_t*)DBSC_DBDBICNT) = 0x00000003;
- }
- if(_def_REFCYCLE==0){
-  dataL = _def_REFPERIOD*DDRXXXX_RECALC(DDR_CLK,BRD_CLKx3,3)/2/1000;
-  *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00080000 | (dataL&0xffff);
- } else {
-       *((volatile uint32_t*)DBSC_DBRFCNF1) = 0x00080000 | (_def_REFCYCLE&0xffff);
- }
- *((volatile uint32_t*)DBSC_DBRFCNF2) = 0x00010000|DBSC_REFINTS;
- *((volatile uint32_t*)DBSC_DBRFEN) = 0x00000001;
-
-
-#ifdef DDR_BACKUPMODE
-///// Modify for BackUp (begin) /////////////////////////////////////////////////////////////////////
-	if(ddrBackup==WARM_BOOT){
-		//(2)LPDDR4-SDRAM
-		//(b)	Self-Refreshing (When the Clock is Stopped)
-		//Use the following procedure to release self-refresh mode.
-		//1.Restart the supply of the clock signal to the DBSC4 and wait until they settle.
-
-		//2.Reconfigure the PHY unit to suit the PHY specification.
-
-		//3.Set the ARFEN bit to 1 in the auto-refresh enable register (DBRFEN).
-//		*((volatile uint32_t*)DBSC_DBRFEN)	= 0x00000001;
-
-		//4.Use the manual command-issuing register (DBCMD) to issue the Power Down Exit command.
-		//  The value written to this register should be OPC = B'1000 (PD), CH = B'1000 (all channels), RANK = B'100 (all ranks), ARG = H'0001 (exit).
-		*((volatile uint32_t*)DBSC_DBCMD)	= 0x08840001;
-
-		//5.Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete.
-		while( *((volatile uint32_t*)DBSC_DBWAIT) );
-
-		//6.Use the manual command-issuing register (DBCMD) to issue the Self-Refresh Exit command.
-		//  The value written to this register should be OPC = B'1010 (SR), CH = B'1000 (all channels), RANK = B'100 (all ranks), ARG = H'0001 (exit).
-		*((volatile uint32_t*)DBSC_DBCMD)	= 0x0A840001;
-
-		//7.Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete.
-		while( *((volatile uint32_t*)DBSC_DBWAIT) );
-
-		//8.Use the manual command-issuing register (DBCMD) to issue the PREA (precharge all) command.
-		//  The value written to this register should be OPC = B'0100 (PRE), CH = B'1000 (all channels), RANK = B'100 (all ranks), ARG = H'0010 (all banks).
-		*((volatile uint32_t*)DBSC_DBCMD)	= 0x04840010;
-
-		//9.Poll the operation completion waiting register (DBWAIT) to check when the issuing of manual commands is complete.
-		while( *((volatile uint32_t*)DBSC_DBWAIT) );
-
-		//10.Set the ACCEN bit to 1 (enabling access) in the SDRAM access enable register (DBACEN).
-//		*((volatile uint32_t*)DBSC_DBACEN)	= 0x00000001;
-	}
-
-///// Modify for BackUp (end) ///////////////////////////////////////////////////////////////////////
-#endif
-
-
- *((volatile uint32_t*)DBSC_DBACEN) = 0x00000001;
- return phytrainingok;
-}
-void InitDram_m3_es10(void)
-{
- uint32_t md;
- uint32_t dataL;
- InitResetCount=0;
- PadCalFailCount=0;
- TrainingFailCount=0;
- if(_def_BRD_CLKx3==0) {
-  md = ((*((volatile uint32_t*)RST_MODEMR))>>13)&0x3;
-  switch(md){
-   case 0x0 : BRD_CLKx3 = 50; break;
-   case 0x1 : BRD_CLKx3 = 60; break;
-   case 0x2 : BRD_CLKx3 = 75; break;
-   case 0x3 : BRD_CLKx3 =100; break;
-  }
- } else {
-  BRD_CLKx3 = _def_BRD_CLKx3;
- }
- DDR1600_CLK = DDRXXXX_CALC(1600,BRD_CLKx3,3);
- DDR2400_CLK = DDRXXXX_CALC(2400,BRD_CLKx3,3);
- DDR2800_CLK = DDRXXXX_CALC(2800,BRD_CLKx3,3);
- DDR3200_CLK = DDRXXXX_CALC(3200,BRD_CLKx3,3);
- if(_def_DDR_CLK==0) {
-  md = ((*((volatile uint32_t*)RST_MODEMR))>>17) & 0x5;
-  md = (md|(md>>1))&0x3;
-  switch(md){
-   case 0x0 : DDR_CLK = DDR3200_CLK; break;
-   case 0x1 : DDR_CLK = DDR2800_CLK; break;
-   case 0x2 : DDR_CLK = DDR2400_CLK; break;
-   case 0x3 : DDR_CLK = DDR1600_CLK; break;
-  }
- } else {
-  DDR_CLK = _def_DDR_CLK;
- }
- NOTICE("BL2: DDR%d(%s)\n", DDRXXXX_RECALC(DDR_CLK,BRD_CLKx3,3), RCAR_DDR_VERSION);
- *((volatile uint32_t*)CPG_CPGWPR) = ~(DDR_CLK<<24);
- *((volatile uint32_t*)CPG_PLL3CR) = DDR_CLK<<24 ;
- PLL3_MODE=1;
- dsb_sev();
- do {
-  dataL=*((volatile uint32_t*)CPG_PLLECR);
- } while( (dataL&0x1f00)!=0x1f00 );
- while (1){
-  dataL=InitDDR_start(DDR_CLK);
-  if(dataL==DDR_PHYVALID)break;
-  if(dataL==0xFF){
-   InitResetCount++;
-  } else if(dataL==0xFE){
-   PadCalFailCount++;
-  } else {
-   TrainingFailCount++;
-  }
-  if((InitResetCount+PadCalFailCount)==0x0f || TrainingFailCount==0x0f){
-   NOTICE("Training Fail");
-   break;
-  }
-  *((volatile uint32_t*)CPG_CPGWPR) = ~(0x001f001f);
-  *((volatile uint32_t*)CPG_PLLECR) = 0x001f001f ;
-  PLL3_MODE=1;
-  dsb_sev();
-  do {
-   dataL=*((volatile uint32_t*)CPG_PLLECR);
-  } while( (dataL&0x1f00)!=0x1f00 );
-  SoftDelay_ddr(1000);
-  ResetDram();
-  ResetDram();
-  dsb_sev();
- };
-}
diff --git a/plat/renesas/rcar/ddr/M3/boot_init_dram_m3_es10.h b/plat/renesas/rcar/ddr/M3/boot_init_dram_m3_es10.h
deleted file mode 100644
index 7cc18cc..0000000
--- a/plat/renesas/rcar/ddr/M3/boot_init_dram_m3_es10.h
+++ /dev/null
@@ -1,37 +0,0 @@
-/*
- * Copyright (c) 2015-2016, Renesas Electronics Corporation
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- *   - Redistributions of source code must retain the above copyright notice,
- *     this list of conditions and the following disclaimer.
- *
- *   - Redistributions in binary form must reproduce the above copyright
- *     notice, this list of conditions and the following disclaimer in the
- *     documentation and/or other materials provided with the distribution.
- *
- *   - Neither the name of Renesas nor the names of its contributors may be
- *     used to endorse or promote products derived from this software without
- *     specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
- * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
- * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
- * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
- * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
- * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
- * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
- * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
- * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
- * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
- * POSSIBILITY OF SUCH DAMAGE.
- */
-
-#ifndef	__BOOT_INIT_DRAM_M3_ES10_
-#define	__BOOT_INIT_DRAM_M3_ES10_
-
-extern void InitDram_m3_es10(void);
-
-#endif /* __BOOT_INIT_DRAM_M3_ES10_*/
diff --git a/plat/renesas/rcar/ddr/M3/init_dram_tbl_m3_es10.h b/plat/renesas/rcar/ddr/M3/init_dram_tbl_m3_es10.h
deleted file mode 100644
index 77d1beb..0000000
--- a/plat/renesas/rcar/ddr/M3/init_dram_tbl_m3_es10.h
+++ /dev/null
@@ -1,433 +0,0 @@
-/**********************************************************/
-/* Sample program : DRAM initialization Header            */
-/* File Name      : init_dram_tbl.h                       */
-/* Copyright (C) Renesas Electronics Corp. 2016.          */
-/**********************************************************/
-
-#ifndef __INIT_DRAM_TBL_M3_ES10_
-#define __INIT_DRAM_TBL_M3_ES10_
-
-static const uint32_t DDR_PHY_SLICE_REGSET[128][2] =
-{
- { 0x0800 , 0x76543210 } ,
- { 0x0801 , 0x0004F008 } ,
- { 0x0802 , 0x00000000 } ,
- { 0x0803 , 0x00000000 } ,
- { 0x0804 , 0x00000000| ((0x01)<<16) | ((0)<<8)} ,
- { 0x0805 , 0x00000000 | ((0x01) << 24) | (0x006E6E0E)} ,
- { 0x0806 , 0x02000000 | (0x006E6E0E) } ,
- { 0x0807 , 0x00010F00 } ,
- { 0x0808 , (0x04000100) } ,
- { 0x0809 , (0x00000300) } ,
- { 0x080A , 0x001700C0 } ,
- { 0x080B , 0x00CC0201 } ,
- { 0x080C , 0x00000066|(0) } ,
- { 0x080E , 0x00000001 } ,
- { 0x080F , 0x00000000 } ,
- { 0x0810 , 0x00000000 } ,
- { 0x0811 , 0x00000000 } ,
- { 0x0812 , 0x00000000 } ,
- { 0x0813 , 0x00000000 } ,
- { 0x0814 , 0x09000000 } ,
- { 0x0815 , 0x04080000 } ,
- { 0x0817 , 0x00000000 } ,
- { 0x0818 , 0x32103210 } ,
- { 0x0819 , 0x00C00708 } ,
- { 0x081A , 0x0001000C } ,
- { 0x081B , 0x00000100 } ,
- { 0x081C , 0x55555555 } ,
- { 0x081D , 0xAAAAAAAA } ,
- { 0x081E , 0x55555555 } ,
- { 0x081F , 0xAAAAAAAA } ,
- { 0x0820 , 0x00015555 } ,
- { 0x0830 , 0x00000000 } ,
- { 0x0833 , 0x00200000 } ,
- { 0x0834 , 0x08200820 } ,
- { 0x0835 , 0x08200820 } ,
- { 0x0836 , 0x08200820 } ,
- { 0x0837 , 0x08200820 } ,
- { 0x0838 , 0x08200820 } ,
- { 0x0839 , 0x00000820 } ,
- { 0x083A , 0x03000300 } ,
- { 0x083B , 0x03000300 } ,
- { 0x083C , 0x03000300 } ,
- { 0x083D , 0x03000300 } ,
- { 0x083E , 0x00000300 } ,
- { 0x083F , 0x00000000 } ,
- { 0x0840 , 0x00000000 } ,
- { 0x0841 , 0x00000000 } ,
- { 0x0842 , 0x00000000 } ,
- { 0x0843 , 0x00A00000 } ,
- { 0x0844 , 0x00A000A0 } ,
- { 0x0845 , 0x00A000A0 } ,
- { 0x0846 , 0x00A000A0 } ,
- { 0x0847 , 0x00A000A0 } ,
- { 0x0848 , 0x00A000A0 } ,
- { 0x0849 , 0x00A000A0 } ,
- { 0x084A , 0x00A000A0 } ,
- { 0x084B , 0x00A000A0 } ,
- { 0x084C , 0x010900A0 } ,
- { 0x084D , 0x01D00004 } ,
- { 0x084E , 0x00000000 } ,
- { 0x084F , 0x00010000 } ,
- { 0x0850 , 0x00000200 } ,
- { 0x0851 , (0x4141A141) } ,
- { 0x0852 , (0xC00141A0) } ,
- { 0x0853 , (0x0E0100C0) } ,
- { 0x0854 , (0x0010000C) } ,
- { 0x0855 , 0x0C064208 } ,
- { 0x0856 , 0x000F0C18 } ,
- { 0x0857 , 0x01000140 } ,
- { 0x0858 , 0x00000C20 } ,
- { 0xFFFFFFFF , 0xFFFFFFFF }
-};
-static const uint32_t DDR_PHY_ADR_V_REGSET[128][2] =
-{
- { 0x0A00 , 0x00000000 } ,
- { 0x0A01 , 0x00000000 } ,
- { 0x0A02 , 0x00000000 } ,
- { 0x0A04 , 0x00000000 } ,
- { 0x0A05 , 0x00000000 } ,
- { 0x0A06 , 0x00000002 } ,
- { 0x0A07 , 0x00000000 } ,
- { 0x0A0A , 0x00400320 } ,
- { 0x0A0B , 0x00000040 } ,
- { 0x0A0C , 0x00DCBA98 } ,
- { 0x0A0D , 0x00000000 } ,
- { 0x0A0E , 0x00DCBA98 } ,
- { 0x0A0F , 0x00000000 | ((1)<<24) } ,
- { 0x0A10 , 0x00000000 | ((2)<<16) | ((3)<<0) } ,
- { 0x0A11 , 0x00000000 } ,
- { 0x0A14 , 0x0000002A } ,
- { 0x0A15 , 0x00000015 } ,
- { 0x0A16 , 0x00000015 } ,
- { 0x0A17 , 0x0000002A } ,
- { 0x0A18 , 0x00000033 } ,
- { 0x0A19 , 0x0000000C } ,
- { 0x0A1A , 0x0000000C } ,
- { 0x0A1B , 0x00000033 } ,
- { 0x0A1C , 0x0A418820 } ,
- { 0x0A1D , 0x003F0000 } ,
- { 0x0A1E , 0x0000003F } ,
- { 0x0A1F , 0x0000006E|((0x2c0)<<8) } ,
- { 0x0A20 , 0x00000000|((0x2c0)<<16)|((0x2c0)<<0) } ,
- { 0x0A21 , 0x00000000|((0x2c0)<<16)|((0x2c0)<<0) } ,
- { 0x0A22 , 0x00000000|((0x2c0)<<0) } ,
- { 0x0A23 , 0x42080010 } ,
- { 0x0A24 , 0x00000003 } ,
- { 0xFFFFFFFF , 0xFFFFFFFF }
-};
-static const uint32_t DDR_PHY_ADR_I_REGSET[128][2] =
-{
- { 0x0A80 , 0x04040404 } ,
- { 0x0A81 , 0x00000404 } ,
- { 0x0A82 , 0x00000000 } ,
- { 0x0A84 , 0x00000000 } ,
- { 0x0A85 , 0x00000000 } ,
- { 0x0A86 , 0x00000002 } ,
- { 0x0A87 , 0x00000000 } ,
- { 0x0A8A , 0x00400320 } ,
- { 0x0A8B , 0x00000040 } ,
- { 0x0A8C , 0x00000000 } ,
- { 0x0A8D , 0x00000000 } ,
- { 0x0A8E , 0x00000000 } ,
- { 0x0A8F , 0x00000000 } ,
- { 0x0A90 , 0x00000000 } ,
- { 0x0A91 , 0x00000000 } ,
- { 0x0A94 , 0x0000002A } ,
- { 0x0A95 , 0x00000015 } ,
- { 0x0A96 , 0x00000015 } ,
- { 0x0A97 , 0x0000002A } ,
- { 0x0A98 , 0x00000033 } ,
- { 0x0A99 , 0x0000000C } ,
- { 0x0A9A , 0x0000000C } ,
- { 0x0A9B , 0x00000033 } ,
- { 0x0A9C , 0x00000000 } ,
- { 0x0A9D , 0x00000000 } ,
- { 0x0A9E , 0x00000000 } ,
- { 0x0A9F , 0x0000006E|((0x2c0)<<8) } ,
- { 0x0AA0 , 0x00000000|((0x2c0)<<16)|((0x2c0)<<0) } ,
- { 0x0AA1 , 0x00000000|((0x2c0)<<16)|((0x2c0)<<0) } ,
- { 0x0AA2 , 0x00000000|((0x2c0)<<0) } ,
- { 0x0AA3 , 0x42080010 } ,
- { 0x0AA4 , 0x00000003 } ,
- { 0xFFFFFFFF , 0xFFFFFFFF }
-};
-static const uint32_t DDR_PHY_ADR_G_REGSET[128][2] =
-{
- { 0x0B80 , 0x00000001 } ,
- { 0x0B81 , 0x00000000 } ,
- { 0x0B82 , 0x00000005 } ,
- { 0x0B83 , 0x04000F00 } ,
- { 0x0B84 , 0x00020040 } ,
- { 0x0B85 , 0x00020055 } ,
- { 0x0B86 , 0x00000000 } ,
- { 0x0B89 , 0x00000050 } ,
- { 0x0B8A , 0x00000000 } ,
- { 0x0B8B , 0x01010100 } ,
- { 0x0B8C , 0x00000600 } ,
- { 0x0B8D , 0x50640000 } ,
- { 0x0B8E , 0x01421142 } ,
- { 0x0B8F , 0x00000142 } ,
- { 0x0B90 , 0x00000000 } ,
- { 0x0B91 , ((0x00000F19)<<8) | 0x0 } ,
- { 0x0B92 , ((0x00000F19)<<16)|(0x00000F19) } ,
- { 0x0B93 , ((0x00000F19)<<16)|(0x00000F19) } ,
- { 0x0B94 , 0x00000003 } ,
- { 0x0B95 , 0x00000000|((0x2c0)<<8) } ,
- { 0x0B96 , 0x00000000|((0x2c0)<<16)|((0x2c0)<<0) } ,
- { 0x0B97 , 0x00000000|((0x2c0)<<0) } ,
- { 0x0B98 , 0x00001000|((0x00000B42)<<16) | ((0x00000B42)<<0) } ,
- { 0x0B99 , 0x00000000|((0x00000B42)<<0) } ,
- { 0x0B9C , 0x05020000 } ,
- { 0x0B9D , 0x00000000|(0) } ,
- { 0x0B9E , 0x00007F6E|((((0x9F)>>0)&0x1)<<17) } ,
- { 0x0B9F , 0x007F007F|((((0x9F)>>2)&0x1)<<26) | ((((0x9F)>>1)&0x1)<<9) } ,
- { 0x0BA0 , 0x00007F6E|((((0x9F)>>3)&0x1)<<17) } ,
- { 0x0BA1 , 0x00007F6E|((((0x9F)>>4)&0x1)<<18) } ,
- { 0x0BA2 , (0x0001554F) | 0x00020000 } ,
- { 0x0BA3 , (0x0001554F) } ,
- { 0x0BA4 , (0x0001554F) } ,
- { 0x0BA5 , (0x0001554F) } ,
- { 0x0BA6 , (0x0001554F) } ,
- { 0x0BA7 , 0x00003FEE | ((((0x9F)>>5)&0x1)<<17) } ,
- { 0x0BA8 , (0x0001554F) } ,
- { 0x0BA9 , 0x00003FEE | ((((0x9F)>>6)&0x1)<<17) } ,
- { 0x0BAA , (0x0001554F) } ,
- { 0x0BAB , 0x00007F6E | ((((0x9F)>>7)&0x1)<<17) } ,
- { 0x0BAC , (0x0001554F) } ,
- { 0x0BAD , 0x00000000 } ,
- { 0x0BAE , 0x00000000 } ,
- { 0x0BAF , 0x00000000 } ,
- { 0x0BB0 , 0x75000000 } ,
- { 0x0BB1 , 0x00000000 } ,
- { 0x0BB2 , 0x00000000 } ,
- { 0x0BB3 , 0x0000061F } ,
- { 0x0BB6 , 0x00000000 } ,
- { 0x0BB7 , 0x00000000 } ,
- { 0x0BB8 , 0x00000000 } ,
- { 0x0BB9 , 0x00000000 } ,
- { 0x0BBB , 0x00000000 } ,
- { 0x0BBC , 0x06E40000 } ,
- { 0x0BBD , 0x00000000 } ,
- { 0x0BBE , 0x00000000 } ,
- { 0x0BBF , 0x00020000 } ,
- { 0xFFFFFFFF , 0xFFFFFFFF }
-};
-static const uint32_t DDR_PI_REGSET[255 +1][2] =
-{
- { 0x0200 , 0x00000B00 } ,
- { 0x0201 , 0x00000100 } ,
- { 0x0202 , 0x00000000 } ,
- { 0x0203 , 0x0000ffff } ,
- { 0x0204 , 0x00000000 } ,
- { 0x0205 , 0x0000ffff } ,
- { 0x0206 , 0x00000000 } ,
- { 0x0207 , 0x008Cffff } ,
- { 0x0208 , 0x00000200 } ,
- { 0x0209 , 0x00000200 } ,
- { 0x020A , 0x00000200 } ,
- { 0x020B , 0x00000200 } ,
- { 0x020C , 0x0000304C } ,
- { 0x020D , 0x00000200 } ,
- { 0x020E , 0x00000200 } ,
- { 0x020F , 0x00000200 } ,
- { 0x0210 , 0x00000200 } ,
- { 0x0211 , 0x0000304C } ,
- { 0x0212 , 0x00000200 } ,
- { 0x0213 , 0x00000200 } ,
- { 0x0214 , 0x00000200 } ,
- { 0x0215 , 0x00000200 } ,
- { 0x0216 , 0x00010000 } ,
- { 0x0217 , 0x00000003 } ,
- { 0x0218 , 0x01000001 } ,
- { 0x0219 , 0x00000000 } ,
- { 0x021A , 0x00000000 } ,
- { 0x021B , 0x00000000 } ,
- { 0x021C , 0x00000000 } ,
- { 0x021D , 0x00000000 } ,
- { 0x021E , 0x00000000 } ,
- { 0x021F , 0x00000000 } ,
- { 0x0220 , 0x00000000 } ,
- { 0x0221 , 0x00000000 } ,
- { 0x0222 , 0x00000000 } ,
- { 0x0223 , 0x00000000 } ,
- { 0x0224 , 0x00000000 } ,
- { 0x0225 , 0x00000000 } ,
- { 0x0226 , 0x00000000 } ,
- { 0x0227 , 0x00000000 } ,
- { 0x0228 , 0x00000000 } ,
- { 0x0229 , 0x00000101|(((0xF & 0x0f) << 24)) } ,
- { 0x022A , 0x08492D25 } ,
- { 0x022B , 0x00000000|((0x0e)<<24)|(0x0C<<16)|(0x04<<0) } ,
- { 0x022C , 0x00000000|((0x0e)<<16)|(0x50<<8) } ,
- { 0x022D , 0x00000200|(0x50<<0) } ,
- { 0x022E , 0x00460003 } ,
- { 0x022F , 0x182600CF } ,
- { 0x0230 , 0x182600CF } ,
- { 0x0231 , 0x00000005 } ,
- { 0x0234 , 0x00000000 } ,
- { 0x0235 , 0x00000000 } ,
- { 0x0236 , 0x00000000 } ,
- { 0x0237 , 0x00000000 } ,
- { 0x0238 , 0x00000000 } ,
- { 0x0239 , 0x01000000 } ,
- { 0x023A , 0x00040404 } ,
- { 0x023B , 0x01280A00 } ,
- { 0x023C , 0x00000000 } ,
- { 0x023D , 0x00000000| ((0xF & 0x0f) << 16 ) } ,
- { 0x023E , 0x00001803 } ,
- { 0x023F , 0x00000000 } ,
- { 0x0240 , 0x00000000 } ,
- { 0x0241 , 0x00060002 } ,
- { 0x0242 , 0x00010001 } ,
- { 0x0243 , 0x01000101 } ,
- { 0x0244 , 0x04020201 } ,
- { 0x0245 , 0x00080804 } ,
- { 0x0246 , 0x00000000 } ,
- { 0x0247 , 0x08030000 } ,
- { 0x0248 , 0x15150408 } ,
- { 0x0249 , 0x00000000 } ,
- { 0x024A , 0x00000000 } ,
- { 0x024B , 0x00000000 } ,
- { 0x024C , 0x00000000|((0xF & 0x0f) << 16 ) | ((0xF & 0x0f) << 8 ) } ,
- { 0x024D , 0x0000001E } ,
- { 0x024E , 0x00000000 } ,
- { 0x024F , 0x01010300 } ,
- { 0x0250 , 0x00000000 } ,
- { 0x0251 , 0x00000000 } ,
- { 0x0252 , 0x01000000 } ,
- { 0x0253 , 0x00010101 } ,
- { 0x0254, ((0x0e)<<16)|((0x0e)<<8)|((0x0e)<<0)},
- { 0x0255, ((0x0c)<<16)|((0x0c)<<8)|((0x0c)<<0)},
- { 0x0256 , 0x02060601 } ,
- { 0x0257 , 0x00000000 } ,
- { 0x0258 , 0x00000003 } ,
- { 0x0259 , 0x00181700|((0x3 & 0x0f) << 0 ) } ,
- { 0x025A , 0x00280006 } ,
- { 0x025B , 0x00280016 } ,
- { 0x025C , 0x00000016 } ,
- { 0x025D , 0x00000000 } ,
- { 0x025E , 0x00000000 } ,
- { 0x025F , 0x00000000 } ,
- { 0x0260 , 0x140A0000 } ,
- { 0x0261 , 0x0005010A } ,
- { 0x0262 , 0x03018D03 } ,
- { 0x0263 , 0x010A018D } ,
- { 0x0264 , 0x00060100 } ,
- { 0x0265 , 0x01000006 } ,
- { 0x0266 , 0x018E018E } ,
- { 0x0267 , 0x018E018E } ,
- { 0x0268 , 0x1E1A018E } ,
- { 0x0269 , 0x10010204 } ,
- { 0x026A , 0x09090650 } ,
- { 0x026B , 0x20000202 } ,
- { 0x026C , 0x00201000 } ,
- { 0x026D , 0x00201000 } ,
- { 0x026E , 0x04041000 } ,
- { 0x026F , 0x18020100 } ,
- { 0x0270 , 0x00010018 } ,
- { 0x0271 , 0x004B004A } ,
- { 0x0272 , 0x00000000|(((0x11))<<24)|((0xF & 0x0f) << 16 ) } ,
- { 0x0273 , 0x01020200|(((0x11))<<0) } ,
- { 0x0274 , 0x34000000 } ,
- { 0x0275 , 0x00000000 } ,
- { 0x0276 , 0x00000000 } ,
- { 0x0277 , 0x00010000 } ,
- { 0x0278 , (0xd4<<8) } ,
- { 0x0279 , (0x31<<16)|(0x2e<<0) } ,
- { 0x027A , (((0x11))<<16)|(((0x11))<<8)|(((0x36))<<0) } ,
- { 0x027B , (0x2e<<16)|(0xd4<<0) } ,
- { 0x027C , (((0x11))<<24)|(((0x36))<<16)|(0x31<<0) } ,
- { 0x027D , (0xd4<<8)|(((0x11))<<0) } ,
- { 0x027E , (0x31<<16)|(0x2e<<0) } ,
- { 0x027F , (((0x11))<<16)|(((0x11))<<8)|(((0x36))<<0) } ,
- { 0x0280 , (0x2e<<16)|(0xd4<<0) } ,
- { 0x0281 , (((0x11))<<24)|(((0x36))<<16)|(0x31<<0) } ,
- { 0x0282 , (0xd4<<8)|(((0x11))<<0) } ,
- { 0x0283 , (0x31<<16)|(0x2e<<0) } ,
- { 0x0284 , (((0x11))<<16)|(((0x11))<<8)|(((0x36))<<0) } ,
- { 0x0285 , (0x2e<<16)|(0xd4<<0) } ,
- { 0x0286 , (((0x11))<<24)|(((0x36))<<16)|(0x31<<0) } ,
- { 0x0287 , (0xd4<<16)|(((0x11))<<0) } ,
- { 0x0288 , (0x31<<16)|(0x2e<<0) } ,
- { 0x0289 , (((0x11))<<16)|(((0x11))<<8)|(((0x36))<<0) } ,
- { 0x028A , (0x2e<<16)|(0xd4<<0) } ,
- { 0x028B , (((0x11))<<24)|(((0x36))<<16)|(0x31<<0) } ,
- { 0x028C , (0xd4<<8)|(((0x11))<<0) } ,
- { 0x028D , (0x31<<16)|(0x2e<<0) } ,
- { 0x028E , (((0x11))<<16)|(((0x11))<<8)|(((0x36))<<0) } ,
- { 0x028F , (0x2e<<16)|(0xd4<<0) } ,
- { 0x0290 , (((0x11))<<24)|(((0x36))<<16)|(0x31<<0) } ,
- { 0x0291 , (0xd4<<8)|(((0x11))<<0) } ,
- { 0x0292 , (0x31<<16)|(0x2e<<0) } ,
- { 0x0293 , (((0x11))<<16)|(((0x11))<<8)|(((0x36))<<0) } ,
- { 0x0294 , (0x2e<<16)|(0xd4<<8) } ,
- { 0x0295 , (((0x11))<<24)|(((0x36))<<16)|(0x31<<0) } ,
- { 0x0296 , 0x02000000|(((0x11))<<0) } ,
- { 0x0297 , (0x018D<<16)|(0x018D<<0) } ,
- { 0x0298 , 0x00080100|(0x0c<<24)|(0x018D<<0) } ,
- { 0x0299 , 0x040A0404 } ,
- { 0x029A , 0x0300057C } ,
- { 0x029B , 0x010A2001 } ,
- { 0x029C , 0x1D22000A|(0x0c<<8) } ,
- { 0x029D , 0x00001F12 } ,
- { 0x029E , 0x4301B344 } ,
- { 0x029F , 0x10172006 } ,
- { 0x02A0 , 0x1D220010|(0x0c<<8) } ,
- { 0x02A1 , 0x00001F12 } ,
- { 0x02A2 , 0x4301B344 } ,
- { 0x02A3 , 0x10172006 } ,
- { 0x02A4 , 0x02000210 } ,
- { 0x02A5 , 0x02000200 } ,
- { 0x02A6 , 0x02000200 } ,
- { 0x02A7 , 0x02000200 } ,
- { 0x02A8 , 0x02000200 } ,
- { 0x02A9 , 0x00000000 } ,
- { 0x02AA , 0x00000000 } ,
- { 0x02AB , 0x00000000 } ,
- { 0x02B5 , 0x00000400 } ,
- { 0x02B6 , 0x15141312 } ,
- { 0x02B7 , 0x11100F0E } ,
- { 0x02B8 , 0x080B0C0D } ,
- { 0x02B9 , 0x05040A09 } ,
- { 0x02BA , 0x01000706 } ,
- { 0x02BB , 0x00000302 } ,
- { 0x02BC , 0x01030201 } ,
- { 0x02BD , 0x00008C00 } ,
- { 0x02BE , 0x00000578 } ,
- { 0x02BF , 0x0000304C } ,
- { 0x02C0 , 0x0001E2F8 } ,
- { 0x02C1 , 0x0000304C } ,
- { 0x02C2 , 0x0001E2F8 } ,
- { 0x02C3 , 0x08000000 } ,
- { 0x02C4 , 0x00000100 } ,
- { 0x02C5 , 0x00000000 } ,
- { 0x02C6 , 0x00000000 } ,
- { 0x02C7 , 0x00000000 } ,
- { 0x02C8 , 0x00000000 } ,
- { 0x02C9 , 0x00000002 } ,
- { 0xFFFFFFFF , 0xFFFFFFFF }
-};
-static const uint32_t DDR_BOARD_SWAP[BOARDNUM][DRAM_CH_CNT][0 +1][2] = {
-{
-{
- { 0xFFFFFFFF , 0xFFFFFFFF }
-}
-,
-{
- { 0xFFFFFFFF , 0xFFFFFFFF }
-}
-}
-,
-{
-{
- { 0xFFFFFFFF , 0xFFFFFFFF }
-},
-{
- { 0xFFFFFFFF , 0xFFFFFFFF }
-}
-}
-};
-
-#endif /* __INIT_DRAM_TBL_M3_ES10_*/
diff --git a/plat/renesas/rcar/ddr/boot_init_dram.c b/plat/renesas/rcar/ddr/boot_init_dram.c
index a29c28b..8627450 100644
--- a/plat/renesas/rcar/ddr/boot_init_dram.c
+++ b/plat/renesas/rcar/ddr/boot_init_dram.c
@@ -28,103 +28,3003 @@
  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  * POSSIBILITY OF SUCH DAMAGE.
  */
-
 #include <stdint.h>
-#include <debug.h>
+#include <string.h>
+#include <stdio.h>
 #include <mmio.h>
+#include <debug.h>
+#include "ddr_regdef.h"
+#include "init_dram_tbl_h3.h"
+#include "init_dram_tbl_m3.h"
+#include "boot_init_dram_regdef.h"
 #include "boot_init_dram.h"
-#if RCAR_LSI == RCAR_H3	/* H3 */
-  #include "H3/ES10/boot_init_dram_h3_es10.h"
-  #include "H3/WS11/boot_init_dram_h3_ws11.h"
+#include "dram_sub_func.h"
+#include "micro_wait.h"
+
+#define DDR_BACKUPMODE
+ #define FATAL_MSG(x) NOTICE(x)
+/*******************************************************************************
+ *	variables
+ ******************************************************************************/
+static uint32_t Prr_Product;
+static uint32_t Prr_Cut;
+char *pRCAR_DDR_VERSION;
+uint32_t _cnf_BOARDTYPE;
+static uint32_t *pDDR_REGDEF_TBL;
+static uint32_t brd_clk;
+static uint32_t brd_clkdiv;
+static uint32_t ddr_mbps;
+static uint32_t ddr_mbpsdiv;
+static uint32_t ddr_tccd;
+static struct _boardcnf Boardcnf;
+uint32_t ddr_phyvalid;
+uint32_t ddr_density[DRAM_CH_CNT][CS_CNT];
+static uint32_t ch_have_this_cs[CS_CNT];
+static uint32_t rdqdm_dly[DRAM_CH_CNT][CS_CNT][SLICE_CNT*2][9];
+static uint32_t rdqdm_le[DRAM_CH_CNT][CS_CNT][SLICE_CNT*2][9];
+static uint32_t rdqdm_te[DRAM_CH_CNT][CS_CNT][SLICE_CNT*2][9];
+static uint32_t rdqdm_nw[DRAM_CH_CNT][CS_CNT][SLICE_CNT*2][9];
+static uint32_t rdqdm_win[DRAM_CH_CNT][CS_CNT][SLICE_CNT];
+static uint32_t rdqdm_st[DRAM_CH_CNT][CS_CNT][SLICE_CNT*2];
+
+static uint32_t wdqdm_le[DRAM_CH_CNT][CS_CNT][SLICE_CNT][9];
+static uint32_t wdqdm_te[DRAM_CH_CNT][CS_CNT][SLICE_CNT][9];
+static uint32_t wdqdm_dly[DRAM_CH_CNT][CS_CNT][SLICE_CNT][9];
+static uint32_t wdqdm_st[DRAM_CH_CNT][CS_CNT][SLICE_CNT];
+static uint32_t wdqdm_win[DRAM_CH_CNT][CS_CNT][SLICE_CNT];
+static uint32_t max_density;
+static uint32_t max_cs;
+static uint32_t ddr0800_mul;
+static uint32_t ddr_mul;
+static uint32_t ddr_mbps;
+static uint32_t DDR_PHY_SLICE_REGSET_OFS;
+static uint32_t DDR_PHY_ADR_V_REGSET_OFS;
+static uint32_t DDR_PHY_ADR_I_REGSET_OFS;
+static uint32_t DDR_PHY_ADR_G_REGSET_OFS;
+static uint32_t DDR_PI_REGSET_OFS;
+static uint32_t DDR_PHY_SLICE_REGSET_SIZE;
+static uint32_t DDR_PHY_ADR_V_REGSET_SIZE;
+static uint32_t DDR_PHY_ADR_I_REGSET_SIZE;
+static uint32_t DDR_PHY_ADR_G_REGSET_SIZE;
+static uint32_t DDR_PI_REGSET_SIZE;
+static uint32_t DDR_PHY_SLICE_REGSET_NUM;
+static uint32_t DDR_PHY_ADR_V_REGSET_NUM;
+static uint32_t DDR_PHY_ADR_I_REGSET_NUM;
+static uint32_t DDR_PHY_ADR_G_REGSET_NUM;
+static uint32_t DDR_PI_REGSET_NUM;
+static uint32_t	DDR_PHY_ADR_I_NUM;
+#define DDR_PHY_REGSET_MAX 128
+#define DDR_PI_REGSET_MAX 256
+static uint32_t _cnf_DDR_PHY_SLICE_REGSET[DDR_PHY_REGSET_MAX];
+static uint32_t _cnf_DDR_PHY_ADR_V_REGSET[DDR_PHY_REGSET_MAX];
+static uint32_t _cnf_DDR_PHY_ADR_I_REGSET[DDR_PHY_REGSET_MAX];
+static uint32_t _cnf_DDR_PHY_ADR_G_REGSET[DDR_PHY_REGSET_MAX];
+static uint32_t _cnf_DDR_PI_REGSET[DDR_PI_REGSET_MAX];
+static uint32_t Pll3Mode;
+#ifdef DDR_BACKUPMODE
+uint32_t ddrBackup;
 #endif
-#if RCAR_LSI == RCAR_M3	/* M3 */
-  #include "M3/boot_init_dram_m3_es10.h"
+
+#define _reg_PHY_RX_CAL_X_NUM 11
+static const uint32_t _reg_PHY_RX_CAL_X[_reg_PHY_RX_CAL_X_NUM] = {
+	_reg_PHY_RX_CAL_DQ0,
+	_reg_PHY_RX_CAL_DQ1,
+	_reg_PHY_RX_CAL_DQ2,
+	_reg_PHY_RX_CAL_DQ3,
+	_reg_PHY_RX_CAL_DQ4,
+	_reg_PHY_RX_CAL_DQ5,
+	_reg_PHY_RX_CAL_DQ6,
+	_reg_PHY_RX_CAL_DQ7,
+	_reg_PHY_RX_CAL_DM,
+	_reg_PHY_RX_CAL_DQS,
+	_reg_PHY_RX_CAL_FDBK
+};
+
+#define _reg_PHY_CLK_WRX_SLAVE_DELAY_NUM 10
+static const uint32_t _reg_PHY_CLK_WRX_SLAVE_DELAY[_reg_PHY_CLK_WRX_SLAVE_DELAY_NUM] = {
+	_reg_PHY_CLK_WRDQ0_SLAVE_DELAY,
+	_reg_PHY_CLK_WRDQ1_SLAVE_DELAY,
+	_reg_PHY_CLK_WRDQ2_SLAVE_DELAY,
+	_reg_PHY_CLK_WRDQ3_SLAVE_DELAY,
+	_reg_PHY_CLK_WRDQ4_SLAVE_DELAY,
+	_reg_PHY_CLK_WRDQ5_SLAVE_DELAY,
+	_reg_PHY_CLK_WRDQ6_SLAVE_DELAY,
+	_reg_PHY_CLK_WRDQ7_SLAVE_DELAY,
+	_reg_PHY_CLK_WRDM_SLAVE_DELAY,
+	_reg_PHY_CLK_WRDQS_SLAVE_DELAY
+};
+#define _reg_PHY_RDDQS_X_FALL_SLAVE_DELAY_NUM 9
+static const uint32_t _reg_PHY_RDDQS_X_FALL_SLAVE_DELAY[_reg_PHY_RDDQS_X_FALL_SLAVE_DELAY_NUM] = {
+	_reg_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DM_FALL_SLAVE_DELAY
+};
+#define _reg_PHY_RDDQS_X_RISE_SLAVE_DELAY_NUM 9
+static const uint32_t _reg_PHY_RDDQS_X_RISE_SLAVE_DELAY[_reg_PHY_RDDQS_X_RISE_SLAVE_DELAY_NUM] = {
+	_reg_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY,
+	_reg_PHY_RDDQS_DM_RISE_SLAVE_DELAY
+};
+
+#define _reg_PHY_PAD_TERM_X_NUM 8
+static const uint32_t _reg_PHY_PAD_TERM_X[_reg_PHY_PAD_TERM_X_NUM] = {
+	_reg_PHY_PAD_FDBK_TERM,
+	_reg_PHY_PAD_DATA_TERM,
+	_reg_PHY_PAD_DQS_TERM,
+	_reg_PHY_PAD_ADDR_TERM,
+	_reg_PHY_PAD_CLK_TERM,
+	_reg_PHY_PAD_CKE_TERM,
+	_reg_PHY_PAD_RST_TERM,
+	_reg_PHY_PAD_CS_TERM
+};
+
+#define _reg_PHY_CLK_CACS_SLAVE_DELAY_X_NUM 10
+static const uint32_t _reg_PHY_CLK_CACS_SLAVE_DELAY_X[_reg_PHY_CLK_CACS_SLAVE_DELAY_X_NUM] = {
+	_reg_PHY_ADR0_CLK_WR_SLAVE_DELAY,
+	_reg_PHY_ADR1_CLK_WR_SLAVE_DELAY,
+	_reg_PHY_ADR2_CLK_WR_SLAVE_DELAY,
+	_reg_PHY_ADR3_CLK_WR_SLAVE_DELAY,
+	_reg_PHY_ADR4_CLK_WR_SLAVE_DELAY,
+	_reg_PHY_ADR5_CLK_WR_SLAVE_DELAY,
+
+	_reg_PHY_GRP_SLAVE_DELAY_0,
+	_reg_PHY_GRP_SLAVE_DELAY_1,
+	_reg_PHY_GRP_SLAVE_DELAY_2,
+	_reg_PHY_GRP_SLAVE_DELAY_3
+};
+/*******************************************************************************
+ *	Prototypes
+ ******************************************************************************/
+static inline int32_t vch_nxt(int32_t pos);
+static void cpg_write_32(uint32_t a, uint32_t v);
+static void reset_dbsc(void);
+static void pll3_set(uint32_t on, uint32_t high);
+static void pll3_control(uint32_t on);
+static inline void dsb_sev(void);
+static void wait_dbcmd(void);
+static void send_dbcmd(uint32_t cmd);
+static uint32_t reg_ddrphy_read ( uint32_t phyno, uint32_t regadd);
+static void reg_ddrphy_write ( uint32_t phyno, uint32_t regadd, uint32_t regdata);
+static void reg_ddrphy_write_a ( uint32_t regadd, uint32_t regdata);
+static inline uint32_t ddr_regdef ( uint32_t _regdef );
+static inline uint32_t ddr_regdef_adr ( uint32_t _regdef );
+static inline uint32_t ddr_regdef_lsb ( uint32_t _regdef );
+static void ddr_setval_s ( uint32_t ch, uint32_t slice, uint32_t _regdef, uint32_t val);
+static uint32_t ddr_getval_s ( uint32_t ch, uint32_t slice, uint32_t _regdef);
+static void ddr_setval(uint32_t ch, uint32_t regdef, uint32_t val);
+static void ddr_setval_ach_s(uint32_t slice, uint32_t regdef, uint32_t val);
+static void ddr_setval_ach(uint32_t regdef, uint32_t val);
+static void ddr_setval_ach_as(uint32_t regdef, uint32_t val);
+static uint32_t ddr_getval(uint32_t ch, uint32_t regdef);
+static uint32_t ddr_getval_ach(uint32_t regdef, uint32_t *p);
+/* NOT USED
+static uint32_t ddr_getval_ach_s(uint32_t slice, uint32_t regdef, uint32_t *p);
+*/
+static uint32_t ddr_getval_ach_as(uint32_t regdef, uint32_t *p);
+static void _tblcopy(uint32_t *to, const uint32_t *from, uint32_t size);
+static void ddrtbl_setval ( uint32_t *tbl, uint32_t _regdef, uint32_t val);
+static uint32_t ddrtbl_getval ( uint32_t *tbl, uint32_t _regdef);
+static uint32_t ddrphy_regif_chk(void);
+static inline void ddrphy_regif_idle();
+static uint16_t _f_scale(uint32_t ddr_mbps, uint32_t ddr_mbpsdiv, uint32_t ps, uint16_t cyc);
+static void _f_scale_js2(uint32_t ddr_mbps, uint32_t ddr_mbpsdiv, uint16_t *js2);
+static int16_t _f_scale_adj(int16_t ps);
+static void ddrtbl_load(void);
+static void ddr_config_sub_m3(void);
+static void get_ca_swizzle( uint32_t ch, uint32_t ddr_csn, uint32_t *p_swz);
+static void ddr_config_sub_h3(void);
+static void ddr_config(void);
+static void dbsc_regset(void);
+static void dbsc_regset_post(void);
+static uint32_t dfi_init_start(void);
+static void change_lpddr4_en(uint32_t mode);
+static uint32_t set_term_code(void) ;
+static void ddr_register_set(uint32_t ch);
+static inline uint32_t wait_freqchgreq(uint32_t assert);
+static inline void set_freqchgack(uint32_t assert);
+static inline void set_dfifrequency(uint32_t freq);
+static uint32_t pll3_freq(uint32_t on);
+static void update_dly(void);
+static uint32_t pi_training_go(void);
+static uint32_t init_ddr(void);
+static uint32_t swlvl1(uint32_t ddr_csn, uint32_t reg_cs, uint32_t reg_kick);
+static void wdqdm_clr1(uint32_t ch, uint32_t ddr_csn);
+static uint32_t wdqdm_ana1(uint32_t ch, uint32_t ddr_csn);
+static uint32_t wdqdm_man1(void);
+static uint32_t wdqdm_man(void);
+static void rdqdm_clr1(uint32_t ch, uint32_t ddr_csn);
+static uint32_t rdqdm_ana1(uint32_t ch, uint32_t ddr_csn);
+static uint32_t rdqdm_man1(void);
+static uint32_t rdqdm_man(void);
+static int32_t _find_change(uint64_t val, uint32_t dir);
+static uint32_t _rx_offset_cal_updn(uint32_t code);
+static uint32_t rx_offset_cal(void);
+static void adjust_rddqs_latency(void);
+static void adjust_wpath_latency(void);
+/*******************************************************************************
+ *	load board configuration
+ ******************************************************************************/
+#include "boot_init_dram_config.c"
+/*******************************************************************************
+ *	macro for channel selection loop
+ ******************************************************************************/
+static inline int32_t vch_nxt(int32_t pos)
+{
+	int32_t posn;
+	for(posn=pos;posn<DRAM_CH_CNT; posn++){
+		if(ddr_phyvalid & (1<<posn))break;
+	}
+	return posn;
+}
+#define foreach_vch(ch) \
+for(ch=vch_nxt(0);ch<DRAM_CH_CNT;ch=vch_nxt(ch+1))
+
+#define foreach_ech(ch) \
+for(ch=0;ch<DRAM_CH_CNT;ch++)
+
+/*******************************************************************************
+ *	Printing functions
+ ******************************************************************************/
+#define MSG_LF(...) 
+
+/*******************************************************************************
+ *	clock settings, reset control
+ ******************************************************************************/
+static void cpg_write_32(uint32_t a, uint32_t v)
+{
+	mmio_write_32(CPG_CPGWPR, ~v);
+	mmio_write_32(a, v);
+}
+static void reset_dbsc(void)
+{
+	cpg_write_32(CPG_SRCR4, 0x40000000);
+	dsb_sev();
+	cpg_write_32(CPG_SRSTCLR4, 0x40000000);
+	dsb_sev();
+}
+
+static void pll3_set(uint32_t on, uint32_t high)
+{
+	uint32_t dataL;
+	/* PLL3 disable */
+	dataL = mmio_read_32(CPG_PLLECR);
+	dataL &= ~CPG_PLLECR_PLL3ST_BIT;
+	cpg_write_32(CPG_PLLECR, dataL);
+	dsb_sev();
+	if(!on) {
+		return;
+	}
+	/* PLL3 enable */
+	if(high)
+		dataL = ((ddr_mul-1)<<24);
+	else
+		dataL = ((ddr0800_mul-1)<<24);
+	cpg_write_32(CPG_PLL3CR, dataL);
+	dsb_sev();
+	dataL = mmio_read_32(CPG_PLLECR);
+	dataL |= CPG_PLLECR_PLL3ST_BIT;
+	cpg_write_32(CPG_PLLECR, dataL);
+	dsb_sev();
+	do {
+		dataL=mmio_read_32(CPG_PLLECR);
+	} while( (dataL&CPG_PLLECR_PLL3ST_BIT)==0 );
+	dsb_sev();
+	micro_wait(100);
+	return;
+}
+
+static void pll3_control(uint32_t on)
+{
+	if(on) {
+		pll3_set(1,1);
+		Pll3Mode=1;
+	} else {
+		if(PRR_PRODUCT_H3==Prr_Product)
+			pll3_set(1,0);
+		else
+			pll3_set(0,1);
+		Pll3Mode=0;
+	}
+}
+
+/*******************************************************************************
+ *	barrier
+ ******************************************************************************/
+static inline void dsb_sev(void)
+{
+	__asm__ __volatile__ ("dsb sy");
+}
+
+
+/*******************************************************************************
+ *	DDR memory register access
+ ******************************************************************************/
+static void wait_dbcmd(void)
+{
+	uint32_t dataL;
+	/* dummy read */
+	dataL = mmio_read_32(DBSC_DBCMD);
+	dsb_sev();
+	while(1)
+	{	
+		/* wait DBCMD 1=busy, 0=ready */
+		dataL = mmio_read_32(DBSC_DBWAIT);
+		dsb_sev();
+		if((dataL & 0x00000001) == 0x0)	break;
+	}
+}
+static void send_dbcmd(uint32_t cmd)
+{
+	/* dummy read */
+	wait_dbcmd();
+	mmio_write_32(DBSC_DBCMD, cmd);
+	dsb_sev();
+}
+
+/*******************************************************************************
+ *	DDRPHY register access (raw)
+ ******************************************************************************/
+static uint32_t reg_ddrphy_read ( uint32_t phyno, uint32_t regadd)
+{
+	uint32_t val,loop;
+	uint32_t loop_max;
+
+	if(Pll3Mode)
+		loop_max=2;
+	else
+		loop_max=8;
+
+	mmio_write_32(DBSC_DBPDRGA(phyno), regadd);
+	dsb_sev();
+	val = mmio_read_32(DBSC_DBPDRGA(phyno));
+	dsb_sev();
+	for(loop=0;loop<loop_max;loop++){
+		val = mmio_read_32(DBSC_DBPDRGD(phyno));
+		dsb_sev();
+	}
+	(void)val;
+	return val ;
+}
+
+static void reg_ddrphy_write ( uint32_t phyno, uint32_t regadd, uint32_t regdata)
+{
+	uint32_t val,loop;
+	uint32_t loop_max;
+
+	if(Pll3Mode)
+		loop_max=1;
+	else
+		loop_max=30;
+
+
+	mmio_write_32(DBSC_DBPDRGA(phyno), regadd);
+	dsb_sev();
+	for(loop=0;loop<loop_max;loop++){
+		val = mmio_read_32(DBSC_DBPDRGD(phyno));
+		dsb_sev();
+	}
+	mmio_write_32(DBSC_DBPDRGD(phyno),regdata);
+	dsb_sev();
+	for(loop=0;loop<loop_max;loop++){
+		val = mmio_read_32(DBSC_DBPDRGD(phyno));
+		dsb_sev();
+	}
+	(void)val;
+}
+
+static void reg_ddrphy_write_a ( uint32_t regadd, uint32_t regdata)
+{
+	uint32_t val,loop;
+	uint32_t loop_max;
+	uint32_t ch;
+
+	if(Pll3Mode)
+		loop_max=1;
+	else
+		loop_max=30;
+
+
+	foreach_vch(ch) {
+		mmio_write_32(DBSC_DBPDRGA(ch), regadd);
+	}
+	dsb_sev();
+	foreach_vch(ch) {
+		mmio_write_32(DBSC_DBPDRGD(ch),regdata);
+	}
+	dsb_sev();
+	for(loop=0;loop<loop_max;loop++){
+		val = mmio_read_32(DBSC_DBPDRGD(ch-1));
+		dsb_sev();
+	}
+	(void)val;
+}
+/*******************************************************************************
+ *	DDRPHY register access (field modify)
+ ******************************************************************************/
+static inline uint32_t ddr_regdef ( uint32_t _regdef )
+{
+	return pDDR_REGDEF_TBL[_regdef];
+}
+static inline uint32_t ddr_regdef_adr ( uint32_t _regdef )
+{
+	return DDR_REGDEF_ADR(pDDR_REGDEF_TBL[_regdef]);
+}
+static inline uint32_t ddr_regdef_lsb ( uint32_t _regdef )
+{
+	return DDR_REGDEF_LSB(pDDR_REGDEF_TBL[_regdef]);
+}
+static void ddr_setval_s ( uint32_t ch, uint32_t slice, uint32_t _regdef, uint32_t val)
+{
+	uint32_t adr;
+	uint32_t lsb;
+	uint32_t len;
+	uint32_t msk;
+	uint32_t tmp;
+	uint32_t regdef;
+	regdef = ddr_regdef(_regdef);
+	adr = DDR_REGDEF_ADR(regdef)+0x80*slice;
+	len = DDR_REGDEF_LEN(regdef);
+	lsb = DDR_REGDEF_LSB(regdef);
+	if(len==0x20)
+		msk = 0xffffffff;
+	else
+		msk = ((1U<<len)-1)<<lsb;
+
+	tmp = reg_ddrphy_read(ch, adr);
+	tmp = (tmp & (~msk)) | ((val<<lsb) & msk);
+	reg_ddrphy_write(ch, adr, tmp);
+}
+
+static uint32_t ddr_getval_s ( uint32_t ch, uint32_t slice, uint32_t _regdef)
+{
+	uint32_t adr;
+	uint32_t lsb;
+	uint32_t len;
+	uint32_t msk;
+	uint32_t tmp;
+	uint32_t regdef;
+	regdef = ddr_regdef(_regdef);
+	adr = DDR_REGDEF_ADR(regdef)+0x80*slice;
+	len = DDR_REGDEF_LEN(regdef);
+	lsb = DDR_REGDEF_LSB(regdef);
+	if(len==0x20)
+		msk = 0xffffffff;
+	else
+		msk = ((1U<<len)-1);
+
+	tmp = reg_ddrphy_read(ch, adr);
+	tmp = (tmp >> lsb) & msk;
+
+	return tmp;
+}
+
+static void ddr_setval(uint32_t ch, uint32_t regdef, uint32_t val)
+{
+	ddr_setval_s(ch, 0, regdef, val);
+}
+
+static void ddr_setval_ach_s(uint32_t slice, uint32_t regdef, uint32_t val)
+{
+	uint32_t ch;
+	foreach_vch(ch)
+		ddr_setval_s(ch, slice, regdef, val);
+}
+
+static void ddr_setval_ach(uint32_t regdef, uint32_t val)
+{
+	ddr_setval_ach_s(0,regdef, val);
+}
+
+static void ddr_setval_ach_as(uint32_t regdef, uint32_t val)
+{
+	uint32_t slice;
+	for(slice=0;slice<SLICE_CNT;slice++) 
+		ddr_setval_ach_s(slice, regdef, val);
+}
+
+static uint32_t ddr_getval(uint32_t ch, uint32_t regdef)
+{
+	return ddr_getval_s(ch, 0, regdef);
+}
+
+static uint32_t ddr_getval_ach(uint32_t regdef, uint32_t *p)
+{
+	uint32_t ch;
+	foreach_vch(ch)
+		p[ch] = ddr_getval_s(ch, 0, regdef);
+	return p[0];
+}
+/* NOT_USED
+static uint32_t ddr_getval_ach_s(uint32_t slice, uint32_t regdef, uint32_t *p)
+{
+	uint32_t ch;
+	foreach_vch(ch)
+		p[ch] = ddr_getval_s(ch, slice, regdef);
+	return p[0];
+}
+*/
+
+static uint32_t ddr_getval_ach_as(uint32_t regdef, uint32_t *p)
+{
+	uint32_t ch, slice;
+	uint32_t *pp;
+	pp = p;
+	foreach_vch(ch)
+		for(slice=0; slice<SLICE_CNT; slice++)
+			*pp++ = ddr_getval_s(ch, slice, regdef);
+	return p[0];
+}
+
+/*******************************************************************************
+ *	handling functions for setteing ddrphy value table
+ ******************************************************************************/
+static void _tblcopy(uint32_t *to, const uint32_t *from, uint32_t size)
+{
+	uint32_t i;
+	for (i=0;i<size;i++) {
+		to[i] = from[i];
+	}
+}
+
+static void ddrtbl_setval ( uint32_t *tbl, uint32_t _regdef, uint32_t val)
+{
+	uint32_t adr;
+	uint32_t lsb;
+	uint32_t len;
+	uint32_t msk;
+	uint32_t tmp;
+	uint32_t adrmsk;
+	uint32_t regdef;
+	regdef = ddr_regdef(_regdef);
+	adr = DDR_REGDEF_ADR(regdef);
+	len = DDR_REGDEF_LEN(regdef);
+	lsb = DDR_REGDEF_LSB(regdef);
+	if(len==0x20)
+		msk = 0xffffffff;
+	else
+		msk = ((1U<<len)-1)<<lsb;
+
+	if(adr<0x400){
+		adrmsk = 0xff;
+	} else {
+		adrmsk = 0x7f;
+	}
+
+	tmp = tbl[adr & adrmsk];
+	tmp = (tmp & (~msk)) | ((val<<lsb) & msk);
+	tbl[adr & adrmsk] = tmp;
+}
+
+static uint32_t ddrtbl_getval ( uint32_t *tbl, uint32_t _regdef)
+{
+	uint32_t adr;
+	uint32_t lsb;
+	uint32_t len;
+	uint32_t msk;
+	uint32_t tmp;
+	uint32_t adrmsk;
+	uint32_t regdef;
+	regdef = ddr_regdef(_regdef);
+	adr = DDR_REGDEF_ADR(regdef);
+	len = DDR_REGDEF_LEN(regdef);
+	lsb = DDR_REGDEF_LSB(regdef);
+	if(len==0x20)
+		msk = 0xffffffff;
+	else
+		msk = ((1U<<len)-1);
+
+	if(adr<0x400){
+		adrmsk = 0xff;
+	} else {
+		adrmsk = 0x7f;
+	}
+
+	tmp = tbl[adr & adrmsk];
+	tmp = (tmp >> lsb) & msk;
+
+	return tmp;
+}
+
+/*******************************************************************************
+ *	DDRPHY register access handling
+ ******************************************************************************/
+static uint32_t ddrphy_regif_chk(void)
+{
+	uint32_t tmp_ach[DRAM_CH_CNT];
+	uint32_t ch;
+	uint32_t err;
+	const uint32_t PI_VERSION_CODE=0x2041;
+
+	ddr_getval_ach(_reg_PI_VERSION, (uint32_t *)tmp_ach);
+	err = 0;
+	foreach_vch(ch) {
+		if(PI_VERSION_CODE!=tmp_ach[ch]) 
+			err = 1;
+	}
+	return err;
+}
+static inline void ddrphy_regif_idle()
+{
+	uint32_t ch;
+	foreach_vch(ch) {
+		mmio_write_32(DBSC_DBPDRGA(ch), ddr_regdef_adr(_reg_PI_INT_STATUS));
+	}
+	dsb_sev();
+}
+
+/*******************************************************************************
+ *	functions and parameters for timing setting
+ ******************************************************************************/
+struct _jedec_spec1 {
+	uint16_t fx3;
+	uint8_t RLwoDBI;
+	uint8_t RLwDBI;
+	uint8_t WL;
+	uint8_t nWR;
+	uint8_t nRTP;
+	uint8_t MR1;
+	uint8_t MR2;
+};
+#define JS1_USABLEC_SPEC_LO 2
+#define JS1_USABLEC_SPEC_HI 5
+#define JS1_FREQ_TBL_NUM 8
+#define JS1_MR1(f) (0x84 | ((f)<<4))
+#define JS1_MR2(f) (0x00 | ((f)<<3) | (f))
+const struct _jedec_spec1 js1[JS1_FREQ_TBL_NUM] = {
+/*A	{  800,  6,  6,  4,  6 , 8, JS1_MR1(0), JS1_MR2(0) },   533.333Mbps*/
+/*A	{ 1600, 10, 12,  6, 10 , 8, JS1_MR1(1), JS1_MR2(1) },  1066.666Mbps*/
+/*A	{ 2400, 14, 16,  8, 16 , 8, JS1_MR1(2), JS1_MR2(2) },  1600.000Mbps*/
+/*B*/	{  800,  6,  6,  4,  6 , 8, JS1_MR1(0), JS1_MR2(0)|0x40 }, /*  533.333Mbps*/
+/*B*/	{ 1600, 10, 12,  8, 10 , 8, JS1_MR1(1), JS1_MR2(1)|0x40 }, /* 1066.666Mbps*/
+/*B*/	{ 2400, 14, 16, 12, 16 , 8, JS1_MR1(2), JS1_MR2(2)|0x40 }, /* 1600.000Mbps*/
+/*A*/	{ 3200, 20, 22, 10, 20 , 8, JS1_MR1(3), JS1_MR2(3) }, /* 2133.333Mbps*/
+/*A*/	{ 4000, 24, 28, 12, 24 ,10, JS1_MR1(4), JS1_MR2(4) }, /* 2666.666Mbps*/
+/*A*/	{ 4800, 28, 32, 14, 30 ,12, JS1_MR1(5), JS1_MR2(5) }, /* 3200.000Mbps*/
+/*A*/	{ 5600, 32, 36, 16, 34 ,14, JS1_MR1(6), JS1_MR2(6) }, /* 3733.333Mbps*/
+/*A*/	{ 6400, 36, 40, 18, 40 ,16, JS1_MR1(7), JS1_MR2(7) }  /* 4266.666Mbps*/
+};
+
+struct _jedec_spec2 {
+	uint16_t ps;
+	uint16_t cyc;
+};
+
+#define JS2_tSR 0
+#define JS2_tXP 1
+#define JS2_tRTP 2
+#define JS2_tRCD 3
+#define JS2_tRPpb 4
+#define JS2_tRPab 5
+#define JS2_tRAS 6
+#define JS2_tWR 7
+#define JS2_tWTR 8
+#define JS2_tRRD 9
+#define JS2_tPPD 10
+#define JS2_tFAW 11
+#define JS2_tDQSCK 12
+#define JS2_tCKEHCMD 13
+#define JS2_tCKELCMD 14
+#define JS2_tCKELPD 15
+#define JS2_tMRR 16
+#define JS2_tMRW 17
+#define JS2_tMRD 18
+#define JS2_tZQCALns 19
+#define JS2_tZQLAT 20
+#define JS2_tIEdly 21
+#define JS2_TBLCNT 22
+
+#define JS2_tRCpb (JS2_TBLCNT)
+#define JS2_tRCab (JS2_TBLCNT+1)
+#define JS2_tRFCpb (JS2_TBLCNT+2)
+#define JS2_tRFCab (JS2_TBLCNT+3)
+#define JS2_CNT (JS2_TBLCNT+4)
+
+#define JS2_DERATE 0
+const struct _jedec_spec2 jedec_spec2[2][JS2_TBLCNT] = {
+	{
+/*tSR   */	{ 15000 , 3 },
+/*tXP   */	{  7500 , 3 },
+/*tRTP  */	{  7500 , 8 },
+/*tRCD  */	{ 18000 , 4 },
+/*tRPpb */	{ 18000 , 3 },
+/*tRPab */	{ 21000 , 3 },
+/*tRAS  */	{ 42000 , 3 },
+/*tWR   */	{ 18000 , 4 },
+/*tWTR  */	{ 10000 , 8 },
+/*tRRD  */	{ 10000 , 4 },
+/*tPPD  */	{     0 , 0 },
+/*tFAW  */	{ 40000 , 0 },
+/*tDQSCK*/	{  3500 , 0 },
+/*tCKEHCMD*/	{  7500 , 3 },
+/*tCKELCMD*/	{  7500 , 3 },
+/*tCKELPD*/	{  7500 , 3 },
+/*tMRR*/	{     0 , 8 },
+/*tMRW*/	{ 10000 ,10 },
+/*tMRD*/	{ 14000 ,10 },
+/*tZQCALns*/	{  1000 ,10 },
+/*tZQLAT*/	{ 30000 ,10 },
+/*tIEdly*/	{ 10000 , 0 }
+	},{
+/*tSR   */	{ 15000 , 3 },
+/*tXP   */	{  7500 , 3 },
+/*tRTP  */	{  7500 , 8 },
+/*tRCD  */	{ 19875 , 4 },
+/*tRPpb */	{ 19875 , 3 },
+/*tRPab */	{ 22875 , 3 },
+/*tRAS  */	{ 43875 , 3 },
+/*tWR   */	{ 18000 , 4 },
+/*tWTR  */	{ 10000 , 8 },
+/*tRRD  */	{ 10000 , 4 },
+/*tPPD  */	{     0 , 0 },
+/*tFAW  */	{ 40000 , 0 },
+/*tDQSCK*/	{  3600 , 0 },
+/*tCKEHCMD*/	{  7500 , 3 },
+/*tCKELCMD*/	{  7500 , 3 },
+/*tCKELPD*/	{  7500 , 3 },
+/*tMRR*/	{     0 , 8 },
+/*tMRW*/	{ 10000 ,10 },
+/*tMRD*/	{ 14000 ,10 },
+/*tZQCALns*/	{  1000 ,10 },
+/*tZQLAT*/	{ 30000 ,10 },
+/*tIEdly*/	{ 10000 , 0 }
+	}
+};
+
+/* pb, ab */
+const uint16_t jedec_spec2_tRFC_pb_ab[2][7] = {
+/*	4Gb, 6Gb, 8Gb,12Gb, 16Gb, 24Gb(TBD), 32Gb(TBD)	*/
+	{
+	 60,  90,  90, 140, 140, 280, 280
+	},
+	{
+	130, 180, 180, 280, 280, 560, 560
+	}
+};
+
+static uint32_t js1_ind;
+static uint16_t js2[JS2_CNT];
+static uint8_t RL;
+static uint8_t WL;
+
+static uint16_t _f_scale(uint32_t ddr_mbps, uint32_t ddr_mbpsdiv, uint32_t ps, uint16_t cyc)
+{
+	uint32_t tmp;
+	uint32_t div;
+	tmp = ps * ddr_mbps;
+	div = tmp / (2000000 * ddr_mbpsdiv);
+	if(tmp != (div*2000000*ddr_mbpsdiv))
+		div = div + 1;
+	
+	if(div>cyc)
+		return (uint16_t)div;
+	return cyc;
+}
+
+static void _f_scale_js2(uint32_t ddr_mbps, uint32_t ddr_mbpsdiv, uint16_t *js2)
+{
+	int i;
+	for(i=0;i<JS2_TBLCNT;i++) {
+		js2[i] = _f_scale(ddr_mbps, ddr_mbpsdiv,
+			1UL*jedec_spec2[JS2_DERATE][i].ps,
+			jedec_spec2[JS2_DERATE][i].cyc);
+	}
+	if(js2[JS2_tIEdly]>=0x0e)
+		js2[JS2_tIEdly]=0xe;
+	js2[JS2_tRCpb] = js2[JS2_tRAS] + js2[JS2_tRPpb];
+	js2[JS2_tRCab] = js2[JS2_tRAS] + js2[JS2_tRPab];
+}
+/* scaler for DELAY value */
+static int16_t _f_scale_adj(int16_t ps)
+{
+	int32_t tmp;
+	/*
+	tmp = (int32_t)512 * ps * ddr_mbps /2 / ddr_mbpsdiv / 1000 / 1000;
+            = ps * ddr_mbps /2 / ddr_mbpsdiv *512 / 8 / 8 / 125 / 125
+            = ps * ddr_mbps / ddr_mbpsdiv *4 / 125 / 125
+	*/
+	tmp = (int32_t)4 * (int32_t)ps * (int32_t)ddr_mbps / (int32_t)ddr_mbpsdiv;
+	tmp = (int32_t)tmp / (int32_t)15625;
+
+	return (int16_t)tmp;
+}
+
+const uint32_t _reg_PI_MR1_DATA_Fx_CSx[2][CSAB_CNT] = {
+	{
+		_reg_PI_MR1_DATA_F0_0,
+		_reg_PI_MR1_DATA_F0_1,
+		_reg_PI_MR1_DATA_F0_2,
+		_reg_PI_MR1_DATA_F0_3
+	},
+	{
+		_reg_PI_MR1_DATA_F1_0,
+		_reg_PI_MR1_DATA_F1_1,
+		_reg_PI_MR1_DATA_F1_2,
+		_reg_PI_MR1_DATA_F1_3
+	}
+};
+const uint32_t _reg_PI_MR2_DATA_Fx_CSx[2][CSAB_CNT] = {
+	{
+		_reg_PI_MR2_DATA_F0_0,
+		_reg_PI_MR2_DATA_F0_1,
+		_reg_PI_MR2_DATA_F0_2,
+		_reg_PI_MR2_DATA_F0_3
+	},
+	{
+		_reg_PI_MR2_DATA_F1_0,
+		_reg_PI_MR2_DATA_F1_1,
+		_reg_PI_MR2_DATA_F1_2,
+		_reg_PI_MR2_DATA_F1_3
+	}
+};
+const uint32_t _reg_PI_MR3_DATA_Fx_CSx[2][CSAB_CNT] = {
+	{
+		_reg_PI_MR3_DATA_F0_0,
+		_reg_PI_MR3_DATA_F0_1,
+		_reg_PI_MR3_DATA_F0_2,
+		_reg_PI_MR3_DATA_F0_3
+	},
+	{
+		_reg_PI_MR3_DATA_F1_0,
+		_reg_PI_MR3_DATA_F1_1,
+		_reg_PI_MR3_DATA_F1_2,
+		_reg_PI_MR3_DATA_F1_3
+	}
+};
+const uint32_t _reg_PI_MR11_DATA_Fx_CSx[2][CSAB_CNT] = {
+	{
+		_reg_PI_MR11_DATA_F0_0,
+		_reg_PI_MR11_DATA_F0_1,
+		_reg_PI_MR11_DATA_F0_2,
+		_reg_PI_MR11_DATA_F0_3
+	},
+	{
+		_reg_PI_MR11_DATA_F1_0,
+		_reg_PI_MR11_DATA_F1_1,
+		_reg_PI_MR11_DATA_F1_2,
+		_reg_PI_MR11_DATA_F1_3
+	}
+};
+const uint32_t _reg_PI_MR12_DATA_Fx_CSx[2][CSAB_CNT] = {
+	{
+		_reg_PI_MR12_DATA_F0_0,
+		_reg_PI_MR12_DATA_F0_1,
+		_reg_PI_MR12_DATA_F0_2,
+		_reg_PI_MR12_DATA_F0_3
+	},
+	{
+		_reg_PI_MR12_DATA_F1_0,
+		_reg_PI_MR12_DATA_F1_1,
+		_reg_PI_MR12_DATA_F1_2,
+		_reg_PI_MR12_DATA_F1_3
+	}
+};
+const uint32_t _reg_PI_MR14_DATA_Fx_CSx[2][CSAB_CNT] = {
+	{
+		_reg_PI_MR14_DATA_F0_0,
+		_reg_PI_MR14_DATA_F0_1,
+		_reg_PI_MR14_DATA_F0_2,
+		_reg_PI_MR14_DATA_F0_3
+	},
+	{
+		_reg_PI_MR14_DATA_F1_0,
+		_reg_PI_MR14_DATA_F1_1,
+		_reg_PI_MR14_DATA_F1_2,
+		_reg_PI_MR14_DATA_F1_3
+	}
+};
+
+
+
+/*******************************************************************************
+ *	load table data into DDR registers
+ ******************************************************************************/
+static void ddrtbl_load(void)
+{
+	int i;
+	uint32_t slice;
+	uint32_t csab;
+	uint32_t adr;
+	uint32_t dataL;
+	uint32_t tmp[3];
+	uint16_t dataS;
+	/***********************************************************************
+	TIMING REGISTERS
+	***********************************************************************/
+	/* search jedec_spec1 index */
+	for(i=JS1_USABLEC_SPEC_LO;i<JS1_FREQ_TBL_NUM-1;i++) {
+		if(js1[i].fx3 * 2 * ddr_mbpsdiv >= ddr_mbps*3)
+			break;
+	}
+	if(JS1_USABLEC_SPEC_HI<i)
+		js1_ind = JS1_USABLEC_SPEC_HI;
+	else
+		js1_ind = i;
+
+	if(Boardcnf.dbi_en)
+		RL = js1[js1_ind].RLwDBI;
+	else
+		RL = js1[js1_ind].RLwoDBI;
+
+	WL = js1[js1_ind].WL;
+	/* calculate jedec_spec2 */
+	_f_scale_js2(ddr_mbps, ddr_mbpsdiv, js2);
+
+
+	/***********************************************************************
+	PREPARE TBL
+	***********************************************************************/
+	if (PRR_PRODUCT_H3==Prr_Product) {
+		_tblcopy(_cnf_DDR_PHY_SLICE_REGSET, 
+			DDR_PHY_SLICE_REGSET_H3, DDR_PHY_SLICE_REGSET_NUM_H3);
+		_tblcopy(_cnf_DDR_PHY_ADR_V_REGSET, 
+			DDR_PHY_ADR_V_REGSET_H3, DDR_PHY_ADR_V_REGSET_NUM_H3);
+		_tblcopy(_cnf_DDR_PHY_ADR_I_REGSET, 
+			DDR_PHY_ADR_I_REGSET_H3, DDR_PHY_ADR_I_REGSET_NUM_H3);
+		_tblcopy(_cnf_DDR_PHY_ADR_G_REGSET, 
+			DDR_PHY_ADR_G_REGSET_H3, DDR_PHY_ADR_G_REGSET_NUM_H3);
+		_tblcopy(_cnf_DDR_PI_REGSET, 
+			DDR_PI_REGSET_H3, DDR_PI_REGSET_NUM_H3);
+
+		DDR_PHY_SLICE_REGSET_OFS = DDR_PHY_SLICE_REGSET_OFS_H3;
+		DDR_PHY_ADR_V_REGSET_OFS = DDR_PHY_ADR_V_REGSET_OFS_H3;
+		DDR_PHY_ADR_I_REGSET_OFS = DDR_PHY_ADR_I_REGSET_OFS_H3;
+		DDR_PHY_ADR_G_REGSET_OFS = DDR_PHY_ADR_G_REGSET_OFS_H3;
+		DDR_PI_REGSET_OFS = DDR_PI_REGSET_OFS_H3;
+		DDR_PHY_SLICE_REGSET_SIZE = DDR_PHY_SLICE_REGSET_SIZE_H3;
+		DDR_PHY_ADR_V_REGSET_SIZE = DDR_PHY_ADR_V_REGSET_SIZE_H3;
+		DDR_PHY_ADR_I_REGSET_SIZE = DDR_PHY_ADR_I_REGSET_SIZE_H3;
+		DDR_PHY_ADR_G_REGSET_SIZE = DDR_PHY_ADR_G_REGSET_SIZE_H3;
+		DDR_PI_REGSET_SIZE = DDR_PI_REGSET_SIZE_H3;
+		DDR_PHY_SLICE_REGSET_NUM = DDR_PHY_SLICE_REGSET_NUM_H3;
+		DDR_PHY_ADR_V_REGSET_NUM = DDR_PHY_ADR_V_REGSET_NUM_H3;
+		DDR_PHY_ADR_I_REGSET_NUM = DDR_PHY_ADR_I_REGSET_NUM_H3;
+		DDR_PHY_ADR_G_REGSET_NUM = DDR_PHY_ADR_G_REGSET_NUM_H3;
+		DDR_PI_REGSET_NUM = DDR_PI_REGSET_NUM_H3;
+
+		DDR_PHY_ADR_I_NUM=1;
+	} else {
+		_tblcopy(_cnf_DDR_PHY_SLICE_REGSET, 
+			DDR_PHY_SLICE_REGSET_M3, DDR_PHY_SLICE_REGSET_NUM_M3);
+		_tblcopy(_cnf_DDR_PHY_ADR_V_REGSET, 
+			DDR_PHY_ADR_V_REGSET_M3, DDR_PHY_ADR_V_REGSET_NUM_M3);
+		_tblcopy(_cnf_DDR_PHY_ADR_I_REGSET, 
+			DDR_PHY_ADR_I_REGSET_M3, DDR_PHY_ADR_I_REGSET_NUM_M3);
+		_tblcopy(_cnf_DDR_PHY_ADR_G_REGSET, 
+			DDR_PHY_ADR_G_REGSET_M3, DDR_PHY_ADR_G_REGSET_NUM_M3);
+		_tblcopy(_cnf_DDR_PI_REGSET, 
+			DDR_PI_REGSET_M3, DDR_PI_REGSET_NUM_M3);
+		DDR_PHY_SLICE_REGSET_OFS = DDR_PHY_SLICE_REGSET_OFS_M3;
+		DDR_PHY_ADR_V_REGSET_OFS = DDR_PHY_ADR_V_REGSET_OFS_M3;
+		DDR_PHY_ADR_I_REGSET_OFS = DDR_PHY_ADR_I_REGSET_OFS_M3;
+		DDR_PHY_ADR_G_REGSET_OFS = DDR_PHY_ADR_G_REGSET_OFS_M3;
+		DDR_PI_REGSET_OFS = DDR_PI_REGSET_OFS_M3;
+		DDR_PHY_SLICE_REGSET_SIZE = DDR_PHY_SLICE_REGSET_SIZE_M3;
+		DDR_PHY_ADR_V_REGSET_SIZE = DDR_PHY_ADR_V_REGSET_SIZE_M3;
+		DDR_PHY_ADR_I_REGSET_SIZE = DDR_PHY_ADR_I_REGSET_SIZE_M3;
+		DDR_PHY_ADR_G_REGSET_SIZE = DDR_PHY_ADR_G_REGSET_SIZE_M3;
+		DDR_PI_REGSET_SIZE = DDR_PI_REGSET_SIZE_M3;
+		DDR_PHY_SLICE_REGSET_NUM = DDR_PHY_SLICE_REGSET_NUM_M3;
+		DDR_PHY_ADR_V_REGSET_NUM = DDR_PHY_ADR_V_REGSET_NUM_M3;
+		DDR_PHY_ADR_I_REGSET_NUM = DDR_PHY_ADR_I_REGSET_NUM_M3;
+		DDR_PHY_ADR_G_REGSET_NUM = DDR_PHY_ADR_G_REGSET_NUM_M3;
+		DDR_PI_REGSET_NUM = DDR_PI_REGSET_NUM_M3;
+
+		DDR_PHY_ADR_I_NUM=2;
+	}
+
+	/***********************************************************************
+ 	PLL CODE CHANGE
+	***********************************************************************/
+	if ((PRR_PRODUCT_H3==Prr_Product) && (PRR_PRODUCT_11==Prr_Cut)) {
+		ddrtbl_setval(_cnf_DDR_PHY_ADR_G_REGSET, _reg_PHY_PLL_CTRL, 0x1142);
+		ddrtbl_setval(_cnf_DDR_PHY_ADR_G_REGSET, _reg_PHY_LP4_BOOT_PLL_CTRL, 0x1142);
+	}
+
+	/***********************************************************************
+ 	Adjust PI paramters
+	***********************************************************************/
+	dataS = js2[JS2_tIEdly];
+	ddrtbl_setval(_cnf_DDR_PHY_SLICE_REGSET, _reg_PHY_RDDATA_EN_DLY, dataS);
+	ddrtbl_setval(_cnf_DDR_PHY_SLICE_REGSET, _reg_PHY_RDDATA_EN_TSEL_DLY, (dataS-2));
+
+	ddrtbl_setval(_cnf_DDR_PI_REGSET, _reg_PI_RDLAT_ADJ_F1, RL-dataS);
+	if(ddrtbl_getval(_cnf_DDR_PHY_SLICE_REGSET, _reg_PHY_WRITE_PATH_LAT_ADD)){
+		dataL = WL - 1;
+	} else {
+		dataL = WL;
+	}
+	ddrtbl_setval(_cnf_DDR_PI_REGSET, _reg_PI_WRLAT_ADJ_F1, dataL-2);
+	ddrtbl_setval(_cnf_DDR_PI_REGSET, _reg_PI_WRLAT_F1, dataL);
+
+	if(Boardcnf.dbi_en) {
+		ddrtbl_setval(_cnf_DDR_PHY_SLICE_REGSET, _reg_PHY_DBI_MODE, 0x1);
+		ddrtbl_setval(_cnf_DDR_PHY_SLICE_REGSET, _reg_PHY_WDQLVL_DATADM_MASK, 0x0);
+	} else {
+		ddrtbl_setval(_cnf_DDR_PHY_SLICE_REGSET, _reg_PHY_DBI_MODE, 0x0);
+		ddrtbl_setval(_cnf_DDR_PHY_SLICE_REGSET, _reg_PHY_WDQLVL_DATADM_MASK, 0x100);
+	}
+
+	tmp[0] = js1[js1_ind].MR1;
+	tmp[1] = js1[js1_ind].MR2;
+	dataL = ddrtbl_getval(_cnf_DDR_PI_REGSET, _reg_PI_MR3_DATA_F1_0);
+	if(Boardcnf.dbi_en)
+		tmp[2] = dataL | 0xc0;
+	else
+		tmp[2] = dataL & ~0xc0;
+
+	for(i=0;i<2;i++){
+		for(csab=0;csab<CSAB_CNT;csab++){
+			ddrtbl_setval(_cnf_DDR_PI_REGSET, 
+				_reg_PI_MR1_DATA_Fx_CSx[i][csab], tmp[0]);
+			ddrtbl_setval(_cnf_DDR_PI_REGSET, 
+				_reg_PI_MR2_DATA_Fx_CSx[i][csab], tmp[1]);
+			ddrtbl_setval(_cnf_DDR_PI_REGSET, 
+				_reg_PI_MR3_DATA_Fx_CSx[i][csab], tmp[2]);
+		}
+	}
+
+	/***********************************************************************
+ 	FREQ_SEL_MULTICAST & PER_CS_TRAINING_MULTICAST SET (for safety)
+	***********************************************************************/
+	ddr_setval_ach(_reg_PHY_FREQ_SEL_MULTICAST_EN,0x1);
+	ddr_setval_ach_as(_reg_PHY_PER_CS_TRAINING_MULTICAST_EN,0x1);
+
+	/***********************************************************************
+	SET DATA SLICE TABLE
+	***********************************************************************/
+	for( slice=0; slice<SLICE_CNT; slice++){
+		adr = DDR_PHY_SLICE_REGSET_OFS + DDR_PHY_SLICE_REGSET_SIZE * slice;
+		for( i=0; i<DDR_PHY_SLICE_REGSET_NUM; i++ ) {
+			reg_ddrphy_write_a(adr+i, _cnf_DDR_PHY_SLICE_REGSET[i]);
+		}
+	}
+	/***********************************************************************
+ 	SET ADR SLICE TABLE
+	***********************************************************************/
+	adr = DDR_PHY_ADR_V_REGSET_OFS;
+	for( i=0; i<DDR_PHY_ADR_V_REGSET_NUM; i++ ) {
+		reg_ddrphy_write_a(adr+i, _cnf_DDR_PHY_ADR_V_REGSET[i]);
+	}
+	for( slice=0; slice<DDR_PHY_ADR_I_NUM; slice++){
+		adr = DDR_PHY_ADR_I_REGSET_OFS + DDR_PHY_ADR_I_REGSET_SIZE * slice;
+		for( i=0; i<DDR_PHY_ADR_I_REGSET_NUM; i++ ) {
+			reg_ddrphy_write_a(adr+i, _cnf_DDR_PHY_ADR_I_REGSET[i]);
+		}
+	}
+	/***********************************************************************
+ 	SET ADRCTRL SLICE TABLE
+	***********************************************************************/
+	adr = DDR_PHY_ADR_G_REGSET_OFS;
+	for( i=0; i<DDR_PHY_ADR_G_REGSET_NUM; i++ ) {
+		reg_ddrphy_write_a(adr+i ,_cnf_DDR_PHY_ADR_G_REGSET[i]);
+	}
+
+	/***********************************************************************
+	SET PI REGISTERS
+	***********************************************************************/
+	adr = DDR_PI_REGSET_OFS;
+	for( i=0; i<DDR_PI_REGSET_NUM; i++ )
+	{
+		reg_ddrphy_write_a(adr+i, _cnf_DDR_PI_REGSET[i]);
+	}
+}
+
+/*******************************************************************************
+ *	CONFIGURE DDR REGISTERS
+ ******************************************************************************/
+static void ddr_config_sub_m3(void)
+{
+	int32_t i;
+	uint32_t ch, slice;
+	uint32_t dataL;
+	uint32_t tmp;
+	uint8_t high_byte[SLICE_CNT];
+	foreach_vch(ch){
+	/***********************************************************************
+	BOARD SETTINGS (DQ,DM,VREF_DRIVING)
+	***********************************************************************/
+		for(slice=0;slice<SLICE_CNT;slice++){
+			high_byte[slice] = (Boardcnf.ch[ch].dqs_swap >> (4*slice))%2;
+			ddr_setval_s(ch, slice, _reg_PHY_DQ_DM_SWIZZLE0, Boardcnf.ch[ch].dq_swap[slice]);
+			ddr_setval_s(ch, slice, _reg_PHY_DQ_DM_SWIZZLE1, Boardcnf.ch[ch].dm_swap[slice]);
+			if( high_byte[slice] ) {
+				/* HIGHER 16 BYTE */
+				ddr_setval_s(ch, slice, _reg_PHY_CALVL_VREF_DRIVING_SLICE,0);
+			} else {
+				/* LOWER 16 BYTE */
+				ddr_setval_s(ch, slice, _reg_PHY_CALVL_VREF_DRIVING_SLICE,1);
+			}
+		}
+	/***********************************************************************
+	BOARD SETTINGS (CA,ADDR_SEL)
+	***********************************************************************/
+		const uint32_t _par_CALVL_DEVICE_MAP=1;
+		dataL = Boardcnf.ch[ch].ca_swap | 0x00888888;
+		ddr_setval(ch,  _reg_PHY_ADR_CALVL_SWIZZLE0_0, dataL);
+		ddr_setval(ch,  _reg_PHY_ADR_CALVL_SWIZZLE1_0, 0x00000000);
+		ddr_setval(ch,  _reg_PHY_ADR_CALVL_SWIZZLE0_1, dataL);
+		ddr_setval(ch,  _reg_PHY_ADR_CALVL_SWIZZLE1_1, 0x00000000);
+		ddr_setval(ch,  _reg_PHY_ADR_CALVL_DEVICE_MAP, _par_CALVL_DEVICE_MAP);
+
+		dataL=0;
+		tmp = Boardcnf.ch[ch].ca_swap;
+		for(i=0;i<6;i++){
+			dataL |= ((tmp&0xf)<<(i*5));
+			tmp=tmp>>4;
+		}
+		ddr_setval(ch, _reg_PHY_ADR_ADDR_SEL, dataL);
+	/***********************************************************************
+	BOARD SETTINGS (BYTE_ORDER_SEL)
+	***********************************************************************/
+		dataL=0;
+		tmp=Boardcnf.ch[ch].dqs_swap;
+		for(i=0;i<4;i++){
+			dataL |= ((tmp&0x3)<<(i*2));
+			tmp = tmp>>4;
+		}
+		ddr_setval(ch, _reg_PHY_DATA_BYTE_ORDER_SEL, dataL);
+	}
+}
+static void get_ca_swizzle( uint32_t ch, uint32_t ddr_csn, uint32_t *p_swz)
+{
+	uint32_t slice;
+	uint32_t tmp;
+	uint32_t tgt;
+	if(ddr_csn/2) {
+		tgt=3;
+	} else {
+		tgt=1;
+	}
+
+	for(slice=0;slice<SLICE_CNT;slice++) {
+		tmp = (Boardcnf.ch[ch].dqs_swap >> (4*slice)) & 0xf;
+		if(tgt==tmp)break;
+	}
+	tmp = Boardcnf.ch[ch].ca_swap;
+	if(slice%2)
+		tmp |= 0x00888888;
+	*p_swz = tmp;
+}
+static void ddr_config_sub_h3(void)
+{
+	uint32_t ch, slice;
+	uint32_t dataL;
+	uint32_t tmp;
+	uint8_t high_byte[SLICE_CNT];
+	foreach_vch(ch){
+		uint32_t ca_swizzle;
+		uint32_t ca;
+		uint32_t csmap;
+	/***********************************************************************
+	BOARD SETTINGS (DQ,DM,VREF_DRIVING)
+	***********************************************************************/
+		csmap=0;
+		for(slice=0;slice<SLICE_CNT;slice++){
+			tmp = (Boardcnf.ch[ch].dqs_swap >> (4*slice)) & 0xf;
+			high_byte[slice] = tmp%2;
+			if(tmp==1 && (slice>=2))csmap|=0x05;
+			if(tmp==3 && (slice>=2))csmap|=0x50;
+			ddr_setval_s(ch, slice, _reg_PHY_DQ_SWIZZLING, Boardcnf.ch[ch].dq_swap[slice]);
+			if( high_byte[slice] ) {
+				/* HIGHER 16 BYTE */
+				ddr_setval_s(ch, slice, _reg_PHY_CALVL_VREF_DRIVING_SLICE,0);
+			} else {
+				/* LOWER 16 BYTE */
+				ddr_setval_s(ch, slice, _reg_PHY_CALVL_VREF_DRIVING_SLICE,1);
+			}
+		}
+	/***********************************************************************
+	BOARD SETTINGS (CA,ADDR_SEL)
+	***********************************************************************/
+		ca=Boardcnf.ch[ch].ca_swap;
+		ddr_setval(ch, _reg_PHY_ADR_ADDR_SEL, ca);
+		ddr_setval(ch, _reg_PHY_CALVL_CS_MAP, csmap);
+
+		get_ca_swizzle(ch, 0, &ca_swizzle);
+
+		ddr_setval(ch,  _reg_PHY_ADR_CALVL_SWIZZLE0_0, ca_swizzle);
+		ddr_setval(ch,  _reg_PHY_ADR_CALVL_SWIZZLE1_0, 0x00000000);
+		ddr_setval(ch,  _reg_PHY_ADR_CALVL_SWIZZLE0_1, 0x00000000);
+		ddr_setval(ch,  _reg_PHY_ADR_CALVL_SWIZZLE1_1, 0x00000000);
+		ddr_setval(ch,  _reg_PHY_ADR_CALVL_DEVICE_MAP, 1);
+
+
+		for(slice=0;slice<SLICE_CNT;slice++){
+			const uint8_t o_mr15=0x55;
+			const uint8_t o_mr20=0x55;
+			const uint16_t o_mr32_mr40 = 0x5a3c;
+			uint32_t o_inv;
+			uint32_t inv;
+			uint32_t bit_soc;
+			uint32_t bit_mem;
+			uint32_t j;
+
+			ddr_setval_s(ch, slice, _reg_PI_RDLVL_PATTERN_NUM, 1);
+			ddr_setval_s(ch, slice, _reg_PI_RDLVL_PATTERN_START, 8);
+
+			if(high_byte[slice])
+				o_inv = o_mr20;
+			else
+				o_inv = o_mr15;
+
+			tmp = Boardcnf.ch[ch].dq_swap[slice];
+			inv = 0;
+			j = 0;
+			for(bit_soc=0;bit_soc<8;bit_soc++) {
+				bit_mem = (tmp>>(4*bit_soc)) & 0x0f;
+				j|=(1U<<bit_mem);
+				if(o_inv & (1U<<bit_mem))
+					inv |= (1U<<bit_soc);
+			}
+			dataL = o_mr32_mr40;
+			if(!high_byte[slice])dataL |= (inv<<24);
+			if( high_byte[slice])dataL |= (inv<<16);
+			ddr_setval_s(ch,  slice, _reg_PHY_LP4_RDLVL_PATT8, dataL);
+		}
+		
+	}
+}
+static void ddr_config(void)
+{
+	int32_t i;
+	uint32_t ch, slice;
+	uint32_t dataL;
+	uint32_t tmp;
+	
+	if (PRR_PRODUCT_H3==Prr_Product){
+		ddr_config_sub_h3();
+	} else {
+		ddr_config_sub_m3();
+	}
+	/***********************************************************************
+	WDQ_USER_PATT
+	***********************************************************************/
+	foreach_vch(ch){
+		union {
+			uint32_t ui32[4];
+			uint8_t ui8[16];
+		} patt;
+		uint16_t patm;
+		for(slice=0;slice<SLICE_CNT;slice++) {
+			patm=0;
+			for(i=0;i<16;i++){
+				tmp = Boardcnf.ch[ch].wdqlvl_patt[i];
+				patt.ui8[i] = tmp & 0xff;
+				if(tmp&0x100)
+					patm |= (1<<i);
+			}
+			ddr_setval_s(ch, slice, _reg_PHY_USER_PATT0, patt.ui32[0]);
+			ddr_setval_s(ch, slice, _reg_PHY_USER_PATT1, patt.ui32[1]);
+			ddr_setval_s(ch, slice, _reg_PHY_USER_PATT2, patt.ui32[2]);
+			ddr_setval_s(ch, slice, _reg_PHY_USER_PATT3, patt.ui32[3]);
+			ddr_setval_s(ch, slice, _reg_PHY_USER_PATT4, patm);
+		}
+	}
+	/***********************************************************************
+	CACS DLY
+	***********************************************************************/
+	dataL = Boardcnf.cacs_dly + _f_scale_adj(Boardcnf.cacs_dly_adj);
+	foreach_vch(ch){
+		int16_t adj;
+		for(i=0;i<_reg_PHY_CLK_CACS_SLAVE_DELAY_X_NUM;i++){
+			adj = _f_scale_adj(Boardcnf.ch[ch].cacs_adj[i]);
+			ddr_setval(ch, _reg_PHY_CLK_CACS_SLAVE_DELAY_X[i],
+				dataL + adj
+			);
+		}
+	}
+	/***********************************************************************
+	WDQDM DLY
+	***********************************************************************/
+	dataL = Boardcnf.dqdm_dly_w;
+	foreach_vch(ch){
+		int8_t _adj;
+		int16_t adj;
+		uint32_t dq;
+		for(slice=0;slice<SLICE_CNT;slice++){
+			for(i=0;i<=8;i++){
+				dq = slice*8+i;
+				if(i==8)
+					_adj = Boardcnf.ch[ch].dm_adj_w[slice];
+				else
+					_adj = Boardcnf.ch[ch].dq_adj_w[dq];
+				adj = _f_scale_adj(_adj);
+				ddr_setval_s(ch, slice, 
+					_reg_PHY_CLK_WRX_SLAVE_DELAY[i],
+					dataL + adj
+				);
+			}
+		}
+	}
+	/***********************************************************************
+	RDQDM DLY
+	***********************************************************************/
+	dataL = Boardcnf.dqdm_dly_r;
+	foreach_vch(ch){
+		int8_t _adj;
+		int16_t adj;
+		uint32_t dq;
+		for(slice=0;slice<SLICE_CNT;slice++){
+			for(i=0;i<=8;i++){
+				dq = slice*8+i;
+				if(i==8)
+					_adj = Boardcnf.ch[ch].dm_adj_r[slice];
+				else
+					_adj = Boardcnf.ch[ch].dq_adj_r[dq];
+				adj = _f_scale_adj(_adj);
+				ddr_setval_s(ch, slice, 
+					_reg_PHY_RDDQS_X_FALL_SLAVE_DELAY[i],
+					dataL + adj
+				);
+				ddr_setval_s(ch, slice, 
+					_reg_PHY_RDDQS_X_RISE_SLAVE_DELAY[i],
+					dataL + adj
+				);
+			}
+		}
+	}
+}
+
+/*******************************************************************************
+ *	DBSC register setting functions
+ ******************************************************************************/
+static void dbsc_regset_pre(void)
+{
+	uint32_t ch, csab;
+	/***********************************************************************
+	PRIMARY SETTINGS
+	***********************************************************************/
+	/* LPDDR4, BL=16, DFI interface */
+	mmio_write_32(DBSC_DBKIND, 0x0000000a);
+	mmio_write_32(DBSC_DBBL, 0x00000002);
+	mmio_write_32(DBSC_DBPHYCONF0, 0x00000001);
+	mmio_write_32(DBSC_DBSTATE0, 0x00000010);
+	/* FREQRATIO=2 */
+	mmio_write_32(DBSC_DBSYSCONF1, 0x00000002);
+	/* Chanel map (H3) */
+	if((PRR_PRODUCT_H3==Prr_Product) && (PRR_PRODUCT_11>=Prr_Cut))
+		mmio_write_32(DBSC_DBSCHCNT1, 0x00001010);
+
+	/* DRAM SIZE REGISTER: 
+	 * set all ranks as density=0(4Gb) for PHY initialization
+         */
+	foreach_ech(ch)
+		for(csab=0;csab<4;csab++)
+			mmio_write_32(DBSC_DBMEMCONF(ch,csab), DBMEMCONF_REGD(0));
+
+}
+static void dbsc_regset(void)
+{
+	int32_t i;
+	uint32_t ch;
+	uint32_t dataL;
+	uint32_t tmp[4];
+	/* RFC */
+	js2[JS2_tRFCpb] = _f_scale(ddr_mbps, ddr_mbpsdiv,
+		1UL*jedec_spec2_tRFC_pb_ab[0][max_density] * 1000, 0);
+	js2[JS2_tRFCab] = _f_scale(ddr_mbps, ddr_mbpsdiv,
+		1UL*jedec_spec2_tRFC_pb_ab[1][max_density] * 1000, 0);
+
+	/* DBTR0.CL  : RL */
+	mmio_write_32(DBSC_DBTR(0), RL);
+
+	/* DBTR1.CWL : WL */
+	mmio_write_32(DBSC_DBTR(1), WL);
+
+	/* DBTR2.AL  : 0 */
+	mmio_write_32(DBSC_DBTR(2), 0);
+
+	/* DBTR3.TRCD: tRCD */
+	mmio_write_32(DBSC_DBTR(3), js2[JS2_tRCD]);
+
+	/* DBTR4.TRPA,TRP: tRPab,tRPpb */
+	mmio_write_32(DBSC_DBTR(4), (js2[JS2_tRPab]<<16) | js2[JS2_tRPpb]);
+
+	/* DBTR5.TRC : use tRCpb */
+	mmio_write_32(DBSC_DBTR(5), js2[JS2_tRCpb]);
+
+	/* DBTR6.TRAS : tRAS */
+	mmio_write_32(DBSC_DBTR(6), js2[JS2_tRAS]);
+
+	/* DBTR7.TRRD : tRRD */
+	mmio_write_32(DBSC_DBTR(7), (js2[JS2_tRRD]<<16) | js2[JS2_tRRD]);
+
+	/* DBTR8.TFAW : tFAW */
+	mmio_write_32(DBSC_DBTR(8), js2[JS2_tFAW]);
+
+	/* DBTR9.TRDPR : tRTP */
+	mmio_write_32(DBSC_DBTR(9), js2[JS2_tRTP]);
+
+	/* DBTR10.TWR : nWR */
+	mmio_write_32(DBSC_DBTR(10), js1[js1_ind].nWR);
+
+	/* DBTR11.TRDWR : RL + tDQSCK + BL/2 + Rounddown(tRPST) - WL + tWPRE  */
+	mmio_write_32(DBSC_DBTR(11),
+		RL + js2[JS2_tDQSCK] + (16/2) + 1 - WL + 2 +2);
+
+	/* DBTR12.TWRRD : WL + 1 + BL/2 + tWTR */
+	dataL = WL + 1 + (16/2) + js2[JS2_tWTR];
+	mmio_write_32(DBSC_DBTR(12), (dataL<<16) | dataL);
+		
+	/* DBTR13.TRFCPB,TRFCAB : tRFCpb, tRFCab */
+	mmio_write_32(DBSC_DBTR(13),
+		(js2[JS2_tRFCpb]<<16) | (js2[JS2_tRFCab]));
+
+	/* DBTR14.TCKEHDLL,tCKEH : tCKEHCMD,tCKEHCMD */
+	mmio_write_32(DBSC_DBTR(14),
+		(js2[JS2_tCKEHCMD] <<16) | (js2[JS2_tCKEHCMD]));
+
+	/* DBTR15.TCKESR,TCKEL : tSR,tCKELPD */
+	mmio_write_32(DBSC_DBTR(15),
+		(js2[JS2_tSR] <<16) | (js2[JS2_tCKELPD]));
+
+	/* DBTR16 & DBTR24*/
+	/* WDQL : tphy_wrlat + tphy_wrdata */
+	tmp[0] = ddrtbl_getval(_cnf_DDR_PI_REGSET, _reg_PI_WRLAT_F1);
+	/* DQENLTNCY : tphy_wrlat  = WL-2 */
+	tmp[1] = ddrtbl_getval(_cnf_DDR_PI_REGSET, _reg_PI_WRLAT_ADJ_F1);
+	/* DQL : tphy_rdlat + trdata_en */
+	/* it is not important for dbsc */
+	tmp[2] = RL + 16; 
+	/* DQIENLTNCY : trdata_en */
+	tmp[3] = ddrtbl_getval(_cnf_DDR_PI_REGSET, _reg_PI_RDLAT_ADJ_F1) - 1;
+
+	mmio_write_32(DBSC_DBTR(16),
+		(tmp[3]<<24) | (tmp[2]<<16) | (tmp[1]<<8) | tmp[0]);
+
+	/* WRCSLAT = WRLAT -5*/
+	tmp[0] -= 5;
+	/* WRCSGAP = 5 */
+	tmp[1] = 5;
+	/* RDCSLAT = RDLAT_ADJ +2*/
+	tmp[2] = tmp[3] + 3;
+	/* RDCSGAP = 6 */
+	tmp[3] = 6;
+	mmio_write_32(DBSC_DBTR(24),
+		(tmp[3]<<24) | (tmp[2]<<16) | (tmp[1]<<8) | tmp[0]);
+
+	/* DBTR17.TMODRD,TMOD,TRDMR: tMRR,tMRD,(0)*/
+	mmio_write_32(DBSC_DBTR(17), (js2[JS2_tMRR]<<24)|(js2[JS2_tMRD]<<16)); 
+
+	/* DBTR18.RODTL, RODTA, WODTL, WODTA : do not use in LPDDR4 */
+	mmio_write_32(DBSC_DBTR(18), 0);
+
+	/* DBTR19.TZQCL, TZQCS : do not use in LPDDR4 */
+	mmio_write_32(DBSC_DBTR(19), 0);
+
+	/* DBTR20.TXSDLL, TXS : tRFCab+tCKEHCMD */
+	dataL = js2[JS2_tRFCab] + js2[JS2_tCKEHCMD];
+	mmio_write_32(DBSC_DBTR(20), (dataL<<16) | dataL);
+
+
+	/* DBTR21.TCCD */
+	/* DBTR23.TCCD */
+	/* H3ES1.0 cannot use TBTR23 feature */
+	if(ddr_tccd==8 &&
+		!((PRR_PRODUCT_H3==Prr_Product) && (PRR_PRODUCT_10>=Prr_Cut))
+	) {
+		dataL=8;
+		mmio_write_32(DBSC_DBTR(21), (dataL<<16) | dataL);
+		mmio_write_32(DBSC_DBTR(23), 0x00000002);
+	} else if(ddr_tccd<=11) {
+		dataL=11;
+		mmio_write_32(DBSC_DBTR(21), (dataL<<16) | dataL);
+		mmio_write_32(DBSC_DBTR(23), 0x00000000);
+	} else {
+		dataL=ddr_tccd;
+		mmio_write_32(DBSC_DBTR(21), (dataL<<16) | dataL);
+		mmio_write_32(DBSC_DBTR(23), 0x00000000);
+	}
+
+	/* DBTR22.ZQLAT : */
+	dataL = js2[JS2_tZQCALns]*1000;
+	dataL = (dataL<<16) | (js2[JS2_tZQLAT]+24);
+	mmio_write_32(DBSC_DBTR(22), dataL);
+
+
+	/* DBTR25 : do not use in LPDDR4 */
+	mmio_write_32(DBSC_DBTR(25), 0);
+
+	/* DBTR24 : */
+	/*
+	 * DBSC_DBRNK2 rkrr
+	 * DBSC_DBRNK3 rkrw
+	 * DBSC_DBRNK4 rkwr
+	 * DBSC_DBRNK5 rkww
+	*/
+	const uint32_t _par_DBRNK_VAL = 0x8888;
+	for(i=0;i<4;i++){
+		uint32_t dataL2;
+		dataL=(_par_DBRNK_VAL>>(i*4)) & 0xf;
+		dataL2=0;
+		foreach_vch(ch){
+			dataL2=(dataL2<<4) | dataL;
+		}
+		mmio_write_32(DBSC_DBRNK(2+i), dataL2);
+	}
+#ifdef DDR_REF_PR
+	mmio_write_32(DBSC_DBRNK(6), 0x00000002);
+#endif
+	mmio_write_32(DBSC_DBADJ0, 0x00000000);
+	mmio_write_32(DBSC_DBADJ2, 0x00000000);
+
+
+	/***********************************************************************
+	timing registers for Scheduler
+	***********************************************************************/
+	/* SCFCTST0 */
+	/* SCFCTST0 ACT-ACT*/
+	tmp[3] = 1UL * js2[JS2_tRCpb] * 800 * ddr_mbpsdiv /ddr_mbps;
+	/* SCFCTST0 RDA-ACT*/
+	tmp[2] = 1UL * ((16/2) + js2[JS2_tRTP] -8 + js2[JS2_tRPpb]) * 800 * ddr_mbpsdiv /ddr_mbps;
+	/* SCFCTST0 WRA-ACT*/
+	tmp[1] = 1UL * (WL + 1 + (16/2) + js1[js1_ind].nWR) * 800 * ddr_mbpsdiv /ddr_mbps;
+	/* SCFCTST0 PRE-ACT*/
+	tmp[0] = 1UL * js2[JS2_tRPpb];
+	mmio_write_32(DBSC_SCFCTST0, (tmp[3]<<24) | (tmp[2]<<16) | (tmp[1]<<8) | tmp[0]);
+
+	/* SCFCTST1 */
+	/* SCFCTST1 RD-WR*/
+	tmp[3] =  1UL * (mmio_read_32(DBSC_DBTR(11)) & 0xff) * 800 * ddr_mbpsdiv /ddr_mbps;
+	/* SCFCTST1 WR-RD*/
+	tmp[2] =  1UL * (mmio_read_32(DBSC_DBTR(12)) & 0xff) * 800 * ddr_mbpsdiv /ddr_mbps;
+	/* SCFCTST1 ACT-RD/WR*/
+	tmp[1] =  1UL * js2[JS2_tRCD] * 800 * ddr_mbpsdiv /ddr_mbps;
+	/* SCFCTST1 ASYNCOFS*/
+	tmp[0] =  12;
+	mmio_write_32(DBSC_SCFCTST1, (tmp[3]<<24) | (tmp[2]<<16) | (tmp[1]<<8) | tmp[0]);
+
+	/* DBSCHRW1 */
+	/* DBSCHRW1 SCBADEC*/
+	tmp[2] = 1UL * js2[JS2_tRCpb] * 800 * ddr_mbpsdiv /ddr_mbps;
+	/* DBSCHRW1 SCTRFCPG*/
+	tmp[1] = 1UL * js2[JS2_tRFCpb] * 800 * ddr_mbpsdiv /ddr_mbps;
+	/* DBSCHRW1 SCTRFCAB*/
+	tmp[0] = 1UL * js2[JS2_tRFCab] * 800 * ddr_mbpsdiv /ddr_mbps;
+	mmio_write_32(DBSC_DBSCHRW1, (tmp[2]<<16) | (tmp[1]<<8) | tmp[0]);	/* 0x00180034 */
+
+	/*wbkwait(0004), wbkmdhi(4,2),wbkmdlo(1,8) */
+	mmio_write_32(DBSC_DBCAM0CNF1, 0x00043218);
+	/*0(fillunit),8(dirtymax),4(dirtymin)*/
+	mmio_write_32(DBSC_DBCAM0CNF2, 0x000000F4);
+	/*stop_tolerance*/
+	mmio_write_32(DBSC_DBSCHRW0, 0x22421111);
+	/*rd-wr/wr-rd toggle priority*/
+	mmio_write_32(DBSC_SCFCTST2, 0x012F1123);
+	mmio_write_32(DBSC_DBSCHSZ0, 0x00000001);	/* 0x00000001 */
+	mmio_write_32(DBSC_DBSCHCNT0, 0x080F0037);
+
+	/***********************************************************************
+	QOS and CAM
+	***********************************************************************/
+	/* H3ES1.1 need to set  monitor function */
+	if ((PRR_PRODUCT_H3==Prr_Product) && (PRR_PRODUCT_11==Prr_Cut)) {
+		mmio_write_32(DBSC_DBMONCONF4, 0x00700000);
+	}
+
+	
+	if (PRR_PRODUCT_H3==Prr_Product){
+		if(PRR_PRODUCT_10==Prr_Cut){
+			/* simple mode, sc off */
+			mmio_write_32(DBSC_DBBCAMDIS, 0x00000006);
+		} else if(PRR_PRODUCT_11>=Prr_Cut){
+			/* simple mode */
+			mmio_write_32(DBSC_DBBCAMDIS, 0x00000004);
+		}
+	}
+
+}
+
+static void dbsc_regset_post(void)
+{
+	uint32_t ch,cs;
+	uint32_t dataL;
+	/* set ddr density information */
+	foreach_vch(ch){
+		for(cs=0;cs<CS_CNT;cs++){
+			if(ddr_density[ch][cs]==0xff) {
+				mmio_write_32(DBSC_DBMEMCONF(ch,cs),0);
+			} else {
+				mmio_write_32(DBSC_DBMEMCONF(ch,cs),DBMEMCONF_REGD(ddr_density[ch][cs]));
+			}
+		}
+		mmio_write_32(DBSC_DBMEMCONF(ch,2), 0x00000000);
+		mmio_write_32(DBSC_DBMEMCONF(ch,3), 0x00000000);
+	}
+	mmio_write_32(DBSC_DBBUS0CNF1,0x00000000);
+	mmio_write_32(DBSC_DBBUS0CNF0,0x00000000);
+	/*set DBI */
+	if(Boardcnf.dbi_en)
+		mmio_write_32(DBSC_DBDBICNT, 0x00000003);
+
+	/*set REFCYCLE */
+	dataL = _def_REFPERIOD*ddr_mbps/2000/ddr_mbpsdiv;
+	mmio_write_32(DBSC_DBRFCNF1, 0x00080000 | (dataL&0xffff));
+	mmio_write_32(DBSC_DBRFCNF2, 0x00010000|DBSC_REFINTS);
+
+#ifdef DDR_BACKUPMODE
+	if(ddrBackup==DRAM_BOOT_STATUS_WARM){
+		send_dbcmd(0x08840001);
+		wait_dbcmd();
+		send_dbcmd(0x0A840001);
+		wait_dbcmd();
+		
+		send_dbcmd(0x04840010);
+		wait_dbcmd();
+	}
 #endif
+	mmio_write_32(DBSC_DBRFEN, 0x00000001);	
+	/* dram access enable */
+	mmio_write_32(DBSC_DBACEN, 0x00000001);
+
+	MSG_LF("dbsc_regset_post(done)");
+
+}
+
+
+/*******************************************************************************
+ *	DFI_INIT_START
+ ******************************************************************************/
+static uint32_t dfi_init_start(void)
+{
+	uint32_t ch;
+	uint32_t phytrainingok;
+	uint32_t retry;
+	uint32_t dataL;
+	const uint32_t RETRY_MAX = 0x10000;
+	/***********************************************************************
+	set IE=1 when init_start_disable==0
+	***********************************************************************/
+	if(ddrtbl_getval(_cnf_DDR_PHY_ADR_G_REGSET, _reg_PHY_CAL_MODE_0) & 1) {
+		ddr_setval_ach_as(_reg_PHY_IE_MODE, 0x0);
+	} else {
+		ddr_setval_ach_as(_reg_PHY_IE_MODE, 0x1);
+	}
+	/***********************************************************************
+	PLL3 Disable
+	***********************************************************************/
+	/* protect register interface */
+	ddrphy_regif_idle();
+	pll3_control(0);
+	/***********************************************************************
+	init start
+	***********************************************************************/
+	/* dbdficnt0:
+	 * dfi_dram_clk_disable=1
+	 * dfi_frequency = 0
+	 * freq_ratio = 01 (2:1)
+	 * init_start =0 
+	 */
+	foreach_vch(ch)
+		mmio_write_32(DBSC_DBDFICNT(ch), 0x00000F10);	
+	dsb_sev();
+
+	/* dbdficnt0:
+	 * dfi_dram_clk_disable=1
+	 * dfi_frequency = 0
+	 * freq_ratio = 01 (2:1)
+	 * init_start =1 
+	 */
+	foreach_vch(ch)
+		mmio_write_32(DBSC_DBDFICNT(ch), 0x00000F11);
+	dsb_sev();
+
+	/* dll_rst negate */
+	foreach_vch(ch)
+		mmio_write_32(DBSC_DBPDCNT3(ch), 0x0000CF01);
+	dsb_sev();
+
+
+	/***********************************************************************
+	wait init_complete
+	***********************************************************************/
+	phytrainingok=0;
+	retry=0;
+	while(retry++<RETRY_MAX) {
+		foreach_vch(ch){
+			dataL = mmio_read_32(DBSC_INITCOMP(ch));
+			if(dataL & 0x00000001)
+				phytrainingok |= (1<<ch);
+		}
+		dsb_sev();
+		if(phytrainingok == ddr_phyvalid)
+			break;
+		if(retry%256==0)
+			ddr_setval_ach_as(_reg_SC_PHY_RX_CAL_START, 0x1);
+	}
+	/***********************************************************************
+	all ch ok?
+	***********************************************************************/
+	if((phytrainingok & ddr_phyvalid) != ddr_phyvalid){
+		return (0xff);
+	}
+	/* dbdficnt0:
+	 * dfi_dram_clk_disable=0
+	 * dfi_frequency = 0
+	 * freq_ratio = 01 (2:1)
+	 * init_start =1 
+	 */
+	foreach_vch(ch)
+		mmio_write_32(DBSC_DBDFICNT(ch),0x00000010);
+	dsb_sev();
+	return 0;
+}
+
+/*******************************************************************************
+ *	drivablity setting : CMOS MODE ON/OFF
+ ******************************************************************************/
+static void change_lpddr4_en(uint32_t mode)
+{
+	uint32_t ch;
+	uint32_t i;
+	uint32_t dataL;
+	const uint32_t _reg_PHY_PAD_DRIVE_X[3] = {
+		_reg_PHY_PAD_ADDR_DRIVE,
+		_reg_PHY_PAD_CLK_DRIVE,
+		_reg_PHY_PAD_CS_DRIVE
+	};
+	for(i=0; i<3; i++) {
+		foreach_vch(ch){
+			dataL = ddr_getval(ch, _reg_PHY_PAD_DRIVE_X[i]);
+			if(mode) {
+				dataL |= (1<<14);
+			} else {
+				dataL &= ~(1<<14);
+			}
+			ddr_setval(ch, _reg_PHY_PAD_DRIVE_X[i], dataL);
+		}
+	}
+}
 
- /* Product Register */
-#define PRR			(0xFFF00044U)
-#define PRR_PRODUCT_MASK	(0x00007F00U)
-#define PRR_CUT_MASK		(0x000000FFU)
-#define PRR_PRODUCT_H3		(0x00004F00U)           /* R-Car H3 */
-#define PRR_PRODUCT_M3		(0x00005200U)           /* R-Car M3 */
-#define PRR_PRODUCT_10		(0x00U)
-#define PRR_PRODUCT_11		(0x01U)
-
-#define PRR_PRODUCT_ERR(reg)	do{\
-				ERROR("LSI Product ID(PRR=0x%x) DDR "\
-				"initialize not supported.\n",reg);\
-				panic();\
-				}while(0)
-#define PRR_CUT_ERR(reg)	do{\
-				ERROR("LSI Cut ID(PRR=0x%x) DDR "\
-				"initialize not supported.\n",reg);\
-				panic();\
-				}while(0)
-
-void InitDram(void)
-{
-	uint32_t reg;
-
-	reg = mmio_read_32(PRR);
-#if RCAR_LSI_CUT_COMPAT
-	switch (reg & PRR_PRODUCT_MASK) {
-	case PRR_PRODUCT_H3:
-#if RCAR_LSI != RCAR_H3
-		PRR_PRODUCT_ERR(reg);
-#else
-		switch (reg & PRR_CUT_MASK) {
-		case PRR_PRODUCT_10:
-			InitDram_h3_es10();
-			break;
-		case PRR_PRODUCT_11:
-			InitDram_h3_ws11();
+/*******************************************************************************
+ *	drivablity setting 
+ ******************************************************************************/
+static uint32_t set_term_code(void) 
+{
+	int32_t i;
+	uint32_t ch,index;
+	uint32_t dataL;
+	uint32_t chip_id[2];
+	uint32_t term_code;
+	uint32_t override;
+	term_code = ddrtbl_getval(_cnf_DDR_PHY_ADR_G_REGSET, 
+		_reg_PHY_PAD_DATA_TERM);
+	override = 0;
+	for(i=0;i<2;i++)
+		chip_id[i] = mmio_read_32(LIFEC_CHIPID(i));
+
+	index=0;
+	while(1) {
+		if(TermcodeBySample[index][0] == 0xffffffff)
 			break;
-		default:
-			PRR_CUT_ERR(reg);
+		if( ( TermcodeBySample[index][0] == chip_id[0])
+		&& ( TermcodeBySample[index][1] == chip_id[1])) {
+			term_code = TermcodeBySample[index][2];
+			override = 1;
 			break;
 		}
+		index++;
+	}
+
+	dataL = mmio_read_32(LIFEC_TERMCODE);
+	if(dataL!=0) {
+		term_code = dataL & 0x0001ffff;
+		override = 1;
+	}
+
+	if(override) {
+		for(index=0;index<_reg_PHY_PAD_TERM_X_NUM;index++) {
+			dataL = ddrtbl_getval(_cnf_DDR_PHY_ADR_G_REGSET, _reg_PHY_PAD_TERM_X[index]);
+			dataL = (dataL & ~0x0001ffff) | term_code;
+			ddr_setval_ach(_reg_PHY_PAD_TERM_X[index], dataL);
+		}
+	} else if(PRR_PRODUCT_H3==Prr_Product) {
+		ddr_setval_ach_as(_reg_PHY_IE_MODE, 1);
+		ddr_setval_ach(_reg_PHY_PAD_TERM_X[0], 0);
+		ddr_setval_ach(_reg_PHY_CAL_CLEAR_0, 1);
+		ddr_setval_ach(_reg_PHY_CAL_START_0, 1);
+		foreach_vch(ch){	
+			do {
+				dataL = ddr_getval(ch, _reg_PHY_CAL_RESULT2_OBS_0);
+			} while(!(dataL&0x00800000));
+		}
+		foreach_vch(ch){
+			uint32_t pvtr;
+			uint32_t pvtp;
+			uint32_t pvtn;
+			dataL = ddr_getval(ch, _reg_PHY_PAD_TERM_X[0]);
+			pvtr = (dataL >> 12) & 0x1f;
+			pvtr += 8;
+			if(pvtr>0x1f)
+				pvtr = 0x1f;
+			dataL = ddr_getval(ch, _reg_PHY_CAL_RESULT2_OBS_0);
+                        pvtn = (dataL >> 6) & 0x03f;
+                        pvtp = (dataL >> 0) & 0x03f;
+
+			for(index=0;index<_reg_PHY_PAD_TERM_X_NUM;index++) {
+				dataL = ddrtbl_getval(_cnf_DDR_PHY_ADR_G_REGSET, _reg_PHY_PAD_TERM_X[index]);
+				dataL = (dataL & ~0x0001ffff) 
+					| (pvtr<<12)
+					| (pvtn<<6)
+					| (pvtp);
+				ddr_setval(ch, _reg_PHY_PAD_TERM_X[index],dataL);
+			}
+		}
+	}
+	return 0;
+}
+/*******************************************************************************
+ * 	DDR mode register setting
+ ******************************************************************************/
+static void ddr_register_set(uint32_t ch)
+{
+	int32_t fspwp;
+	uint32_t chind;
+	uint32_t tmp;
+
+	chind = ch<<20;
+	for(fspwp=1;fspwp>=0;fspwp--){
+		/*MR13,fspwp*/
+		send_dbcmd(0x0e040d00|chind|(fspwp<<6));
+
+		tmp = ddrtbl_getval(_cnf_DDR_PI_REGSET, _reg_PI_MR1_DATA_Fx_CSx[fspwp][0]);
+		send_dbcmd(0x0e040100|chind|tmp);
+
+		tmp = ddrtbl_getval(_cnf_DDR_PI_REGSET, _reg_PI_MR2_DATA_Fx_CSx[fspwp][0]);
+		send_dbcmd(0x0e040200|chind|tmp);
+
+		tmp = ddrtbl_getval(_cnf_DDR_PI_REGSET, _reg_PI_MR3_DATA_Fx_CSx[fspwp][0]);
+		send_dbcmd(0x0e040300|chind|tmp);
+
+		tmp = ddrtbl_getval(_cnf_DDR_PI_REGSET, _reg_PI_MR11_DATA_Fx_CSx[fspwp][0]);
+		send_dbcmd(0x0e040b00|chind|tmp);
+
+		tmp = ddrtbl_getval(_cnf_DDR_PI_REGSET, _reg_PI_MR12_DATA_Fx_CSx[fspwp][0]);
+		send_dbcmd(0x0e040c00|chind|tmp);
+
+		tmp = ddrtbl_getval(_cnf_DDR_PI_REGSET, _reg_PI_MR14_DATA_Fx_CSx[fspwp][0]);
+		send_dbcmd(0x0e040e00|chind|tmp);
+		/* MR22 */
+		send_dbcmd(0x0e041600|chind|0x16);
+	}
+}
+/*******************************************************************************
+ * 	Training handshake functions
+ ******************************************************************************/
+static inline uint32_t wait_freqchgreq(uint32_t assert)
+{
+	uint32_t dataL;
+	uint32_t count;
+	uint32_t ch;
+	count = 100000;
+	/* H3 ES1 and ES2 cannot see frqchg_req */
+	if((PRR_PRODUCT_H3==Prr_Product) && (PRR_PRODUCT_11>=Prr_Cut)) {
+		return 0;
+	}
+	if(assert) {
+		do {
+			dataL = 1;
+			foreach_vch(ch){
+				dataL &= mmio_read_32(DBSC_DBPDSTAT(ch));
+			}
+			count = count -1;
+		} while( ((dataL&0x1)!=0x1) & (count !=0));
+	} else {
+		do {
+			dataL = 0;
+			foreach_vch(ch){
+				dataL |= mmio_read_32(DBSC_DBPDSTAT(ch));
+			}
+			count = count -1;
+		} while( ((dataL&0x1)!=0x0) & (count !=0));
+	}
+
+	return (count==0);
+}
+
+static inline void set_freqchgack(uint32_t assert)
+{
+	uint32_t ch;
+	uint32_t dataL;
+	if(assert)
+		dataL = 0x0CF20000;
+	else
+		dataL = 0x00000000;
+
+	foreach_vch(ch)
+		mmio_write_32(DBSC_DBPDCNT2(ch), dataL);
+}
+
+static inline void set_dfifrequency(uint32_t freq)
+{
+	uint32_t ch;
+	if((PRR_PRODUCT_H3==Prr_Product) && (PRR_PRODUCT_11>=Prr_Cut)) {
+		foreach_vch(ch)
+			mmio_clrsetbits_32(DBSC_DBPDCNT1(ch), 0x1f, freq);
+	} else {
+		foreach_vch(ch)
+			mmio_clrsetbits_32(DBSC_DBDFICNT(ch), 0x1f<<24, (freq << 24));
+	}
+	dsb_sev();
+}
+
+static uint32_t pll3_freq(uint32_t on)
+{
+	uint32_t timeout;
+
+	timeout = wait_freqchgreq(1);
+	
+	if(timeout) {
+		return (1);
+	}
+
+	pll3_control(on);
+	set_dfifrequency(on);
+
+	set_freqchgack(1);
+	timeout = wait_freqchgreq(0);
+	set_freqchgack(0);
+
+	if(timeout) {
+		FATAL_MSG("Time out[2]");
+		return (1);
+	}
+	return (0);
+}
+
+/*******************************************************************************
+ * 	update dly 
+ ******************************************************************************/
+static void update_dly(void)
+{
+	ddr_setval_ach(_reg_SC_PHY_MANUAL_UPDATE, 0x1);
+	ddr_setval_ach(_reg_PHY_ADRCTL_MANUAL_UPDATE, 0x1);
+}
+
+/*******************************************************************************
+ * 	training by pi
+ ******************************************************************************/
+static uint32_t pi_training_go(void)
+{
+	uint32_t flag;
+	uint32_t dataL;
+	uint32_t retry;
+	const uint32_t RETRY_MAX = 4096*16;
+	uint32_t ch;
+
+	uint32_t mst_ch;
+	uint32_t cur_frq;
+	uint32_t complete;
+	uint32_t frqchg_req;
+	/***********************************************************************
+	pi_start
+	***********************************************************************/
+	ddr_setval_ach(_reg_PI_START, 0x1);
+	foreach_vch(ch)
+		mmio_write_32(DBSC_DBPDRGA(ch), ddr_regdef_adr(_reg_PI_INT_STATUS));
+
+	/* set dfi_phymstr_ack = 1 */
+	mmio_write_32(DBSC_DBDFIPMSTRCNF, 0x00000001);
+	dsb_sev();
+
+
+	/***********************************************************************
+	wait pi_int_status[0]
+	***********************************************************************/
+	mst_ch=0;
+	flag=0;
+	complete=0;
+	cur_frq=0;
+	retry=RETRY_MAX;
+
+	do {
+		frqchg_req = mmio_read_32(DBSC_DBPDSTAT(mst_ch)) & 0x1;
+
+		/* H3 ES1 and ES2 cannot see frqchg_req */
+		if((PRR_PRODUCT_H3==Prr_Product) 
+		&& (PRR_PRODUCT_11>=Prr_Cut)) {
+			if((retry%4096)==1) {
+				frqchg_req = 1;
+			} else {
+				frqchg_req = 0;
+			}
+		}
+
+		if(frqchg_req){
+			if(cur_frq){
+				flag=pll3_freq(0);
+				cur_frq=0;
+			} else {
+				flag=pll3_freq(1);
+				cur_frq=1;
+			}
+			if(flag)break;
+		} else {
+			if(cur_frq){
+				foreach_vch(ch){
+					if(complete & (1<<ch))continue;
+					dataL = mmio_read_32(DBSC_DBPDRGD(ch));
+					dataL = dataL >> ddr_regdef_lsb(_reg_PI_INT_STATUS);
+					if(dataL & 0x1){
+						complete |= (1<<ch);
+					}
+				}
+				if(complete==ddr_phyvalid)break;
+			}
+		}
+	} while(--retry);
+	foreach_vch(ch){
+		/* dummy read */
+		dataL = ddr_getval_s(ch, 0,_reg_PHY_CAL_RESULT2_OBS_0);
+		dataL = ddr_getval(ch, _reg_PI_INT_STATUS);
+		ddr_setval(ch, _reg_PI_INT_ACK, dataL);
+	}
+	if(ddrphy_regif_chk()){
+		return(0xfd);
+	}
+
+	return complete;
+}
+
+
+/*******************************************************************************
+ * 	Initialize ddr
+ ******************************************************************************/
+static uint32_t init_ddr(void)
+{
+	int32_t	i;
+	uint32_t dataL;
+	uint32_t phytrainingok;
+	uint32_t ch;
+	uint32_t err;
+
+	MSG_LF("init_ddr:0");
+
+#ifdef DDR_BACKUPMODE
+	dram_get_boot_status(&ddrBackup);
+#endif
+
+	/***********************************************************************
+	unlock phy
+	***********************************************************************/
+	/* Unlock DDRPHY register(AGAIN) */
+	foreach_vch(ch)
+		mmio_write_32(DBSC_DBPDLK(ch), 0x0000A55A);
+	dsb_sev();
+
+
+	/***********************************************************************
+	load ddrphy registers
+	***********************************************************************/
+	ddrtbl_load();
+
+	/***********************************************************************
+	config ddrphy registers
+	***********************************************************************/
+	ddr_config();
+
+	/***********************************************************************
+	dfi_reset assert
+	***********************************************************************/
+	foreach_vch(ch)
+		mmio_write_32(DBSC_DBPDCNT0(ch), 0x01);
+	dsb_sev();
+
+	/***********************************************************************
+	dbsc register set
+	***********************************************************************/
+	dbsc_regset_pre();
+	dbsc_regset();
+	MSG_LF("init_ddr:1");
+	/***********************************************************************
+	dfi_reset negate
+	***********************************************************************/
+	foreach_vch(ch)
+		mmio_write_32(DBSC_DBPDCNT0(ch), 0x00);
+	dsb_sev();
+
+	/***********************************************************************
+	dfi_init_start (start ddrphy)
+	***********************************************************************/
+	err=dfi_init_start();
+	if(err){
+		return INITDRAM_ERR_I;
+	}
+	MSG_LF("init_ddr:2");
+	/***********************************************************************
+	ddr backupmode end
+	***********************************************************************/
+#ifdef DDR_BACKUPMODE
+	if(ddrBackup) {
+		tf_printf("[WARM_BOOT]");
+	} else {
+		tf_printf("[COLD_BOOT]");
+	}
+	err=dram_update_boot_status(ddrBackup);
+	if(err){
+		tf_printf("[BOOT_STATUS_UPDATE_ERROR]");
+		return INITDRAM_ERR_I;
+	}
 #endif
-		break;
-	case PRR_PRODUCT_M3:
-#if RCAR_LSI != RCAR_M3
-		PRR_PRODUCT_ERR(reg);
+	MSG_LF("init_ddr:3");
+	/***********************************************************************
+	override term code after dfi_init_complete
+	***********************************************************************/
+	err=set_term_code();
+	if(err){
+		return INITDRAM_ERR_I;
+	}
+	MSG_LF("init_ddr:4");
+	/***********************************************************************
+	rx offset calibration
+	***********************************************************************/
+	err = rx_offset_cal();
+	if(err)return(INITDRAM_ERR_O);
+	MSG_LF("init_ddr:5");
+	/***********************************************************************
+	set ie_mode=1
+	***********************************************************************/
+	ddr_setval_ach_as(_reg_PHY_IE_MODE, 0x1);
+
+	/***********************************************************************
+	check register i/f is alive
+	***********************************************************************/
+	err = ddrphy_regif_chk();
+	if(err) {
+		return(INITDRAM_ERR_O);
+	}
+	MSG_LF("init_ddr:6");
+	/***********************************************************************
+	phy initialize end
+	***********************************************************************/
+	/***********************************************************************
+	setup DDR mode registers
+	***********************************************************************/
+	/* CMOS MODE */
+	change_lpddr4_en(0);
+
+	ch=0x0f;
+
+#ifdef DDR_BACKUPMODE
+	if(ddrBackup==DRAM_BOOT_STATUS_COLD){
+		/* RXE->RSX (cold boot only)*/
+		send_dbcmd(0x01040000|(0x00100000 * ch));
+		send_dbcmd(0x01040001|(0x00100000 * ch));
+	}
 #else
-		InitDram_m3_es10();
+	/* RSE->RSX */
+	send_dbcmd(0x01040000|(0x00100000 * ch));
+	send_dbcmd(0x01040001|(0x00100000 * ch));
+#endif
+	/* PDE */
+	send_dbcmd(0x08040000|(0x00100000 * ch));
+	/* PDX */
+	send_dbcmd(0x08040001|(0x00100000 * ch));
+
+	/* MR22 (ODTCS & RQZ */
+	send_dbcmd(0x0e041600|(0x00100000 * ch)|0x16);
+	/* ZQCAL start */
+	send_dbcmd(0x0d04004F|(0x00100000 * ch));
+	/* ZQLAT */
+	send_dbcmd(0x0d040051|(0x00100000 * ch));
+
+	/***********************************************************************
+	setup DDR mode registers
+	***********************************************************************/
+	foreach_vch(ch) {
+		ddr_register_set(ch);
+	}
+	/* LPDDR4 MODE */
+	change_lpddr4_en(1);
+
+	MSG_LF("init_ddr:7");
+	/***********************************************************************
+	mask CS_MAP if RANKx is not found
+	***********************************************************************/
+	foreach_vch(ch){
+		dataL = ddr_getval(ch, _reg_PI_CS_MAP);
+		if(!(ch_have_this_cs[0] & (1<<ch))) dataL = dataL & 0xa;
+		if(!(ch_have_this_cs[1] & (1<<ch))) dataL = dataL & 0x5;
+		ddr_setval(ch, _reg_PI_CS_MAP, dataL);
+	}
+
+	/***********************************************************************
+	exec pi_training
+	***********************************************************************/
+	ddr_setval_ach_as(_reg_PHY_PER_CS_TRAINING_MULTICAST_EN,0);
+	ddr_setval_ach_as(_reg_PHY_PER_CS_TRAINING_EN, 1);
+
+
+	phytrainingok = pi_training_go();
+	if(ddr_phyvalid != (phytrainingok & ddr_phyvalid)) {
+		return(INITDRAM_ERR_T|phytrainingok);
+	}
+
+	MSG_LF("init_ddr:8");
+	/***********************************************************************
+	CACS DLY ADJUST
+	***********************************************************************/
+	dataL = Boardcnf.cacs_dly + _f_scale_adj(Boardcnf.cacs_dly_adj);
+	foreach_vch(ch){
+		int16_t adj;
+		for(i=0;i<_reg_PHY_CLK_CACS_SLAVE_DELAY_X_NUM;i++){
+			adj = _f_scale_adj(Boardcnf.ch[ch].cacs_adj[i]);
+			ddr_setval(ch, _reg_PHY_CLK_CACS_SLAVE_DELAY_X[i],
+				dataL + adj
+			);
+		}
+	}
+	update_dly();
+	MSG_LF("init_ddr:9");
+	/***********************************************************************
+	H3 fix rd latency to avoid bug in elasitic buffe
+	***********************************************************************/
+	if((PRR_PRODUCT_H3==Prr_Product) 
+	&& (PRR_PRODUCT_11>=Prr_Cut)) {
+		adjust_rddqs_latency();
+	}
+
+	/***********************************************************************
+	Adjust Write path latency
+	***********************************************************************/
+	if(ddrtbl_getval(_cnf_DDR_PHY_SLICE_REGSET, _reg_PHY_WRITE_PATH_LAT_ADD))
+		adjust_wpath_latency();
+
+
+	/***********************************************************************
+	RDQLVL Training
+	***********************************************************************/
+	err=rdqdm_man();
+	if(err) {
+		return(INITDRAM_ERR_T);
+	}
+	update_dly();
+	MSG_LF("init_ddr:10");
+	/***********************************************************************
+	WDQLVL Training
+	***********************************************************************/
+	err=wdqdm_man();
+	if(err) {
+		return(INITDRAM_ERR_T);
+	}
+	update_dly();
+	MSG_LF("init_ddr:11");
+	/***********************************************************************
+	update delay line
+	***********************************************************************/
+	update_dly();
+	/***********************************************************************
+	training complete, setup dbsc
+	***********************************************************************/
+	dbsc_regset();
+	dbsc_regset_post();
+	MSG_LF("init_ddr:12");
+	return phytrainingok;
+}
+
+
+/*******************************************************************************
+ * 	SW LEVELING COMMON
+ ******************************************************************************/
+
+static uint32_t swlvl1(uint32_t ddr_csn, uint32_t reg_cs, uint32_t reg_kick)
+{
+	uint32_t ch;
+	uint32_t dataL;
+	uint32_t retry;
+	uint32_t waiting;
+	uint32_t err;
+	const uint32_t RETRY_MAX=0x1000;
+
+	err=0;
+
+	/* set EXIT -> OP_DONE is cleared */
+	ddr_setval_ach(_reg_PI_SWLVL_EXIT, 0x1);
+	/* kick */
+	foreach_vch(ch){
+		if(ch_have_this_cs[ddr_csn%2] & (1<<ch)){
+			ddr_setval(ch, reg_cs, ddr_csn);
+			ddr_setval(ch, reg_kick, 0x1);
+		}
+	}
+	foreach_vch(ch){
+		/*PREPARE ADDR REGISTER (for SWLVL_OP_DONE)*/
+		mmio_write_32(DBSC_DBPDRGA(ch),
+			ddr_regdef_adr(_reg_PI_SWLVL_OP_DONE));
+	}
+	waiting=ch_have_this_cs[ddr_csn%2];
+	dsb_sev();
+	retry=RETRY_MAX;
+	do {
+		foreach_vch(ch){
+			if(!(waiting&(1<<ch)))
+				continue;
+			dataL=mmio_read_32(DBSC_DBPDRGD(ch));
+			dataL=dataL >> ddr_regdef_lsb(_reg_PI_SWLVL_OP_DONE);
+			if(dataL&0x1)	waiting&=~(1<<ch);
+		}
+		retry--;
+	} while (waiting && (retry>0));
+	if(retry==0){
+		err=1;
+	}
+
+	dsb_sev();
+	/* set EXIT -> OP_DONE is cleared */
+	ddr_setval_ach(_reg_PI_SWLVL_EXIT, 0x1);
+	dsb_sev();
+
+	return err;
+}
+
+/*******************************************************************************
+ * 	WDQ TRAINING
+ ******************************************************************************/
+static void wdqdm_clr1(uint32_t ch, uint32_t ddr_csn)
+{
+	int32_t i,k;
+	uint32_t cs,slice;
+	uint32_t dataL;
+	cs = ddr_csn%2;
+	dataL = Boardcnf.dqdm_dly_w;
+	for(slice=0;slice<SLICE_CNT;slice++){
+		k=(Boardcnf.ch[ch].dqs_swap>>(4*slice))&0xf;
+		if(((k>=2) && (ddr_csn<2)) || ((k<2) && (ddr_csn>=2)))continue;
+
+		for(i=0;i<=8;i++){
+			if(ch_have_this_cs[CS_CNT-1-cs]&(1<<ch))
+				wdqdm_dly[ch][cs][slice][i]=wdqdm_dly[ch][CS_CNT-1-cs][slice][i];
+			else
+				wdqdm_dly[ch][cs][slice][i]=dataL;
+			wdqdm_le[ch][cs][slice][i]=0;
+			wdqdm_te[ch][cs][slice][i]=0;
+		}
+		wdqdm_st[ch][cs][slice]=0;
+		wdqdm_win[ch][cs][slice]=0;
+	}
+}
+static uint32_t wdqdm_ana1(uint32_t ch, uint32_t ddr_csn)
+{
+	int32_t i,k;
+	uint32_t cs,slice;
+	uint32_t dataL;
+	uint32_t err;
+	const uint32_t _par_WDQLVL_RETRY_THRES=0x7c0;
+
+	int32_t min_win;
+	int32_t win;
+	int8_t _adj;
+	int16_t adj;
+	uint32_t dq;
+
+	err = 0;
+	for(slice=0;slice<SLICE_CNT;slice+=1){
+		k=(Boardcnf.ch[ch].dqs_swap>>(4*slice)) & 0xf;
+		if(((k>=2) && (ddr_csn<2)) || ((k<2) && (ddr_csn>=2)))continue;
+
+		cs = ddr_csn%2;
+		ddr_setval_s(ch, slice, _reg_PHY_PER_CS_TRAINING_INDEX, cs);
+		ddr_getval_s(ch, slice, _reg_PHY_PER_CS_TRAINING_INDEX);
+		for(i=0;i<9;i++){
+			dq = slice*8+i;
+			if(i==8)
+				_adj = Boardcnf.ch[ch].dm_adj_w[slice];
+			else
+				_adj = Boardcnf.ch[ch].dq_adj_w[dq];
+			adj = _f_scale_adj(_adj);
+
+			dataL = ddr_getval_s(ch, slice, _reg_PHY_CLK_WRX_SLAVE_DELAY[i])+adj;
+			ddr_setval_s(ch, slice, _reg_PHY_CLK_WRX_SLAVE_DELAY[i], dataL);
+			wdqdm_dly[ch][cs][slice][i]  =dataL;
+		}
+		ddr_setval_s(ch, slice, _reg_PHY_PER_CS_TRAINING_EN, 0);
+		dataL = ddr_getval_s(ch, slice, _reg_PHY_WDQLVL_STATUS_OBS);
+		wdqdm_st[ch][cs][slice] = dataL;
+		min_win=INT_LEAST32_MAX;
+		for(i=0;i<=8;i++){
+			ddr_setval_s(ch, slice, _reg_PHY_WDQLVL_DQDM_OBS_SELECT, i);
+
+			dataL = ddr_getval_s(ch, slice, _reg_PHY_WDQLVL_DQDM_TE_DLY_OBS);
+			wdqdm_te[ch][cs][slice][i] = dataL;
+			dataL = ddr_getval_s(ch, slice, _reg_PHY_WDQLVL_DQDM_LE_DLY_OBS);
+			wdqdm_le[ch][cs][slice][i] = dataL;
+			win=(int32_t)wdqdm_te[ch][cs][slice][i]-wdqdm_le[ch][cs][slice][i];
+			if(min_win>win)
+				min_win=win;
+			if( dataL >= _par_WDQLVL_RETRY_THRES) err = 2;
+		}
+		wdqdm_win[ch][cs][slice] = min_win;
+		ddr_setval_s(ch, slice, _reg_PHY_PER_CS_TRAINING_EN, 1);
+	}
+	return err;
+}
+
+static void wdqdm_cp(uint32_t ddr_csn, uint32_t restore) {
+	uint32_t i;
+	uint32_t ch,slice;
+	uint32_t tgt_cs,src_cs;
+	uint32_t tmp_r;
+	foreach_vch(ch){
+		for(tgt_cs=0;tgt_cs<CS_CNT;tgt_cs++) {
+			for(slice=0;slice<SLICE_CNT;slice++){
+				ddr_setval_s(ch,slice,_reg_PHY_PER_CS_TRAINING_INDEX, tgt_cs);
+				src_cs = ddr_csn%2;
+				if(!(ch_have_this_cs[1] & (1<<ch)))
+					src_cs = 0;
+
+				for(i=0;i<=4;i+=4){
+					if(restore)
+						tmp_r = rdqdm_dly[ch][tgt_cs][slice  ][i];
+					else
+						tmp_r = rdqdm_dly[ch][src_cs][slice  ][i];
+
+					ddr_setval_s(ch, slice, _reg_PHY_RDDQS_X_RISE_SLAVE_DELAY[i], tmp_r);
+				}
+			}
+		}
+	}
+}
+static uint32_t wdqdm_man1(void)
+{
+	int32_t k;
+	uint32_t ch,cs,slice;
+	uint32_t ddr_csn;
+	uint32_t dataL;
+	uint32_t err;
+	uint32_t err_flg;
+
+	uint32_t high_dq[DRAM_CH_CNT];
+	foreach_vch(ch){
+		high_dq[ch]=0;
+		for(slice=0;slice<SLICE_CNT;slice++) {
+			k=(Boardcnf.ch[ch].dqs_swap>>(4*slice)) & 0xf;
+			if(k>=2)
+				high_dq[ch]|=(1<<slice);
+		}
+	}
+	ddr_setval_ach(_reg_PI_16BIT_DRAM_CONNECT, 0x0);
+
+	err=0;
+	/* CLEAR PREV RESULT */
+	for(cs=0;cs<CS_CNT;cs++) {
+		ddr_setval_ach_as(_reg_PHY_PER_CS_TRAINING_INDEX, cs);
+		ddr_setval_ach_as(_reg_PHY_WDQLVL_CLR_PREV_RESULTS, 0x1);
+	}
+	err_flg=0;
+
+	for(ddr_csn=0;ddr_csn<CSAB_CNT;ddr_csn++) {
+		foreach_vch(ch){
+			dataL = mmio_read_32(DBSC_DBDFICNT(ch));
+			dataL &= ~(0x00ffU<<16);
+
+			if(ddr_csn>=2)
+				k = (high_dq[ch]^0x0f);
+			else
+				k =  high_dq[ch];
+			dataL |=  (k<<16);
+			mmio_write_32(DBSC_DBDFICNT(ch), dataL);
+		}
+		if(
+			((PRR_PRODUCT_H3==Prr_Product) && (PRR_PRODUCT_11>=Prr_Cut))
+	     	||	((PRR_PRODUCT_M3==Prr_Product) && (PRR_PRODUCT_10>=Prr_Cut))
+		) {
+			wdqdm_cp(ddr_csn,0);
+		}
+		/* KICK WDQLVL */
+		err = swlvl1(ddr_csn, _reg_PI_WDQLVL_CS, _reg_PI_WDQLVL_REQ);
+		if(err)
+			goto err_exit;
+		foreach_vch(ch){
+			if(!(ch_have_this_cs[ddr_csn%2] & (1<<ch))) {
+				wdqdm_clr1(ch, ddr_csn);
+				continue;
+			}
+			err = wdqdm_ana1(ch, ddr_csn);
+			if(err)
+			err_flg |= (1<<(ddr_csn*4+ch));
+		}
+	}
+err_exit:
+	ddr_setval_ach(_reg_PI_16BIT_DRAM_CONNECT, 0x1);
+	foreach_vch(ch){
+		dataL = mmio_read_32(DBSC_DBDFICNT(ch));
+		dataL &= ~(0x00ffU<<16);
+		mmio_write_32(DBSC_DBDFICNT(ch), dataL);
+	}
+	return (err_flg|err);
+}
+
+static uint32_t wdqdm_man(void)
+{
+	uint32_t err,retry_cnt;
+	const uint32_t retry_max=0x10;
+
+	retry_cnt=0;
+	do {
+		err = wdqdm_man1();
+	} while(err && (++retry_cnt<retry_max));
+
+	if(
+		((PRR_PRODUCT_H3==Prr_Product) && (PRR_PRODUCT_11>=Prr_Cut))
+	     ||	((PRR_PRODUCT_M3==Prr_Product) && (PRR_PRODUCT_10>=Prr_Cut))
+	) {
+		wdqdm_cp(0,1);
+	}
+	return (retry_cnt>=retry_max);
+}
+
+/*******************************************************************************
+ * 	RDQ TRAINING
+ ******************************************************************************/
+static void rdqdm_clr1(uint32_t ch, uint32_t ddr_csn)
+{
+	int32_t i,k;
+	uint32_t cs,slice;
+	uint32_t dataL;
+	cs = ddr_csn%2;
+	dataL = Boardcnf.dqdm_dly_r;
+	for(slice=0;slice<SLICE_CNT;slice++){
+		k=(Boardcnf.ch[ch].dqs_swap>>(4*slice))&0xf;
+		if(((k>=2) && (ddr_csn<2)) || ((k<2) && (ddr_csn>=2)))continue;
+
+		for(i=0;i<=8;i++){
+			rdqdm_dly[ch][cs][slice][i]=dataL;
+			if(ch_have_this_cs[CS_CNT-1-cs]&(1<<ch)) {
+				rdqdm_dly[ch][cs][slice][i]=
+				rdqdm_dly[ch][CS_CNT-1-cs][slice][i];
+				rdqdm_dly[ch][cs][slice+SLICE_CNT][i]=
+				rdqdm_dly[ch][CS_CNT-1-cs][slice+SLICE_CNT][i];
+			}
+			else {
+				rdqdm_dly[ch][cs][slice][i]=dataL;
+				rdqdm_dly[ch][cs][slice+SLICE_CNT][i]=dataL;
+			}
+			rdqdm_le[ch][cs][slice][i]=0;
+			rdqdm_le[ch][cs][slice+SLICE_CNT][i]=0;
+			rdqdm_te[ch][cs][slice][i]=0;
+			rdqdm_te[ch][cs][slice+SLICE_CNT][i]=0;
+			rdqdm_nw[ch][cs][slice][i]=0;
+			rdqdm_nw[ch][cs][slice+SLICE_CNT][i]=0;
+		}
+		rdqdm_st[ch][cs][slice]=0;
+		rdqdm_win[ch][cs][slice]=0;
+	}
+}
+static uint32_t rdqdm_ana1(uint32_t ch, uint32_t ddr_csn)
+{
+	int32_t i,k;
+	uint32_t cs,slice;
+	uint32_t dataL;
+	uint32_t err;
+	int8_t _adj;
+	int16_t adj;
+	uint32_t dq;
+	err=0;
+	for(slice=0;slice<SLICE_CNT;slice++){
+		int32_t min_win;
+		int32_t win;
+		uint32_t rdq_status_obs_select;
+		k=(Boardcnf.ch[ch].dqs_swap>>(4*slice))&0xf;
+		if(((k>=2) && (ddr_csn<2)) || ((k<2) && (ddr_csn>=2)))continue;
+
+		cs = ddr_csn%2;
+		ddr_setval_s(ch, slice, _reg_PHY_PER_CS_TRAINING_INDEX, cs);
+		ddr_getval_s(ch, slice, _reg_PHY_PER_CS_TRAINING_INDEX);
+
+		for(i=0;i<=8;i++){
+			dq = slice*8+i;
+			if(i==8)
+				_adj = Boardcnf.ch[ch].dm_adj_r[slice];
+			else
+				_adj = Boardcnf.ch[ch].dq_adj_r[dq];
+
+			adj = _f_scale_adj(_adj);
+
+			dataL = ddr_getval_s(ch, slice, _reg_PHY_RDDQS_X_RISE_SLAVE_DELAY[i])+adj;
+			ddr_setval_s(ch, slice, _reg_PHY_RDDQS_X_RISE_SLAVE_DELAY[i], dataL);
+			rdqdm_dly[ch][cs][slice  ][i]=dataL;
+
+			dataL = ddr_getval_s(ch, slice, _reg_PHY_RDDQS_X_FALL_SLAVE_DELAY[i])+adj;
+			ddr_setval_s(ch, slice, _reg_PHY_RDDQS_X_FALL_SLAVE_DELAY[i], dataL);
+			rdqdm_dly[ch][cs][slice+SLICE_CNT][i]=dataL;
+		}
+		min_win=INT_LEAST32_MAX;
+		for(i=0;i<=8;i++){
+			dataL = ddr_getval_s(ch, slice, _reg_PHY_RDLVL_STATUS_OBS);
+			rdqdm_st[ch][cs][slice]=dataL;
+			rdqdm_st[ch][cs][slice+SLICE_CNT]=dataL;
+			/* k : rise/fall */
+			for(k=0;k<2;k++){
+				if(i==8){
+					rdq_status_obs_select = 16+8*k;
+				} else {
+					rdq_status_obs_select = i+k*8;
+				}
+				ddr_setval_s(ch, slice, _reg_PHY_RDLVL_RDDQS_DQ_OBS_SELECT, rdq_status_obs_select);
+
+				dataL = ddr_getval_s(ch, slice, _reg_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS);
+				rdqdm_le[ch][cs][slice+SLICE_CNT*k][i]=dataL;
+
+				dataL = ddr_getval_s(ch, slice, _reg_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS);
+				rdqdm_te[ch][cs][slice+SLICE_CNT*k][i]=dataL;
+
+				dataL = ddr_getval_s(ch, slice, _reg_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS);
+				rdqdm_nw[ch][cs][slice+SLICE_CNT*k][i]=dataL;
+
+				win=(int32_t)rdqdm_te[ch][cs][slice+SLICE_CNT*k][i]-rdqdm_le[ch][cs][slice+SLICE_CNT*k][i];
+				if(i!=8){
+					if(min_win>win)
+						min_win=win;
+				}
+			}
+		}
+		rdqdm_win[ch][cs][slice]=min_win;
+		if(min_win<=0) {
+			err = 2;
+		}
+	}
+	return(err);
+}
+static uint32_t rdqdm_man1(void)
+{
+	uint32_t ch;
+	uint32_t ddr_csn;
+	uint32_t err;
+
+	err = 0;
+
+	for(ddr_csn=0;ddr_csn<CSAB_CNT;ddr_csn++) {
+		/* KICK RDQLVL */
+		err = swlvl1(ddr_csn, _reg_PI_RDLVL_CS, _reg_PI_RDLVL_REQ);
+		if(err)goto err_exit;
+
+		foreach_vch(ch){
+			if(!(ch_have_this_cs[ddr_csn%2] & (1<<ch))) {
+				rdqdm_clr1(ch, ddr_csn);
+				continue;
+			}
+			err = rdqdm_ana1(ch, ddr_csn);
+			if(err)
+				goto err_exit;
+		}
+	}
+err_exit:
+	return(err);
+}
+
+static uint32_t rdqdm_man(void)
+{
+	uint32_t err,retry_cnt;
+	const uint32_t retry_max=0x01;
+
+	retry_cnt=0;
+	do {
+		err = rdqdm_man1();
+	} while(err && (++retry_cnt<retry_max));
+
+	return (retry_cnt>=retry_max);
+}
+
+
+/*******************************************************************************
+ * 	rx offset calibration
+ ******************************************************************************/
+static int32_t _find_change(uint64_t val, uint32_t dir)
+{
+	int32_t i;
+	uint32_t startval;
+	uint32_t curval;
+	const uint32_t VAL_END=0x3f;
+
+	if(dir==0) {
+		startval=(val&0x1);
+		for(i=1;i<=VAL_END;i++) {
+			curval=(val>>i) & 0x1;
+			if(curval!=startval)
+				return(i);
+		}
+		return(VAL_END);
+	} else {
+		startval=(val>>dir)&0x1;
+		for(i=dir-1;i>=0;i--) {
+			curval=(val>>i) & 0x1;
+			if(curval!=startval)
+				return(i);
+		}
+		return(0);
+	}
+}
+
+static uint32_t _rx_offset_cal_updn(uint32_t code)
+{
+	const uint32_t CODE_MAX=0x40;
+	uint32_t tmp;
+	if (PRR_PRODUCT_H3==Prr_Product){
+		if(code==0)
+			tmp = (1<<6) | (CODE_MAX-1);
+		else if(code<=0x20)
+			tmp = ((CODE_MAX-1-(0x20-code)*2)<<6) | (CODE_MAX-1);
+		else
+			tmp = ((CODE_MAX-1)<<6) | (CODE_MAX-1-(code-0x20)*2);
+	} else {
+		if(code==0)
+			tmp = (1<<6) | (CODE_MAX-1);
+		else
+			tmp = (code<<6) | (CODE_MAX-code);
+	}
+	return tmp;
+}
+#define RX_OFFSET_FAST
+static uint32_t rx_offset_cal(void)
+{
+	uint32_t index;
+	uint32_t code;
+	const uint32_t CODE_MAX=0x40;
+	const uint32_t CODE_STEP=2;
+	uint32_t ch, slice;
+	uint32_t tmp;
+	uint32_t tmp_ach_as[DRAM_CH_CNT][SLICE_CNT];
+	uint64_t val[DRAM_CH_CNT][SLICE_CNT][_reg_PHY_RX_CAL_X_NUM];
+#ifdef RX_OFFSET_FAST
+	uint32_t adr_st;
+	adr_st=ddr_regdef_adr(_reg_PHY_RX_CAL_X[0]);
 #endif
-		break;
-	default:
-		PRR_PRODUCT_ERR(reg);
-		break;
+	ddr_setval_ach_as(_reg_PHY_IE_MODE, 0x1);
+	ddr_setval_ach_as(_reg_PHY_RX_CAL_OVERRIDE, 0x1);
+	foreach_vch(ch){
+		for(slice=0; slice<SLICE_CNT; slice++) {
+			for(index=0;index<_reg_PHY_RX_CAL_X_NUM;index++) {
+				val[ch][slice][index] = 0;
+			}
+		}
 	}
+
+	for(code=0;code<CODE_MAX/CODE_STEP;code++) {
+		tmp = _rx_offset_cal_updn(code*CODE_STEP);
+#ifdef RX_OFFSET_FAST
+		tmp=tmp|(tmp<<16);
+		for(index=0;index<(_reg_PHY_RX_CAL_X_NUM+1)/2;index++) {
+			for(slice=0;slice<4;slice++)
+				reg_ddrphy_write_a(adr_st+0x80*slice+index,tmp);
+		}
 #else
- #if RCAR_LSI == RCAR_H3	/* H3 */
-  #if RCAR_LSI_CUT == RCAR_CUT_10
-	/* H3 Cut 10 */
-	if ((PRR_PRODUCT_H3 | PRR_PRODUCT_10)
-			!= (reg & (PRR_PRODUCT_MASK | PRR_CUT_MASK))) {
-		PRR_PRODUCT_ERR(reg);
-	}
-	InitDram_h3_es10();
-  #elif RCAR_LSI_CUT == RCAR_CUT_11
-	/* H3 Cut 11 */
-	if ((PRR_PRODUCT_H3 | PRR_PRODUCT_11)
-			!= (reg & (PRR_PRODUCT_MASK | PRR_CUT_MASK))) {
-		PRR_PRODUCT_ERR(reg);
-	}
-	InitDram_h3_ws11();
-  #else
-   #error "Don't have DDR initialize routine(H3)."
-  #endif
- #elif RCAR_LSI == RCAR_M3	/* M3 */
-	if ((PRR_PRODUCT_M3 | PRR_PRODUCT_10)
-			!= (reg & (PRR_PRODUCT_MASK | PRR_CUT_MASK))) {
-		PRR_PRODUCT_ERR(reg);
-	}
-	InitDram_m3_es10();
- #else
-  #error "Don't have DDR initialize routine(M3)."
- #endif
+		for(index=0;index<_reg_PHY_RX_CAL_X_NUM;index++) {
+			ddr_setval_ach_as(_reg_PHY_RX_CAL_X[index], tmp);
+		}
 #endif
+		dsb_sev();
+		ddr_getval_ach_as(_reg_PHY_RX_CAL_OBS, (uint32_t *)tmp_ach_as);
+
+		foreach_vch(ch){
+			for(slice=0; slice<SLICE_CNT; slice++) {
+				tmp=tmp_ach_as[ch][slice];
+				for(index=0;index<_reg_PHY_RX_CAL_X_NUM;index++) {
+					if(tmp & (1U<<index)) {
+						val[ch][slice][index] |= (1ULL<<code);
+					} else {
+						val[ch][slice][index] &= ~(1ULL<<code);
+					}
+				}
+			}
+		} 
+	}
+	foreach_vch(ch){
+		for(slice=0; slice<SLICE_CNT; slice++) {
+			for(index=0;index<_reg_PHY_RX_CAL_X_NUM;index++) {
+				uint64_t tmpval;
+				int32_t lsb,msb;
+				tmpval = val[ch][slice][index];
+				lsb = _find_change(tmpval, 0);
+				msb = _find_change(tmpval, (CODE_MAX/CODE_STEP)-1);
+				tmp = (lsb+msb)>>1;
+
+				tmp = _rx_offset_cal_updn(tmp*CODE_STEP);
+				ddr_setval_s(ch, slice, _reg_PHY_RX_CAL_X[index], tmp);
+			}
+		}
+	}
+	ddr_setval_ach_as(_reg_PHY_RX_CAL_OVERRIDE, 0x0);
+	ddr_setval_ach_as(_reg_PHY_IE_MODE, 0x0);
+	return 0;
+}
+
+/*******************************************************************************
+ * 	adjust rddqs latency
+ ******************************************************************************/
+static void adjust_rddqs_latency(void)
+{
+	uint32_t ch,slice;
+	uint32_t dly;
+	uint32_t maxlatx2;
+	uint32_t tmp;
+	uint32_t rdlat_adjx2[SLICE_CNT];
+	foreach_vch(ch){
+		maxlatx2 = 0;
+		for(slice=0;slice<SLICE_CNT;slice++) {
+			ddr_setval_s(ch, slice, _reg_PHY_PER_CS_TRAINING_INDEX, 0);
+
+
+			dly = ddr_getval_s(ch, slice, _reg_PHY_RDDQS_GATE_SLAVE_DELAY);
+			tmp = ddr_getval_s(ch, slice, _reg_PHY_RDDQS_LATENCY_ADJUST);
+			/* note gate_slave_delay[9] is always 0 */
+			tmp = (tmp<<1) + (dly>>8);
+			rdlat_adjx2[slice] = tmp;
+			if(maxlatx2<tmp)
+				maxlatx2=tmp;
+		}
+		maxlatx2 = ((maxlatx2+1)>>1)<<1;
+		for(slice=0;slice<SLICE_CNT;slice++) {
+			tmp = maxlatx2 - rdlat_adjx2[slice];
+			tmp = (tmp>>1);
+			if(tmp){
+				ddr_setval_s(ch, slice, _reg_PHY_RPTR_UPDATE,
+				ddr_getval_s(ch, slice, _reg_PHY_RPTR_UPDATE)+1);
+			}
+		}
+	}
+}
+
+/*******************************************************************************
+ * 	adjust wpath latency
+ ******************************************************************************/
+static void adjust_wpath_latency(void)
+{
+	uint32_t ch,cs,slice;
+	uint32_t dly;
+	uint32_t wpath_add;
+	const uint32_t _par_EARLY_THRESHOLD_VAL=0x180;
+	foreach_vch(ch){
+		for(slice=0;slice<SLICE_CNT;slice+=1) {
+			for(cs=0;cs<CS_CNT;cs++){
+				ddr_setval_s(ch, slice, _reg_PHY_PER_CS_TRAINING_INDEX, cs);
+				ddr_getval_s(ch, slice, _reg_PHY_PER_CS_TRAINING_INDEX);
+				dly = ddr_getval_s(ch, slice, _reg_PHY_CLK_WRDQS_SLAVE_DELAY);
+				if(dly<=_par_EARLY_THRESHOLD_VAL)continue;
+
+				wpath_add = ddr_getval_s(ch, slice, _reg_PHY_WRITE_PATH_LAT_ADD);
+				ddr_setval_s(ch, slice,  _reg_PHY_WRITE_PATH_LAT_ADD, wpath_add-1);
+			}
+		}
+	}
 }
 
 
+/*******************************************************************************
+ * 	DDR Initialize entry
+ ******************************************************************************/
+int32_t InitDram(void)
+{
+	uint32_t ch,cs;
+	uint32_t dataL;
+	uint32_t failcount;
+	const uint32_t FAILCOUNT_MAX=0x1;
+
+	/***********************************************************************
+	Judge product and cut
+	***********************************************************************/
+	Prr_Product = mmio_read_32(PRR) & PRR_PRODUCT_MASK;
+	Prr_Cut = mmio_read_32(PRR) & PRR_CUT_MASK;
+
+	if (Prr_Product == PRR_PRODUCT_H3) {
+		pDDR_REGDEF_TBL = (uint32_t *)&DDR_REGDEF_TBL[0][0];
+	} else if (Prr_Product == PRR_PRODUCT_M3) {
+		pDDR_REGDEF_TBL = (uint32_t *)&DDR_REGDEF_TBL[1][0];
+	} else {
+		FATAL_MSG("DDR:Unknown Product");
+		return 0xff;
+	}
+
+	/***********************************************************************
+	Judge board type
+	***********************************************************************/
+	_cnf_BOARDTYPE = boardcnf_get_brd_type();
+	if(_cnf_BOARDTYPE>=BOARDNUM){
+		FATAL_MSG("DDR:Unknown Board");
+		return 0xff;
+	}
+	Boardcnf = boardcnfs[_cnf_BOARDTYPE];
+	ddr_phyvalid = Boardcnf.phyvalid;
+	max_density=0;
+	max_cs=0;
+	for(cs=0;cs<CS_CNT;cs++){
+		ch_have_this_cs[cs]=0;
+	}
+	foreach_vch(ch){
+		for(cs=0;cs<CS_CNT;cs++){
+			dataL = Boardcnf.ch[ch].ddr_density[cs];
+			ddr_density[ch][cs]=dataL;
+
+			if(dataL==0xff)continue;
+			if(dataL>max_density)
+				max_density=dataL;
+			if((cs==1) && (PRR_PRODUCT_H3==Prr_Product) && (PRR_PRODUCT_11>=Prr_Cut))
+				continue;
+			if(cs==1)
+				max_cs=1;
+			ch_have_this_cs[cs] |= (1<<ch);
+		}
+	}
+
+	/***********************************************************************
+	Judge board clock frequency (in MHz)
+	***********************************************************************/
+	boardcnf_get_brd_clk(_cnf_BOARDTYPE, &brd_clk, &brd_clkdiv);
+	/***********************************************************************
+	Judge ddr operating frequency clock(in Mbps)
+	***********************************************************************/
+	boardcnf_get_ddr_mbps(_cnf_BOARDTYPE, &ddr_mbps, &ddr_mbpsdiv);
+
+	ddr0800_mul = CLK_DIV(800,2,brd_clk,brd_clkdiv);
+	ddr_mul = CLK_DIV(ddr_mbps,ddr_mbpsdiv*2,brd_clk,brd_clkdiv);
+
+	/***********************************************************************
+	Adjust tccd
+	***********************************************************************/
+	{
+		uint32_t mul,div;
+		uint32_t bus_mbps, bus_mbpsdiv;
+		uint32_t tmp_tccd;
+		dataL = mmio_read_32(CPG_PLL1CR);
+		mul = (dataL>>24)+1;
+		if(dataL & 0x80)
+			div = 2;
+		else
+			div = 1;
+
+		bus_mbps = brd_clk * mul * 2;
+		bus_mbpsdiv = brd_clkdiv * div;
+
+		tmp_tccd = CLK_DIV(ddr_mbps*8, ddr_mbpsdiv, bus_mbps, bus_mbpsdiv);
+		if(8*ddr_mbps*bus_mbpsdiv != tmp_tccd * bus_mbps * ddr_mbpsdiv)
+			tmp_tccd = tmp_tccd + 1;
+
+		if(tmp_tccd<8)
+			ddr_tccd = 8;
+		else
+			ddr_tccd = tmp_tccd;
+
+	}
+
+	NOTICE("BL2: DDR%d(%s)", ddr_mbps/ddr_mbpsdiv, RCAR_DDR_VERSION);
+
+	MSG_LF("Start");
+
+	failcount=0;
+	/***********************************************************************
+	initialize DDRPHY 
+	***********************************************************************/
+	do {
+		pll3_set(1,1);
+		pll3_control(1);
+		if(failcount>0){
+			reset_dbsc();
+			reset_dbsc();
+			dsb_sev();
+		}
+		dataL=init_ddr();
+		if(dataL==ddr_phyvalid)break;
+	} while (++failcount<FAILCOUNT_MAX);
+	/***********************************************************************
+	initialize DDRPHY 
+	***********************************************************************/
+	tf_printf("..%d\n",failcount);
+	if(failcount==0)
+		return INITDRAM_OK;
+	else
+		return INITDRAM_NG;
+}
+/*******************************************************************************
+ * 	END
+ ******************************************************************************/
diff --git a/plat/renesas/rcar/ddr/boot_init_dram.h b/plat/renesas/rcar/ddr/boot_init_dram.h
index c631ec1..15c0b38 100644
--- a/plat/renesas/rcar/ddr/boot_init_dram.h
+++ b/plat/renesas/rcar/ddr/boot_init_dram.h
@@ -1,37 +1,11 @@
-/*
- * Copyright (c) 2015-2016, Renesas Electronics Corporation
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- *   - Redistributions of source code must retain the above copyright notice,
- *     this list of conditions and the following disclaimer.
- *
- *   - Redistributions in binary form must reproduce the above copyright
- *     notice, this list of conditions and the following disclaimer in the
- *     documentation and/or other materials provided with the distribution.
- *
- *   - Neither the name of Renesas nor the names of its contributors may be
- *     used to endorse or promote products derived from this software without
- *     specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
- * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
- * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
- * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
- * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
- * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
- * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
- * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
- * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
- * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
- * POSSIBILITY OF SUCH DAMAGE.
- */
+#ifndef	__BOOT_INIT_DRAM_
+#define	__BOOT_INIT_DRAM_
 
-#ifndef __BOOT_INIT_DRAM_H_
-#define __BOOT_INIT_DRAM_H_
+extern int32_t InitDram(void);
+#define INITDRAM_OK (0)
+#define INITDRAM_NG (0xffffffff)
+#define INITDRAM_ERR_I (0xffffffff)
+#define INITDRAM_ERR_O (0xfffffffe)
+#define INITDRAM_ERR_T (0xfffffff0)
 
-extern void InitDram(void);
-
-#endif /* __BOOT_INIT_DRAM_H_ */
+#endif /* __BOOT_INIT_DRAM_*/
diff --git a/plat/renesas/rcar/ddr/boot_init_dram_config.c b/plat/renesas/rcar/ddr/boot_init_dram_config.c
new file mode 100644
index 0000000..60439fe
--- /dev/null
+++ b/plat/renesas/rcar/ddr/boot_init_dram_config.c
@@ -0,0 +1,597 @@
+/*******************************************************************************
+ *	NUMBER OF BOARD CONFIGRATION
+ *	PLEASE DEFINE
+ ******************************************************************************/
+#define BOARDNUM 4
+/*******************************************************************************
+ *	PLEASE SET board number or board judge function
+ ******************************************************************************/
+//#define BOARD_JUDGE_AUTO
+#ifdef BOARD_JUDGE_AUTO
+static uint32_t _board_judge(void);
+static uint32_t boardcnf_get_brd_type(void) {
+		return _board_judge();
+}
+#else
+static uint32_t boardcnf_get_brd_type(void) {
+		//return (1);
+		return (3); /* M3 Starter Kit */
+}
+#endif
+
+/*******************************************************************************
+ *	BOARD CONFIGRATION
+ *	PLEASE DEFINE boardcnfs[]
+ ******************************************************************************/
+struct _boardcnf_ch {
+	/*0x00... 4Gbit/die
+	 *0x01... 6Gbit/die
+	 *0x02... 8Gbit/die
+	 *0x03...12Gbit/die
+	 *0x04...16Gbit/die
+	 *0x05...24Gbit/die
+	 *0x06...32Gbit/die
+	 *0xff...NO_MEMORY
+	*/
+	uint8_t	 ddr_density[CS_CNT];
+	/*SoC caX([5][4][3][2][1][0]) -> MEM caY: */
+	uint32_t ca_swap;
+	/*SoC dqsX([3][2][1][0]) -> MEM dqsY: */
+	uint16_t dqs_swap;
+	/*SoC dq([7][6][5][4][3][2][1][0]) -> MEM dqY/dm:  (8 means DM)*/
+	uint32_t dq_swap[SLICE_CNT];
+	/*SoC dm -> MEM dqY/dm:  (8 means DM)*/
+	uint8_t dm_swap[SLICE_CNT];
+	/* write traing pattern
+ 	* (DM,DQ7,....DQ0) x BL16
+ 	*/
+	uint16_t wdqlvl_patt[16];
+	/* delay adjustment is ps*/
+	int8_t cacs_adj[10];
+	int8_t dm_adj_w[SLICE_CNT];
+	int8_t dq_adj_w[SLICE_CNT*8];
+	int8_t dm_adj_r[SLICE_CNT];
+	int8_t dq_adj_r[SLICE_CNT*8];
+};
+struct _boardcnf {
+	/* ch in use */
+	uint8_t phyvalid;
+	/* use dbi mode */
+	uint8_t dbi_en;
+	/* default CA/CS delay value */
+	uint16_t cacs_dly;
+	/* default CA/CS delay adjust value in ps*/
+	int16_t cacs_dly_adj;
+	/* default DQ/DM delay value for write*/
+	uint16_t dqdm_dly_w;
+	/* default DQ/DM delay value for read*/
+	uint16_t dqdm_dly_r;
+	struct _boardcnf_ch ch[DRAM_CH_CNT];
+};
+/* write traing pattern
+ * (DM,DQ7,....DQ0) x BL16
+ */
+#define WDQLVL_PAT {\
+	0x00AA,\
+	0x0055,\
+	0x00AA,\
+	0x0155,\
+	0x01CC,\
+	0x0133,\
+	0x00CC,\
+	0x0033,\
+	0x00F0,\
+	0x010F,\
+	0x01F0,\
+	0x010F,\
+	0x00F0,\
+	0x00F0,\
+	0x000F,\
+	0x010F}
+
+static const struct _boardcnf boardcnfs[BOARDNUM] = {
+/*
+ * boardcnf[0] RENESAS SALVATOR-X board w M3SIP
+ */	
+{
+	0x03,		/* phyvalid */
+	0x01,		/* dbi_en */
+	0x02c0,		/* cacs_dly */
+	0,		/* cacs_dly_adj */
+	0x0300,		/* dqdm_dly_w */
+	0x00a0,		/* dqdm_dly_r */
+	{
+/*ch[0]*/	{
+/*ddr_density[]*/	{ 0x02, 0x02 }, 
+/*ca_swap*/		0x00543210U,
+/*dqs_swap*/		0x3201U,
+/*dq_swap[]*/		{ 0x70612543, 0x43251670, 0x45326170, 0x10672534 },
+/*dm_swap[]*/		{ 0x08, 0x08, 0x08, 0x08 },
+/*wdqlvl_patt[]*/	WDQLVL_PAT,
+/*cacs_adj*/		{ 0, 0, 0, 0, 0, 0, 0, 0, 
+			  0, 0 },
+/*dm_adj_w*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_w*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0},
+/*dm_adj_r*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_r*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0}
+		},
+/*ch[1]*/	{
+/*ddr_density[]*/	{ 0x02, 0x02 }, 
+/*ca_swap*/		0x00543210,
+/*dqs_swap*/		0x2310,
+/*dq_swap*/		{ 0x01327654, 0x34526107, 0x35421670, 0x70615324 },
+/*dm_swap[]*/		{ 0x08, 0x08, 0x08, 0x08 },
+/*wdqlvl_patt[]*/	WDQLVL_PAT,
+/*cacs_adj*/		{ 0, 0, 0, 0, 0, 0, 0, 0, 
+			  0, 0 },
+/*dm_adj_w*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_w*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0},
+/*dm_adj_r*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_r*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0}
+		}
+	}
+},
+
+/*
+ * boardcnf[1] RENESAS KRIEK board w M3PKG
+ */
+{
+	0x03,		/* phyvalid */
+	0x01,		/* dbi_en */
+	0x2c0,		/* cacs_dly */
+	0,		/* cacs_dly_adj */
+	0x300,		/* dqdm_dly_w */
+	0x0a0,		/* dqdm_dly_r */
+	{
+/*ch[0]*/	{
+/*ddr_density[]*/	{ 0x02, 0x02 }, 
+/*ca_swap*/		0x00345201,
+/*dqs_swap*/		0x3201,
+/*dq_swap[]*/		{ 0x01672543, 0x45361207, 0x45632107, 0x60715234 },
+/*dm_swap[]*/		{ 0x08, 0x08, 0x08, 0x08 },
+/*wdqlvl_patt[]*/	WDQLVL_PAT,
+/*cacs_adj*/		{ 0, 0, 0, 0, 0, 0, 0, 0, 
+			  0, 0 },
+/*dm_adj_w*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_w*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0},
+/*dm_adj_r*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_r*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0}
+		},
+/*ch[1]*/	{
+/*ddr_density[]*/	{0x02, 0x02}, 
+/*ca_swap*/		0x00302154,
+/*dqs_swap*/		0x2310,
+/*dq_swap*/		{ 0x01672543, 0x45361207, 0x45632107, 0x60715234 },
+/*dm_swap[]*/		{ 0x08, 0x08, 0x08, 0x08 },
+/*wdqlvl_patt[]*/	WDQLVL_PAT,
+/*cacs_adj*/		{ 0, 0, 0, 0, 0, 0, 0, 0, 
+			  0, 0 },
+/*dm_adj_w*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_w*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0},
+/*dm_adj_r*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_r*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0}
+		}
+	}
+},
+/*
+ * boardcnf[2] RENESAS SALVATOR-X board w H3SIP
+ */	
+{
+	0x0f,		/* phyvalid */
+	0x00,		/* dbi_en */
+	0x300,		/* cacs_dly */
+	-320,		/* cacs_dly_adj */
+	0x300,		/* dqdm_dly_w */
+	0x0a0,		/* dqdm_dly_r */
+	{
+/*ch[0]*/	{
+/*ddr_density[]*/	{ 0x02, 0xff }, 
+/*ca_swap*/		0x00543210,
+/*dqs_swap*/		0x3210,
+/*dq_swap[]*/		{ 0x20741365, 0x34256107, 0x57460321, 0x70614532 },
+/*dm_swap[]*/		{ 0x08, 0x08, 0x08, 0x08 },
+/*wdqlvl_patt[]*/	WDQLVL_PAT,
+/*cacs_adj*/		{ 0, 0, 0, 0, 0, 0, 0, 0, 
+			  0, 0 },
+/*dm_adj_w*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_w*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0},
+/*dm_adj_r*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_r*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0}
+		},
+/*ch[1]*/	{
+/*ddr_density[]*/	{0x02, 0xff}, 
+/*ca_swap*/		0x00543210,
+/*dqs_swap*/		0x3102,
+/*dq_swap*/		{ 0x23547610, 0x34526107, 0x67452310, 0x32106754 },
+/*dm_swap[]*/		{ 0x08, 0x08, 0x08, 0x08 },
+/*wdqlvl_patt[]*/	WDQLVL_PAT,
+/*cacs_adj*/		{ 0, 0, 0, 0, 0, 0, 0, 0, 
+			  0, 0 },
+/*dm_adj_w*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_w*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0},
+/*dm_adj_r*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_r*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0}
+		},
+/*ch[2]*/	{
+/*ddr_density[]*/	{ 0x02, 0xff }, 
+/*ca_swap*/		0x00543210,
+/*dqs_swap*/		0x0213,
+/*dq_swap[]*/		{ 0x30216754, 0x67453210, 0x70165243, 0x07162345 },
+/*dm_swap[]*/		{ 0x08, 0x08, 0x08, 0x08 },
+/*wdqlvl_patt[]*/	WDQLVL_PAT,
+/*cacs_adj*/		{ 0, 0, 0, 0, 0, 0, 0, 0, 
+			  0, 0 },
+/*dm_adj_w*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_w*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0},
+/*dm_adj_r*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_r*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0}
+		},
+/*ch[3]*/	{
+/*ddr_density[]*/	{0x02, 0xff}, 
+/*ca_swap*/		0x00543210,
+/*dqs_swap*/		0x0213,
+/*dq_swap*/		{ 0x01327654, 0x70615432, 0x54760123, 0x07162345 },
+/*dm_swap[]*/		{ 0x08, 0x08, 0x08, 0x08 },
+/*wdqlvl_patt[]*/	WDQLVL_PAT,
+/*cacs_adj*/		{ 0, 0, 0, 0, 0, 0, 0, 0, 
+			  0, 0 },
+/*dm_adj_w*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_w*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0},
+/*dm_adj_r*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_r*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0}
+		}
+	}
+},
+
+/*
+ * boardcnf[3] RENESAS ULCB board w M3SIP(1RANK)
+ */	
+{
+	0x03,		/* phyvalid */
+	0x01,		/* dbi_en */
+	0x0300,		/* cacs_dly */
+	0,		/* cacs_dly_adj */
+	0x0300,		/* dqdm_dly_w */
+	0x00a0,		/* dqdm_dly_r */
+	{
+/*ch[0]*/	{
+/*ddr_density[]*/	{ 0x02, 0xFF },    // M3ULCB(8G bit 1rank)
+/*ca_swap*/		0x00543210U,
+/*dqs_swap*/		0x3201U,
+/*dq_swap[]*/		{ 0x70612543, 0x43251670, 0x45326170, 0x10672534 },
+/*dm_swap[]*/		{ 0x08, 0x08, 0x08, 0x08 },
+/*wdqlvl_patt[]*/	WDQLVL_PAT,
+/*cacs_adj*/		{ -1, 0, 0, 0, 0, 0, 0, 0, 
+			  0, 0 },
+/*dm_adj_w*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_w*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0},
+/*dm_adj_r*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_r*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0}
+		},
+/*ch[1]*/	{
+/*ddr_density[]*/	{ 0x02, 0xFF },    // M3ULCB(8G bit 1rank)
+/*ca_swap*/		0x00543210,
+/*dqs_swap*/		0x2310,
+/*dq_swap*/		{ 0x01327654, 0x34526107, 0x35421670, 0x70615324 },
+/*dm_swap[]*/		{ 0x08, 0x08, 0x08, 0x08 },
+/*wdqlvl_patt[]*/	WDQLVL_PAT,
+/*cacs_adj*/		{ 0, 0, 0, 0, 0, 0, 0, 0, 
+			  0, 0 },
+/*dm_adj_w*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_w*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0},
+/*dm_adj_r*/		{ 0, 0, 0, 0 },
+/*dqdm_adj_r*/		{ 0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0,
+			  0, 0, 0, 0, 0, 0, 0, 0}
+		}
+	}
+}
+};
+/*******************************************************************************
+ *	EXTAL CLOCK DEFINITION
+ *	PLEASE DEFINE HOW TO JUDGE BORAD CLK
+ ******************************************************************************/
+/*
+ * RENESAS SALVATOR/KRIEK BOARD EXAMPLE
+ * judge by md14/md13
+ *
+ * 16.66MHz CLK,DIV=50,3  (md14,md13==0,0)
+ * 20.00MHz CLK,DIV=60,3  (md14,md13==0,1)
+ * 25.00MHz CLK,DIV=75,3  (md14,md13==1,0)
+ * 16.66MHz CLK,DIV=50,3  (md14,md13==1,1)
+*/
+void boardcnf_get_brd_clk(uint32_t brd, uint32_t *clk, uint32_t *div) {
+	uint32_t md;
+	md = (mmio_read_32(RST_MODEMR)>>13)&0x3;
+	switch(md){
+		case 0x0 : *clk = 50; *div = 3; break;
+		case 0x1 : *clk = 60; *div = 3; break;
+		case 0x2 : *clk = 75; *div = 3; break;
+		case 0x3 : *clk = 50; *div = 3; break;
+	}
+	(void)brd;
+}
+
+/*******************************************************************************
+ *	DDR MBPS TARGET
+ *	PLEASE DEFINE HOW TO JUDGE DDR BPS
+ ******************************************************************************/
+/*
+//DDRxxxx (judge_ by md19,17) : 0
+//DDR3200 (md19,17==0,0) : 3200
+//DDR2800 (md19,17==0,1) : 2800
+//DDR2400 (md19,17==1,0) : 2400
+//DDR1600 (md19,17==1,1) : 1600
+*/
+void boardcnf_get_ddr_mbps(uint32_t brd, uint32_t *mbps, uint32_t *div) {
+	uint32_t md;
+	md = (mmio_read_32(RST_MODEMR)>>17) & 0x5;
+	md = (md|(md>>1))&0x3;
+	switch(md){
+		case 0x0 : *mbps = 3200; *div = 1; break;
+		case 0x1 : *mbps = 2800; *div = 1; break;
+		case 0x2 : *mbps = 2400; *div = 1; break;
+		case 0x3 : *mbps = 1600; *div = 1; break;
+	}
+	(void)brd;
+}
+/*******************************************************************************
+ *	REFRESH TARGET DEFINITION
+ *	PLEASE DEFINE _def_REFPERIOD (in ns)
+ ******************************************************************************/
+/* WARN: do not modify in this IPL version */
+#define _def_REFPERIOD  1890
+/*******************************************************************************
+ *	PREDEFINED TERM CODE by chip id
+ ******************************************************************************/
+#define M3_SAMPLE_TT_A84        0xB866CC10,0x3B250421
+#define M3_SAMPLE_TT_A85        0xB866CC10,0x3AA50421
+#define M3_SAMPLE_TT_A86        0xB866CC10,0x3AA48421
+#define M3_SAMPLE_FF_B45        0xB866CC10,0x3AB00C21
+#define M3_SAMPLE_FF_B49        0xB866CC10,0x39B10C21
+#define M3_SAMPLE_FF_B56        0xB866CC10,0x3AAF8C21
+#define M3_SAMPLE_SS_E24        0xB866CC10,0x3BA39421
+#define M3_SAMPLE_SS_E28        0xB866CC10,0x3C231421
+#define M3_SAMPLE_SS_E32        0xB866CC10,0x3C241421
+static const uint32_t TermcodeBySample[20][3]= {
+	{M3_SAMPLE_TT_A84,      0x000158D5},
+	{M3_SAMPLE_TT_A85,      0x00015955},
+	{M3_SAMPLE_TT_A86,      0x00015955},
+	{M3_SAMPLE_FF_B45,      0x00015690},
+	{M3_SAMPLE_FF_B49,      0x00015753},
+	{M3_SAMPLE_FF_B56,      0x00015793},
+	{M3_SAMPLE_SS_E24,      0x00015996},
+	{M3_SAMPLE_SS_E28,      0x000159D7},
+	{M3_SAMPLE_SS_E32,      0x00015997},
+	{0xFFFFFFFF,0xFFFFFFFF, 0x0001554F}
+};
+#ifdef BOARD_JUDGE_AUTO
+/*******************************************************************************
+ *	SAMPLE board detect function
+ ******************************************************************************/
+/* R/W  32      LSI Multiplexed Pin Setting Mask Register*/
+#define    PFC_PMMR   0xE6060000U
+/* R/W  32      LSI pin pull-enable register 5 */
+#define    PFC_PUEN5  0xE6060414U
+/* R/W  32      LSI pin pull-enable register 6 */
+#define    PFC_PUEN6  0xE6060418U
+/* R/W  32      LSI pin pull-up/down control register 5 */
+#define    PFC_PUD5   0xE6060454U
+/* R/W  32      LSI pin pull-up/down control register 6 */
+#define    PFC_PUD6   0xE6060458U
+/* R    32      General input register 6 */
+#define    GPIO_INDT6 0xE605540CU
+
+#define BIT25 (1<<25)
+#define BIT22 (1<<22)
+#define BIT15 (1<<15)
+#define BIT0  (1)
+#define    GPIO_GPSR6 0xE6060118U
+
+/* 
+ * Connect = return 0
+ * Open    = return 1
+ */
+static void pfc_write_and_poll(uint32_t a, uint32_t v)
+{
+	mmio_write_32(PFC_PMMR,~v);
+	v = ~mmio_read_32(PFC_PMMR);
+	mmio_write_32(a, v);
+	while( v != mmio_read_32(a));
+	dsb_sev();
+}
+static uint32_t opencheck_SSI_WS6(void)
+{
+	uint32_t dataL, down, up;
+	uint32_t gpsr6_bak;
+	uint32_t puen5_bak;
+	uint32_t pud5_bak;
+
+	gpsr6_bak = mmio_read_32(GPIO_GPSR6);
+	puen5_bak = mmio_read_32(PFC_PUEN5);
+	pud5_bak = mmio_read_32(PFC_PUD5);
+	dsb_sev();
+
+	dataL = (gpsr6_bak & ~BIT15);
+	pfc_write_and_poll(GPIO_GPSR6, dataL);
+
+	/* Pull-Up/Down Enable (PUEN5[22]=1) */
+	dataL = puen5_bak;
+	dataL |= (BIT22);
+	pfc_write_and_poll(PFC_PUEN5, dataL);
+
+	/* Pull-Down-Enable (PUD5[22]=0, PUEN5[22]=1) */
+	dataL = pud5_bak;
+	dataL &= ~(BIT22);
+	pfc_write_and_poll(PFC_PUD5,dataL);
+	/* GPSR6[15]=SSI_WS6*/
+	micro_wait(10);
+	down = (mmio_read_32(GPIO_INDT6)>>15) & 0x1; 
+	dsb_sev();
+
+	/* Pull-Up-Enable (PUD5[22]=1, PUEN5[22]=1)*/
+	dataL = pud5_bak;
+	dataL |= (BIT22);
+	pfc_write_and_poll(PFC_PUD5,dataL);
+	/* GPSR6[15]=SSI_WS6*/
+	micro_wait(10);
+	up = (mmio_read_32(GPIO_INDT6)>>15) & 0x1; 
+	dsb_sev();
+
+	pfc_write_and_poll(GPIO_GPSR6,gpsr6_bak);
+	pfc_write_and_poll(PFC_PUEN5,puen5_bak);
+	pfc_write_and_poll(PFC_PUD5,pud5_bak);
+
+	/* Compare*/
+	if( down == up ){
+		/* Same = Connect */
+		return 0;
+	}else{
+		/* Diff = Open */
+		return 1;
+	}
+}
+static uint32_t opencheck_USB0_OVC(void)
+{
+	uint32_t dataL, down, up;
+	uint32_t gpsr6_bak;
+	uint32_t puen6_bak;
+	uint32_t pud6_bak;
+
+	gpsr6_bak = mmio_read_32(GPIO_GPSR6);
+	puen6_bak = mmio_read_32(PFC_PUEN6);
+	pud6_bak = mmio_read_32(PFC_PUD6);
+	dsb_sev();
+
+	dataL = (gpsr6_bak & ~BIT25);
+	pfc_write_and_poll(GPIO_GPSR6, dataL);
+
+	/* Pull-Up/Down Enable (PUEN6[0]=1) */
+	dataL = puen6_bak;
+	dataL |= (BIT0);
+	pfc_write_and_poll(PFC_PUEN6, dataL);
+
+	/* Pull-Down-Enable (PUD6[0]=0, PUEN6[0]=1) */
+	dataL = pud6_bak;
+	dataL &= ~(BIT0);
+	pfc_write_and_poll(PFC_PUD6,dataL);
+
+	/* GPSR6[25]=UUSB0_OVC*/
+	micro_wait(10);
+	down = (mmio_read_32(GPIO_INDT6)>>25) & 0x1; 
+	dsb_sev();
+
+	/* Pull-Up-Enable (PUD6[0]=1, PUEN6[22]=1)*/
+	dataL = pud6_bak;
+	dataL |= (BIT0);
+	pfc_write_and_poll(PFC_PUD6,dataL);
+
+	/* GPSR6[25]=USB0_OVC*/
+	micro_wait(10);
+	up = (mmio_read_32(GPIO_INDT6)>>25) & 0x1; 
+	dsb_sev();
+
+	pfc_write_and_poll(GPIO_GPSR6,gpsr6_bak);
+	pfc_write_and_poll(PFC_PUEN6,puen6_bak);
+	pfc_write_and_poll(PFC_PUD6,pud6_bak);
+
+	// Compare
+	if( down == up ){
+		// Same = Connect
+		return 0;
+	}else{
+		// Diff = Open
+		return 1;
+	}
+}
+static uint32_t _board_judge(void) {
+	uint32_t brd;
+	uint32_t usb2_ovc_open;
+	uint32_t usb0_ovc_open;
+
+	usb2_ovc_open = opencheck_SSI_WS6();
+	usb0_ovc_open = opencheck_USB0_OVC();
+
+	if(usb2_ovc_open) {
+		if(usb0_ovc_open) {
+			if(PRR_PRODUCT_H3 == Prr_Product) {
+				/* RENESAS H3ULCB board */
+				brd= 2;
+			} else {
+				/* RENESAS M3ULCB board */
+				brd = 3;
+			}
+		} else {
+			/* RENESAS Kriek board */
+			brd = 1;
+	  	}
+	} else {
+		if(PRR_PRODUCT_H3 == Prr_Product) {
+			/* RENESAS SALVATOR-X (H3-SIP)*/
+			brd= 2;
+		} else {
+			/* RENESAS SALVATOR-X (M3-SIP)*/
+			brd= 0;
+		}
+	}
+	return brd;
+}
+#endif
diff --git a/plat/renesas/rcar/ddr/boot_init_dram_regdef.h b/plat/renesas/rcar/ddr/boot_init_dram_regdef.h
new file mode 100644
index 0000000..dc315c5
--- /dev/null
+++ b/plat/renesas/rcar/ddr/boot_init_dram_regdef.h
@@ -0,0 +1,262 @@
+/*
+ * Copyright (c) 2015-2016, Renesas Electronics Corporation
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ *   - Redistributions of source code must retain the above copyright notice,
+ *     this list of conditions and the following disclaimer.
+ *
+ *   - Redistributions in binary form must reproduce the above copyright
+ *     notice, this list of conditions and the following disclaimer in the
+ *     documentation and/or other materials provided with the distribution.
+ *
+ *   - Neither the name of Renesas nor the names of its contributors may be
+ *     used to endorse or promote products derived from this software without
+ *     specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#define RCAR_DDR_VERSION        "rev.0.20rc8"
+#define DRAM_CH_CNT		0x04
+#define SLICE_CNT		0x04
+#define CS_CNT			0x02
+/* order : CS0A, CS0B, CS1A, CS1B */
+#define CSAB_CNT		(CS_CNT*2)
+/* order : CH0A, CH0B, CH1A, CH1B, CH2A, CH2B, CH3A, CH3B */
+#define CHAB_CNT		(DRAM_CH_CNT*2)
+
+/* for pll setting */
+#define CLK_DIV(a,diva, b,divb) (((a)*(divb))/((b)*(diva)))
+#define CLK_MUL(a,diva, b,divb) (((a)*(b))/((diva)*(divb)))
+/* for ddr deisity setting */
+#define DBMEMCONF_REG(d3,row,bank,col,dw) ((d3)<<30 | ((row)<<24) | ((bank)<<16) | ((col)<<8) | (dw))
+#define DBMEMCONF_REGD(density) (DBMEMCONF_REG((density)%2,((density)+1)/2+(29-3-10-2),3,10,2))
+#define DBMEMCONF_VAL(ch,cs) (DBMEMCONF_REGD(DBMEMCONF_DENS(ch,cs)))
+/* refresh mode */
+#define	DBSC_REFINTS			0x0		// 0: Average interval is REFINT. / 1: Average interval is 1/2 REFINT.
+/* system registers */
+#define	RST_BASE		(0xE6160000U)
+#define	RST_MODEMR		(RST_BASE + 0x0060U)
+#define	CPG_BASE		(0xE6150000U)
+#define	CPG_PLLECR		(CPG_BASE + 0x00D0U)
+#define	CPG_CPGWPR		(CPG_BASE + 0x900U)
+#define	CPG_PLL1CR		(CPG_BASE + 0x028U)
+#define	CPG_PLL3CR		(CPG_BASE + 0x0DCU)
+#define	CPG_SRCR4		(CPG_BASE + 0x0BCU)
+#define	CPG_SRSTCLR4		(CPG_BASE + 0x950U)
+#define CPG_PLLECR_PLL3ST_BIT   (1<<3)
+/* chip_id and calibration code */
+#define LIFEC_CHIPID(x)		(0xE6110040U+(x)*4)
+#define LIFEC_TERMCODE		0xE61100BCU
+/* Product Register */
+#define PRR			(0xFFF00044U)
+#define PRR_PRODUCT_MASK	(0x00007F00U)
+#define PRR_CUT_MASK		(0x000000FFU)
+#define PRR_PRODUCT_H3		(0x00004F00U)           /* R-Car H3 */
+#define PRR_PRODUCT_M3		(0x00005200U)           /* R-Car M3 */
+#define PRR_PRODUCT_10		(0x00U)
+#define PRR_PRODUCT_11		(0x01U)
+/* DBSC registers */
+#define DBSC_DBSYSCONF1		0xE6790004U
+#define DBSC_DBPHYCONF0		0xE6790010U
+#define DBSC_DBKIND		0xE6790020U
+
+#define DBSC_DBMEMCONF(ch,cs)	(0xE6790030U+0x10U*ch+0x4U*cs)
+#define DBSC_DBMEMCONF_0_0	0xE6790030U
+#define DBSC_DBMEMCONF_0_1	0xE6790034U
+#define DBSC_DBMEMCONF_0_2	0xE6790038U
+#define DBSC_DBMEMCONF_0_3	0xE679003CU
+#define DBSC_DBMEMCONF_1_2	0xE6790048U
+#define DBSC_DBMEMCONF_1_3	0xE679004CU
+#define DBSC_DBMEMCONF_1_0	0xE6790040U
+#define DBSC_DBMEMCONF_1_1	0xE6790044U
+#define DBSC_DBMEMCONF_2_0	0xE6790050U
+#define DBSC_DBMEMCONF_2_1	0xE6790054U
+#define DBSC_DBMEMCONF_2_2	0xE6790058U
+#define DBSC_DBMEMCONF_2_3	0xE679005CU
+#define DBSC_DBMEMCONF_3_0	0xE6790060U
+#define DBSC_DBMEMCONF_3_1	0xE6790064U
+#define DBSC_DBMEMCONF_3_2	0xE6790068U
+#define DBSC_DBMEMCONF_3_3	0xE679006CU
+
+#define DBSC_DBSTATE0		0xE6790108U
+
+#define DBSC_DBACEN		0xE6790200U
+#define DBSC_DBRFEN		0xE6790204U
+#define DBSC_DBCMD		0xE6790208U
+#define DBSC_DBWAIT		0xE6790210U
+#define DBSC_DBSYSCTRL0		0xE6790280U
+
+#define DBSC_DBTR(x)		(0xE6790300U+4*x)
+#define DBSC_DBTR0		0xE6790300U
+#define DBSC_DBTR1		0xE6790304U
+#define DBSC_DBTR3		0xE679030CU
+#define DBSC_DBTR4		0xE6790310U
+#define DBSC_DBTR5		0xE6790314U
+#define DBSC_DBTR6		0xE6790318U
+#define DBSC_DBTR7		0xE679031CU
+#define DBSC_DBTR8		0xE6790320U
+#define DBSC_DBTR9		0xE6790324U
+#define DBSC_DBTR10		0xE6790328U
+#define DBSC_DBTR11		0xE679032CU
+#define DBSC_DBTR12		0xE6790330U
+#define DBSC_DBTR13		0xE6790334U
+#define DBSC_DBTR14		0xE6790338U
+#define DBSC_DBTR15		0xE679033CU
+#define DBSC_DBTR16		0xE6790340U
+#define DBSC_DBTR17		0xE6790344U
+#define DBSC_DBTR18		0xE6790348U
+#define DBSC_DBTR19		0xE679034CU
+#define DBSC_DBTR20		0xE6790350U
+#define DBSC_DBTR21		0xE6790354U
+#define DBSC_DBTR22		0xE6790358U
+#define DBSC_DBTR23		0xE679035CU
+#define DBSC_DBTR24		0xE6790360U
+#define DBSC_DBTR25		0xE6790364U
+
+#define DBSC_DBBL		0xE6790400U
+
+#define DBSC_DBRFCNF1		0xE6790414U
+#define DBSC_DBRFCNF2		0xE6790418U
+
+#define DBSC_DBCALCNF		0xE6790424U
+
+#define DBSC_DBRNK(x)		(0xE6790430U+0x4*(x))
+#define DBSC_DBRNK2		0xE6790438U
+#define DBSC_DBRNK3		0xE679043CU
+#define DBSC_DBRNK4		0xE6790440U
+#define DBSC_DBRNK5		0xE6790444U
+
+#define DBSC_DBADJ0		0xE6790500U
+#define DBSC_DBADJ2		0xE6790508U
+#define DBSC_DBDBICNT		0xE6790518U
+
+#define DBSC_DBDFIPMSTRCNF	0xE6790520U
+
+#define DBSC_DBPDLK(ch)		(0xE6790620U+0x40U*(ch))
+#define DBSC_DBPDLK_0		0xE6790620U
+#define DBSC_DBPDLK_1		0xE6790660U
+#define DBSC_DBPDLK_2		0xE67906a0U
+#define DBSC_DBPDLK_3		0xE67906e0U
+
+#define DBSC_INITCOMP(ch)	(0xE6790600U+0x40U*(ch))
+#define DBSC_INITCOMP_0		0xE6790600U
+#define DBSC_INITCOMP_1		0xE6790640U
+#define DBSC_INITCOMP_2		0xE6790680U
+#define DBSC_INITCOMP_3		0xE67906C0U
+
+#define DBSC_DBDFICNT(ch)	(0xE6790604U+0x40U*(ch))
+#define DBSC_DBDFICNT_0		0xE6790604U
+#define DBSC_DBDFICNT_1		0xE6790644U
+#define DBSC_DBDFICNT_2		0xE6790684U
+#define DBSC_DBDFICNT_3		0xE67906C4U
+
+#define DBSC_DBPDCNT0(ch)	(0xE6790610U+0x40U*(ch))
+#define DBSC_DBPDCNT0_0		0xE6790610U
+#define DBSC_DBPDCNT0_1		0xE6790650U
+#define DBSC_DBPDCNT0_2		0xE6790690U
+#define DBSC_DBPDCNT0_3		0xE67906D0U
+
+#define DBSC_DBPDCNT3(ch)	(0xE679061CU+0x40U*(ch))
+#define DBSC_DBPDCNT3_0		0xE679061CU
+#define DBSC_DBPDCNT3_1		0xE679065CU
+#define DBSC_DBPDCNT3_2		0xE679069CU
+#define DBSC_DBPDCNT3_3		0xE67906DCU
+
+#define DBSC_DBPDRGA(ch)	(0xE6790624U+0x40U*(ch))
+#define DBSC_DBPDRGD(ch)	(0xE6790628U+0x40U*(ch))
+#define DBSC_DBPDRGA_0		0xE6790624U
+#define DBSC_DBPDRGD_0		0xE6790628U
+#define DBSC_DBPDRGA_1		0xE6790664U
+#define DBSC_DBPDRGD_1		0xE6790668U
+#define DBSC_DBPDRGA_2		0xE67906A4U
+#define DBSC_DBPDRGD_2		0xE67906A8U
+#define DBSC_DBPDRGA_3		0xE67906E4U
+#define DBSC_DBPDRGD_3		0xE67906E8U
+
+#define DBSC_DBPDSTAT(ch)	(0xE6790630U+0x40U*(ch))
+#define DBSC_DBPDSTAT_0		0xE6790630U
+#define DBSC_DBPDSTAT_1		0xE6790670U
+#define DBSC_DBPDSTAT_2		0xE67906B0U
+#define DBSC_DBPDSTAT_3		0xE67906F0U
+
+#define DBSC_DBBUS0CNF0		0xE6790800U
+#define DBSC_DBBUS0CNF1		0xE6790804U
+
+#define DBSC_DBCAM0CNF0		0xE6790900U
+#define DBSC_DBCAM0CNF1		0xE6790904U
+#define DBSC_DBCAM0CNF2		0xE6790908U
+#define DBSC_DBCAM0CNF3		0xE679090CU
+#define DBSC_DBBCAMDIS		0xE67909FCU
+#define DBSC_DBSCHCNT0		0xE6791000U
+#define DBSC_DBSCHCNT1		0xE6791004U
+#define DBSC_DBSCHSZ0		0xE6791010U
+#define DBSC_DBSCHRW0		0xE6791020U
+#define DBSC_DBSCHRW1		0xE6791024U
+
+#define DBSC_DBSCHQOS_0(x)	(0xE6791030U+0x10U*(x))
+#define DBSC_DBSCHQOS_1(x)	(0xE6791034U+0x10U*(x))
+#define DBSC_DBSCHQOS_2(x)	(0xE6791038U+0x10U*(x))
+#define DBSC_DBSCHQOS_3(x)	(0xE679103CU+0x10U*(x))
+
+#define DBSC_DBSCTR0		0xE6791700U
+#define DBSC_DBSCTR1		0xE6791708U
+#define DBSC_DBSCHRW2		0xE679170CU
+
+#define DBSC_SCFCTST01(x)	(0xE6791700U+8*(x))
+#define DBSC_SCFCTST0		0xE6791700U
+#define DBSC_SCFCTST1		0xE6791708U
+#define DBSC_SCFCTST2		0xE679170CU
+
+#define DBSC_DBMRRDR_0		0xE6791800U
+#define DBSC_DBMRRDR_1		0xE6791804U
+#define DBSC_DBMRRDR_2		0xE6791808U
+#define DBSC_DBMRRDR_3		0xE679180CU
+#define DBSC_DBMRRDR_4		0xE679180CU
+#define DBSC_DBMRRDR_5		0xE679180CU
+#define DBSC_DBMRRDR_6		0xE679180CU
+#define DBSC_DBMRRDR_7		0xE679180CU
+#define DBSC_DBMRRDR(chab)	(0xE6791800U+0x4U*(chab))
+
+#define DBSC_DBMEMSWAPCONF0	0xE6792000U
+
+#define DBSC_DBMONCONF4		0xE6793010U
+
+#define DBSC_PLL_LOCK(ch)	(0xE6794054U+0x100U*(ch))
+#define DBSC_PLL_LOCK_0		0xE6794054U
+#define DBSC_PLL_LOCK_1		0xE6794154U
+#define DBSC_PLL_LOCK_2		0xE6794254U
+#define DBSC_PLL_LOCK_3		0xE6794354U
+
+#define DBSC_DBTSTCONF1		0xE6794804U
+	
+#define DBSC_DBPDCNT2(ch)	(0xE6790618U+0x40U*(ch))
+#define DBSC_FREQ_CHG_ACK_0	0xE6790618U
+#define DBSC_FREQ_CHG_ACK_1	0xE6790658U
+#define DBSC_FREQ_CHG_ACK_2	0xE6790698U
+#define DBSC_FREQ_CHG_ACK_3	0xE67906D8U
+
+#define DBSC_DBPDCNT1(ch)	(0xE6790614U+0x40U*(ch))
+#define DBSC_DFI_FREQ_0		0xE6790614U
+#define DBSC_DFI_FREQ_1		0xE6790654U
+#define DBSC_DFI_FREQ_2		0xE6790694U
+#define DBSC_DFI_FREQ_3		0xE67906D4U
+/* STAT registers */
+#define MSTATQ_STATQC		0xE67E8008U
+#define MSTATQ_WTENABLE		0xE67E8030U
+#define MSTATQ_WTREFRESH	0xE67E8034U
+#define MSTATQ_WTSETTING0	0xE67E8038U
+#define MSTATQ_WTSETTING1	0xE67E803CU
diff --git a/plat/renesas/rcar/ddr/ddr.mk b/plat/renesas/rcar/ddr/ddr.mk
old mode 100644
new mode 100755
index b3e1c4a..e0b58ed
--- a/plat/renesas/rcar/ddr/ddr.mk
+++ b/plat/renesas/rcar/ddr/ddr.mk
@@ -16,7 +16,7 @@
 #     used to endorse or promote products derived from this software without
 #     specific prior written permission.
 #
-# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 # AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 # IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 # ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
@@ -29,27 +29,5 @@
 # POSSIBILITY OF SUCH DAMAGE.
 #
 
-ifdef RCAR_LSI_CUT_COMPAT
-  ifeq (${RCAR_LSI},${RCAR_H3})
-    BL2_SOURCES += plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c
-    BL2_SOURCES += plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c
-  endif
-  ifeq (${RCAR_LSI},${RCAR_M3})
-    $(error "Error: ${LSI} is not supported.")
-  endif
-else
-  ifeq (${RCAR_LSI},${RCAR_H3})
-    ifeq (${LSI_CUT},10)
-      BL2_SOURCES += plat/renesas/rcar/ddr/H3/ES10/boot_init_dram_h3_es10.c
-    endif
-    ifeq (${LSI_CUT},11)
-      BL2_SOURCES += plat/renesas/rcar/ddr/H3/WS11/boot_init_dram_h3_ws11.c
-    endif
-  endif
-  ifeq (${RCAR_LSI},${RCAR_M3})
-    BL2_SOURCES += plat/renesas/rcar/ddr/M3/boot_init_dram_m3_es10.c
-  endif
-endif
-
-
 BL2_SOURCES += plat/renesas/rcar/ddr/boot_init_dram.c
+BL2_SOURCES += plat/renesas/rcar/ddr/dram_sub_func.c
diff --git a/plat/renesas/rcar/ddr/ddr_regdef.h b/plat/renesas/rcar/ddr/ddr_regdef.h
new file mode 100644
index 0000000..74d0aba
--- /dev/null
+++ b/plat/renesas/rcar/ddr/ddr_regdef.h
@@ -0,0 +1,2667 @@
+#define _reg_PHY_DQ_DM_SWIZZLE0                            0x00000000U
+#define _reg_PHY_DQ_DM_SWIZZLE1                            0x00000001U
+#define _reg_PHY_CLK_WR_BYPASS_SLAVE_DELAY                 0x00000002U
+#define _reg_PHY_CLK_BYPASS_OVERRIDE                       0x00000003U
+#define _reg_PHY_SW_WRDQ0_SHIFT                            0x00000004U
+#define _reg_PHY_SW_WRDQ1_SHIFT                            0x00000005U
+#define _reg_PHY_SW_WRDQ2_SHIFT                            0x00000006U
+#define _reg_PHY_SW_WRDQ3_SHIFT                            0x00000007U
+#define _reg_PHY_SW_WRDQ4_SHIFT                            0x00000008U
+#define _reg_PHY_SW_WRDQ5_SHIFT                            0x00000009U
+#define _reg_PHY_SW_WRDQ6_SHIFT                            0x0000000aU
+#define _reg_PHY_SW_WRDQ7_SHIFT                            0x0000000bU
+#define _reg_PHY_SW_WRDM_SHIFT                             0x0000000cU
+#define _reg_PHY_SW_WRDQS_SHIFT                            0x0000000dU
+#define _reg_PHY_DQ_TSEL_ENABLE                            0x0000000eU
+#define _reg_PHY_DQ_TSEL_SELECT                            0x0000000fU
+#define _reg_PHY_DQS_TSEL_ENABLE                           0x00000010U
+#define _reg_PHY_DQS_TSEL_SELECT                           0x00000011U
+#define _reg_PHY_TWO_CYC_PREAMBLE                          0x00000012U
+#define _reg_PHY_DBI_MODE                                  0x00000013U
+#define _reg_PHY_PER_RANK_CS_MAP                           0x00000014U
+#define _reg_PHY_PER_CS_TRAINING_MULTICAST_EN              0x00000015U
+#define _reg_PHY_PER_CS_TRAINING_INDEX                     0x00000016U
+#define _reg_PHY_LP4_BOOT_RDDATA_EN_IE_DLY                 0x00000017U
+#define _reg_PHY_LP4_BOOT_RDDATA_EN_DLY                    0x00000018U
+#define _reg_PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY               0x00000019U
+#define _reg_PHY_LP4_BOOT_RPTR_UPDATE                      0x0000001aU
+#define _reg_PHY_LP4_BOOT_RDDQS_GATE_SLAVE_DELAY           0x0000001bU
+#define _reg_PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST             0x0000001cU
+#define _reg_PHY_LPBK_CONTROL                              0x0000001dU
+#define _reg_PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY               0x0000001eU
+#define _reg_PHY_GATE_ERROR_DELAY_SELECT                   0x0000001fU
+#define _reg_SC_PHY_SNAP_OBS_REGS                          0x00000020U
+#define _reg_PHY_LPDDR                                     0x00000021U
+#define _reg_PHY_LPDDR_TYPE                                0x00000022U
+#define _reg_PHY_GATE_SMPL1_SLAVE_DELAY                    0x00000023U
+#define _reg_PHY_GATE_SMPL2_SLAVE_DELAY                    0x00000024U
+#define _reg_ON_FLY_GATE_ADJUST_EN                         0x00000025U
+#define _reg_PHY_GATE_TRACKING_OBS                         0x00000026U
+#define _reg_PHY_LP4_PST_AMBLE                             0x00000027U
+#define _reg_PHY_LP4_RDLVL_PATT8                           0x00000028U
+#define _reg_PHY_LP4_RDLVL_PATT9                           0x00000029U
+#define _reg_PHY_LP4_RDLVL_PATT10                          0x0000002aU
+#define _reg_PHY_LP4_RDLVL_PATT11                          0x0000002bU
+#define _reg_PHY_SLAVE_LOOP_CNT_UPDATE                     0x0000002cU
+#define _reg_PHY_SW_FIFO_PTR_RST_DISABLE                   0x0000002dU
+#define _reg_PHY_MASTER_DLY_LOCK_OBS_SELECT                0x0000002eU
+#define _reg_PHY_RDDQ_ENC_OBS_SELECT                       0x0000002fU
+#define _reg_PHY_RDDQS_DQ_ENC_OBS_SELECT                   0x00000030U
+#define _reg_PHY_WR_ENC_OBS_SELECT                         0x00000031U
+#define _reg_PHY_WR_SHIFT_OBS_SELECT                       0x00000032U
+#define _reg_PHY_FIFO_PTR_OBS_SELECT                       0x00000033U
+#define _reg_PHY_LVL_DEBUG_MODE                            0x00000034U
+#define _reg_SC_PHY_LVL_DEBUG_CONT                         0x00000035U
+#define _reg_PHY_WRLVL_CAPTURE_CNT                         0x00000036U
+#define _reg_PHY_WRLVL_UPDT_WAIT_CNT                       0x00000037U
+#define _reg_PHY_GTLVL_CAPTURE_CNT                         0x00000038U
+#define _reg_PHY_GTLVL_UPDT_WAIT_CNT                       0x00000039U
+#define _reg_PHY_RDLVL_CAPTURE_CNT                         0x0000003aU
+#define _reg_PHY_RDLVL_UPDT_WAIT_CNT                       0x0000003bU
+#define _reg_PHY_RDLVL_OP_MODE                             0x0000003cU
+#define _reg_PHY_RDLVL_RDDQS_DQ_OBS_SELECT                 0x0000003dU
+#define _reg_PHY_RDLVL_DATA_MASK                           0x0000003eU
+#define _reg_PHY_RDLVL_DATA_SWIZZLE                        0x0000003fU
+#define _reg_PHY_WDQLVL_BURST_CNT                          0x00000040U
+#define _reg_PHY_WDQLVL_PATT                               0x00000041U
+#define _reg_PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET           0x00000042U
+#define _reg_PHY_WDQLVL_UPDT_WAIT_CNT                      0x00000043U
+#define _reg_PHY_WDQLVL_DQDM_OBS_SELECT                    0x00000044U
+#define _reg_PHY_WDQLVL_QTR_DLY_STEP                       0x00000045U
+#define _reg_PHY_WDQLVL_CLR_PREV_RESULTS                   0x00000046U
+#define _reg_PHY_WDQLVL_DATADM_MASK                        0x00000047U
+#define _reg_PHY_USER_PATT0                                0x00000048U
+#define _reg_PHY_USER_PATT1                                0x00000049U
+#define _reg_PHY_USER_PATT2                                0x0000004aU
+#define _reg_PHY_USER_PATT3                                0x0000004bU
+#define _reg_PHY_USER_PATT4                                0x0000004cU
+#define _reg_PHY_DQ_SWIZZLING                              0x0000004dU
+#define _reg_PHY_CALVL_VREF_DRIVING_SLICE                  0x0000004eU
+#define _reg_SC_PHY_MANUAL_CLEAR                           0x0000004fU
+#define _reg_PHY_FIFO_PTR_OBS                              0x00000050U
+#define _reg_PHY_LPBK_RESULT_OBS                           0x00000051U
+#define _reg_PHY_MASTER_DLY_LOCK_OBS                       0x00000052U
+#define _reg_PHY_RDDQ_SLV_DLY_ENC_OBS                      0x00000053U
+#define _reg_PHY_RDDQS_BASE_SLV_DLY_ENC_OBS                0x00000054U
+#define _reg_PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS       0x00000055U
+#define _reg_PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS       0x00000056U
+#define _reg_PHY_RDDQS_GATE_SLV_DLY_ENC_OBS                0x00000057U
+#define _reg_PHY_WRDQS_BASE_SLV_DLY_ENC_OBS                0x00000058U
+#define _reg_PHY_WRDQ_BASE_SLV_DLY_ENC_OBS                 0x00000059U
+#define _reg_PHY_WR_ADDER_SLV_DLY_ENC_OBS                  0x0000005aU
+#define _reg_PHY_WR_SHIFT_OBS                              0x0000005bU
+#define _reg_PHY_WRLVL_HARD0_DELAY_OBS                     0x0000005cU
+#define _reg_PHY_WRLVL_HARD1_DELAY_OBS                     0x0000005dU
+#define _reg_PHY_WRLVL_STATUS_OBS                          0x0000005eU
+#define _reg_PHY_GATE_SMPL1_SLV_DLY_ENC_OBS                0x0000005fU
+#define _reg_PHY_GATE_SMPL2_SLV_DLY_ENC_OBS                0x00000060U
+#define _reg_PHY_WRLVL_ERROR_OBS                           0x00000061U
+#define _reg_PHY_GTLVL_HARD0_DELAY_OBS                     0x00000062U
+#define _reg_PHY_GTLVL_HARD1_DELAY_OBS                     0x00000063U
+#define _reg_PHY_GTLVL_STATUS_OBS                          0x00000064U
+#define _reg_PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS                 0x00000065U
+#define _reg_PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS                 0x00000066U
+#define _reg_PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS            0x00000067U
+#define _reg_PHY_RDLVL_STATUS_OBS                          0x00000068U
+#define _reg_PHY_WDQLVL_DQDM_LE_DLY_OBS                    0x00000069U
+#define _reg_PHY_WDQLVL_DQDM_TE_DLY_OBS                    0x0000006aU
+#define _reg_PHY_WDQLVL_STATUS_OBS                         0x0000006bU
+#define _reg_PHY_DDL_MODE                                  0x0000006cU
+#define _reg_PHY_DDL_TEST_OBS                              0x0000006dU
+#define _reg_PHY_DDL_TEST_MSTR_DLY_OBS                     0x0000006eU
+#define _reg_SC_PHY_RX_CAL_START                           0x0000006fU
+#define _reg_PHY_RX_CAL_OVERRIDE                           0x00000070U
+#define _reg_PHY_RX_CAL_SAMPLE_WAIT                        0x00000071U
+#define _reg_PHY_RX_CAL_DQ0                                0x00000072U
+#define _reg_PHY_RX_CAL_DQ1                                0x00000073U
+#define _reg_PHY_RX_CAL_DQ2                                0x00000074U
+#define _reg_PHY_RX_CAL_DQ3                                0x00000075U
+#define _reg_PHY_RX_CAL_DQ4                                0x00000076U
+#define _reg_PHY_RX_CAL_DQ5                                0x00000077U
+#define _reg_PHY_RX_CAL_DQ6                                0x00000078U
+#define _reg_PHY_RX_CAL_DQ7                                0x00000079U
+#define _reg_PHY_RX_CAL_DM                                 0x0000007aU
+#define _reg_PHY_RX_CAL_DQS                                0x0000007bU
+#define _reg_PHY_RX_CAL_FDBK                               0x0000007cU
+#define _reg_PHY_RX_CAL_OBS                                0x0000007dU
+#define _reg_PHY_CLK_WRDQ0_SLAVE_DELAY                     0x0000007eU
+#define _reg_PHY_CLK_WRDQ1_SLAVE_DELAY                     0x0000007fU
+#define _reg_PHY_CLK_WRDQ2_SLAVE_DELAY                     0x00000080U
+#define _reg_PHY_CLK_WRDQ3_SLAVE_DELAY                     0x00000081U
+#define _reg_PHY_CLK_WRDQ4_SLAVE_DELAY                     0x00000082U
+#define _reg_PHY_CLK_WRDQ5_SLAVE_DELAY                     0x00000083U
+#define _reg_PHY_CLK_WRDQ6_SLAVE_DELAY                     0x00000084U
+#define _reg_PHY_CLK_WRDQ7_SLAVE_DELAY                     0x00000085U
+#define _reg_PHY_CLK_WRDM_SLAVE_DELAY                      0x00000086U
+#define _reg_PHY_CLK_WRDQS_SLAVE_DELAY                     0x00000087U
+#define _reg_PHY_RDDQ0_SLAVE_DELAY                         0x00000088U
+#define _reg_PHY_RDDQ1_SLAVE_DELAY                         0x00000089U
+#define _reg_PHY_RDDQ2_SLAVE_DELAY                         0x0000008aU
+#define _reg_PHY_RDDQ3_SLAVE_DELAY                         0x0000008bU
+#define _reg_PHY_RDDQ4_SLAVE_DELAY                         0x0000008cU
+#define _reg_PHY_RDDQ5_SLAVE_DELAY                         0x0000008dU
+#define _reg_PHY_RDDQ6_SLAVE_DELAY                         0x0000008eU
+#define _reg_PHY_RDDQ7_SLAVE_DELAY                         0x0000008fU
+#define _reg_PHY_RDDM_SLAVE_DELAY                          0x00000090U
+#define _reg_PHY_RDDQS_DQ0_RISE_SLAVE_DELAY                0x00000091U
+#define _reg_PHY_RDDQS_DQ0_FALL_SLAVE_DELAY                0x00000092U
+#define _reg_PHY_RDDQS_DQ1_RISE_SLAVE_DELAY                0x00000093U
+#define _reg_PHY_RDDQS_DQ1_FALL_SLAVE_DELAY                0x00000094U
+#define _reg_PHY_RDDQS_DQ2_RISE_SLAVE_DELAY                0x00000095U
+#define _reg_PHY_RDDQS_DQ2_FALL_SLAVE_DELAY                0x00000096U
+#define _reg_PHY_RDDQS_DQ3_RISE_SLAVE_DELAY                0x00000097U
+#define _reg_PHY_RDDQS_DQ3_FALL_SLAVE_DELAY                0x00000098U
+#define _reg_PHY_RDDQS_DQ4_RISE_SLAVE_DELAY                0x00000099U
+#define _reg_PHY_RDDQS_DQ4_FALL_SLAVE_DELAY                0x0000009aU
+#define _reg_PHY_RDDQS_DQ5_RISE_SLAVE_DELAY                0x0000009bU
+#define _reg_PHY_RDDQS_DQ5_FALL_SLAVE_DELAY                0x0000009cU
+#define _reg_PHY_RDDQS_DQ6_RISE_SLAVE_DELAY                0x0000009dU
+#define _reg_PHY_RDDQS_DQ6_FALL_SLAVE_DELAY                0x0000009eU
+#define _reg_PHY_RDDQS_DQ7_RISE_SLAVE_DELAY                0x0000009fU
+#define _reg_PHY_RDDQS_DQ7_FALL_SLAVE_DELAY                0x000000a0U
+#define _reg_PHY_RDDQS_DM_RISE_SLAVE_DELAY                 0x000000a1U
+#define _reg_PHY_RDDQS_DM_FALL_SLAVE_DELAY                 0x000000a2U
+#define _reg_PHY_RDDQS_GATE_SLAVE_DELAY                    0x000000a3U
+#define _reg_PHY_RDDQS_LATENCY_ADJUST                      0x000000a4U
+#define _reg_PHY_WRITE_PATH_LAT_ADD                        0x000000a5U
+#define _reg_PHY_WRLVL_DELAY_EARLY_THRESHOLD               0x000000a6U
+#define _reg_PHY_WRLVL_DELAY_PERIOD_THRESHOLD              0x000000a7U
+#define _reg_PHY_WRLVL_EARLY_FORCE_ZERO                    0x000000a8U
+#define _reg_PHY_GTLVL_RDDQS_SLV_DLY_START                 0x000000a9U
+#define _reg_PHY_GTLVL_LAT_ADJ_START                       0x000000aaU
+#define _reg_PHY_WDQLVL_DQDM_SLV_DLY_START                 0x000000abU
+#define _reg_PHY_RDLVL_RDDQS_DQ_SLV_DLY_START              0x000000acU
+#define _reg_PHY_DQ_OE_TIMING                              0x000000adU
+#define _reg_PHY_DQ_TSEL_RD_TIMING                         0x000000aeU
+#define _reg_PHY_DQ_TSEL_WR_TIMING                         0x000000afU
+#define _reg_PHY_DQS_OE_TIMING                             0x000000b0U
+#define _reg_PHY_DQS_TSEL_RD_TIMING                        0x000000b1U
+#define _reg_PHY_DQS_TSEL_WR_TIMING                        0x000000b2U
+#define _reg_PHY_PER_CS_TRAINING_EN                        0x000000b3U
+#define _reg_PHY_DQ_IE_TIMING                              0x000000b4U
+#define _reg_PHY_DQS_IE_TIMING                             0x000000b5U
+#define _reg_PHY_RDDATA_EN_IE_DLY                          0x000000b6U
+#define _reg_PHY_IE_MODE                                   0x000000b7U
+#define _reg_PHY_RDDATA_EN_DLY                             0x000000b8U
+#define _reg_PHY_RDDATA_EN_TSEL_DLY                        0x000000b9U
+#define _reg_PHY_SW_MASTER_MODE                            0x000000baU
+#define _reg_PHY_MASTER_DELAY_START                        0x000000bbU
+#define _reg_PHY_MASTER_DELAY_STEP                         0x000000bcU
+#define _reg_PHY_MASTER_DELAY_WAIT                         0x000000bdU
+#define _reg_PHY_RPTR_UPDATE                               0x000000beU
+#define _reg_PHY_WRLVL_DLY_STEP                            0x000000bfU
+#define _reg_PHY_WRLVL_RESP_WAIT_CNT                       0x000000c0U
+#define _reg_PHY_GTLVL_DLY_STEP                            0x000000c1U
+#define _reg_PHY_GTLVL_RESP_WAIT_CNT                       0x000000c2U
+#define _reg_PHY_GTLVL_BACK_STEP                           0x000000c3U
+#define _reg_PHY_GTLVL_FINAL_STEP                          0x000000c4U
+#define _reg_PHY_WDQLVL_DLY_STEP                           0x000000c5U
+#define _reg_PHY_RDLVL_DLY_STEP                            0x000000c6U
+#define _reg_PHY_ADR0_SW_WRADDR_SHIFT                      0x000000c7U
+#define _reg_PHY_ADR1_SW_WRADDR_SHIFT                      0x000000c8U
+#define _reg_PHY_ADR2_SW_WRADDR_SHIFT                      0x000000c9U
+#define _reg_PHY_ADR3_SW_WRADDR_SHIFT                      0x000000caU
+#define _reg_PHY_ADR4_SW_WRADDR_SHIFT                      0x000000cbU
+#define _reg_PHY_ADR5_SW_WRADDR_SHIFT                      0x000000ccU
+#define _reg_PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY             0x000000cdU
+#define _reg_PHY_ADR_CLK_BYPASS_OVERRIDE                   0x000000ceU
+#define _reg_SC_PHY_ADR_MANUAL_CLEAR                       0x000000cfU
+#define _reg_PHY_ADR_LPBK_RESULT_OBS                       0x000000d0U
+#define _reg_PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT            0x000000d1U
+#define _reg_PHY_ADR_MASTER_DLY_LOCK_OBS                   0x000000d2U
+#define _reg_PHY_ADR_SLAVE_LOOP_CNT_UPDATE                 0x000000d3U
+#define _reg_PHY_ADR_SLV_DLY_ENC_OBS_SELECT                0x000000d4U
+#define _reg_SC_PHY_ADR_SNAP_OBS_REGS                      0x000000d5U
+#define _reg_PHY_ADR_TSEL_ENABLE                           0x000000d6U
+#define _reg_PHY_ADR_LPBK_CONTROL                          0x000000d7U
+#define _reg_PHY_ADR_TYPE                                  0x000000d8U
+#define _reg_PHY_ADR_WRADDR_SHIFT_OBS                      0x000000d9U
+#define _reg_PHY_ADR_IE_MODE                               0x000000daU
+#define _reg_PHY_ADR_DDL_MODE                              0x000000dbU
+#define _reg_PHY_ADR_DDL_TEST_OBS                          0x000000dcU
+#define _reg_PHY_ADR_DDL_TEST_MSTR_DLY_OBS                 0x000000ddU
+#define _reg_PHY_ADR_CALVL_START                           0x000000deU
+#define _reg_PHY_ADR_CALVL_COARSE_DLY                      0x000000dfU
+#define _reg_PHY_ADR_CALVL_QTR                             0x000000e0U
+#define _reg_PHY_ADR_CALVL_SWIZZLE0_0                      0x000000e1U
+#define _reg_PHY_ADR_CALVL_SWIZZLE1_0                      0x000000e2U
+#define _reg_PHY_ADR_CALVL_SWIZZLE0_1                      0x000000e3U
+#define _reg_PHY_ADR_CALVL_SWIZZLE1_1                      0x000000e4U
+#define _reg_PHY_ADR_CALVL_DEVICE_MAP                      0x000000e5U
+#define _reg_PHY_ADR_CALVL_RANK_CTRL                       0x000000e6U
+#define _reg_PHY_ADR_CALVL_NUM_PATTERNS                    0x000000e7U
+#define _reg_PHY_ADR_CALVL_CAPTURE_CNT                     0x000000e8U
+#define _reg_PHY_ADR_CALVL_RESP_WAIT_CNT                   0x000000e9U
+#define _reg_PHY_ADR_CALVL_DEBUG_MODE                      0x000000eaU
+#define _reg_SC_PHY_ADR_CALVL_DEBUG_CONT                   0x000000ebU
+#define _reg_SC_PHY_ADR_CALVL_ERROR_CLR                    0x000000ecU
+#define _reg_PHY_ADR_CALVL_OBS_SELECT                      0x000000edU
+#define _reg_PHY_ADR_CALVL_OBS0                            0x000000eeU
+#define _reg_PHY_ADR_CALVL_OBS1                            0x000000efU
+#define _reg_PHY_ADR_CALVL_RESULT                          0x000000f0U
+#define _reg_PHY_ADR_CALVL_FG_0                            0x000000f1U
+#define _reg_PHY_ADR_CALVL_BG_0                            0x000000f2U
+#define _reg_PHY_ADR_CALVL_FG_1                            0x000000f3U
+#define _reg_PHY_ADR_CALVL_BG_1                            0x000000f4U
+#define _reg_PHY_ADR_CALVL_FG_2                            0x000000f5U
+#define _reg_PHY_ADR_CALVL_BG_2                            0x000000f6U
+#define _reg_PHY_ADR_CALVL_FG_3                            0x000000f7U
+#define _reg_PHY_ADR_CALVL_BG_3                            0x000000f8U
+#define _reg_PHY_ADR_ADDR_SEL                              0x000000f9U
+#define _reg_PHY_ADR_LP4_BOOT_SLV_DELAY                    0x000000faU
+#define _reg_PHY_ADR_BIT_MASK                              0x000000fbU
+#define _reg_PHY_ADR_SEG_MASK                              0x000000fcU
+#define _reg_PHY_ADR_CALVL_TRAIN_MASK                      0x000000fdU
+#define _reg_PHY_ADR_SW_TXIO_CTRL                          0x000000feU
+#define _reg_PHY_ADR_TSEL_SELECT                           0x000000ffU
+#define _reg_PHY_ADR0_CLK_WR_SLAVE_DELAY                   0x00000100U
+#define _reg_PHY_ADR1_CLK_WR_SLAVE_DELAY                   0x00000101U
+#define _reg_PHY_ADR2_CLK_WR_SLAVE_DELAY                   0x00000102U
+#define _reg_PHY_ADR3_CLK_WR_SLAVE_DELAY                   0x00000103U
+#define _reg_PHY_ADR4_CLK_WR_SLAVE_DELAY                   0x00000104U
+#define _reg_PHY_ADR5_CLK_WR_SLAVE_DELAY                   0x00000105U
+#define _reg_PHY_ADR_SW_MASTER_MODE                        0x00000106U
+#define _reg_PHY_ADR_MASTER_DELAY_START                    0x00000107U
+#define _reg_PHY_ADR_MASTER_DELAY_STEP                     0x00000108U
+#define _reg_PHY_ADR_MASTER_DELAY_WAIT                     0x00000109U
+#define _reg_PHY_ADR_CALVL_DLY_STEP                        0x0000010aU
+#define _reg_PHY_FREQ_SEL_MULTICAST_EN                     0x0000010bU
+#define _reg_PHY_FREQ_SEL_INDEX                            0x0000010cU
+#define _reg_PHY_SW_GRP_SHIFT_0                            0x0000010dU
+#define _reg_PHY_SW_GRP_SHIFT_1                            0x0000010eU
+#define _reg_PHY_SW_GRP_SHIFT_2                            0x0000010fU
+#define _reg_PHY_SW_GRP_SHIFT_3                            0x00000110U
+#define _reg_PHY_GRP_BYPASS_SLAVE_DELAY                    0x00000111U
+#define _reg_PHY_SW_GRP_BYPASS_SHIFT                       0x00000112U
+#define _reg_PHY_GRP_BYPASS_OVERRIDE                       0x00000113U
+#define _reg_SC_PHY_MANUAL_UPDATE                          0x00000114U
+#define _reg_PHY_LP4_BOOT_DISABLE                          0x00000115U
+#define _reg_PHY_CSLVL_ENABLE                              0x00000116U
+#define _reg_PHY_CSLVL_CS_MAP                              0x00000117U
+#define _reg_PHY_CSLVL_START                               0x00000118U
+#define _reg_PHY_CSLVL_QTR                                 0x00000119U
+#define _reg_PHY_CSLVL_CAPTURE_CNT                         0x0000011aU
+#define _reg_PHY_CSLVL_COARSE_DLY                          0x0000011bU
+#define _reg_PHY_CSLVL_COARSE_CAPTURE_CNT                  0x0000011cU
+#define _reg_PHY_CSLVL_DEBUG_MODE                          0x0000011dU
+#define _reg_SC_PHY_CSLVL_DEBUG_CONT                       0x0000011eU
+#define _reg_SC_PHY_CSLVL_ERROR_CLR                        0x0000011fU
+#define _reg_PHY_CSLVL_OBS0                                0x00000120U
+#define _reg_PHY_CSLVL_OBS1                                0x00000121U
+#define _reg_PHY_CALVL_CS_MAP                              0x00000122U
+#define _reg_PHY_GRP_SLV_DLY_ENC_OBS_SELECT                0x00000123U
+#define _reg_PHY_GRP_SHIFT_OBS_SELECT                      0x00000124U
+#define _reg_PHY_GRP_SLV_DLY_ENC_OBS                       0x00000125U
+#define _reg_PHY_GRP_SHIFT_OBS                             0x00000126U
+#define _reg_PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE              0x00000127U
+#define _reg_PHY_ADRCTL_SNAP_OBS_REGS                      0x00000128U
+#define _reg_PHY_DFI_PHYUPD_TYPE                           0x00000129U
+#define _reg_PHY_ADRCTL_LPDDR                              0x0000012aU
+#define _reg_PHY_LP4_ACTIVE                                0x0000012bU
+#define _reg_PHY_LPDDR3_CS                                 0x0000012cU
+#define _reg_PHY_CALVL_RESULT_MASK                         0x0000012dU
+#define _reg_PHY_SW_TXIO_CTRL_0                            0x0000012eU
+#define _reg_PHY_SW_TXIO_CTRL_1                            0x0000012fU
+#define _reg_PHY_SW_TXIO_CTRL_2                            0x00000130U
+#define _reg_PHY_SW_TXIO_CTRL_3                            0x00000131U
+#define _reg_PHY_UPDATE_CLK_CAL_VALUES                     0x00000132U
+#define _reg_PHY_CONTINUOUS_CLK_CAL_UPDATE                 0x00000133U
+#define _reg_PHY_PLL_CTRL                                  0x00000134U
+#define _reg_PHY_PLL_CTRL_TOP                              0x00000135U
+#define _reg_PHY_PLL_CTRL_CA                               0x00000136U
+#define _reg_PHY_PLL_BYPASS                                0x00000137U
+#define _reg_PHY_LOW_FREQ_SEL                              0x00000138U
+#define _reg_PHY_PAD_VREF_CTRL_DQ_0                        0x00000139U
+#define _reg_PHY_PAD_VREF_CTRL_DQ_1                        0x0000013aU
+#define _reg_PHY_PAD_VREF_CTRL_DQ_2                        0x0000013bU
+#define _reg_PHY_PAD_VREF_CTRL_DQ_3                        0x0000013cU
+#define _reg_PHY_PAD_VREF_CTRL_AC                          0x0000013dU
+#define _reg_PHY_CSLVL_DLY_STEP                            0x0000013eU
+#define _reg_PHY_SET_DFI_INPUT_0                           0x0000013fU
+#define _reg_PHY_SET_DFI_INPUT_1                           0x00000140U
+#define _reg_PHY_SET_DFI_INPUT_2                           0x00000141U
+#define _reg_PHY_SET_DFI_INPUT_3                           0x00000142U
+#define _reg_PHY_GRP_SLAVE_DELAY_0                         0x00000143U
+#define _reg_PHY_GRP_SLAVE_DELAY_1                         0x00000144U
+#define _reg_PHY_GRP_SLAVE_DELAY_2                         0x00000145U
+#define _reg_PHY_GRP_SLAVE_DELAY_3                         0x00000146U
+#define _reg_PHY_LP4_BOOT_PLL_CTRL                         0x00000147U
+#define _reg_PHY_LP4_BOOT_PLL_CTRL_CA                      0x00000148U
+#define _reg_PHY_LP4_BOOT_TOP_PLL_CTRL                     0x00000149U
+#define _reg_PHY_PLL_CTRL_OVERRIDE                         0x0000014aU
+#define _reg_PHY_PLL_WAIT                                  0x0000014bU
+#define _reg_PHY_PLL_WAIT_TOP                              0x0000014cU
+#define _reg_PHY_PLL_OBS_0                                 0x0000014dU
+#define _reg_PHY_PLL_OBS_1                                 0x0000014eU
+#define _reg_PHY_PLL_OBS_2                                 0x0000014fU
+#define _reg_PHY_PLL_OBS_3                                 0x00000150U
+#define _reg_PHY_PLL_OBS_4                                 0x00000151U
+#define _reg_PHY_PLL_TESTOUT_SEL                           0x00000152U
+#define _reg_PHY_TCKSRE_WAIT                               0x00000153U
+#define _reg_PHY_LP4_BOOT_LOW_FREQ_SEL                     0x00000154U
+#define _reg_PHY_LP_WAKEUP                                 0x00000155U
+#define _reg_PHY_TDFI_PHY_WRDELAY                          0x00000156U
+#define _reg_PHY_PAD_FDBK_DRIVE                            0x00000157U
+#define _reg_PHY_PAD_DATA_DRIVE                            0x00000158U
+#define _reg_PHY_PAD_DQS_DRIVE                             0x00000159U
+#define _reg_PHY_PAD_ADDR_DRIVE                            0x0000015aU
+#define _reg_PHY_PAD_CLK_DRIVE                             0x0000015bU
+#define _reg_PHY_PAD_FDBK_TERM                             0x0000015cU
+#define _reg_PHY_PAD_DATA_TERM                             0x0000015dU
+#define _reg_PHY_PAD_DQS_TERM                              0x0000015eU
+#define _reg_PHY_PAD_ADDR_TERM                             0x0000015fU
+#define _reg_PHY_PAD_CLK_TERM                              0x00000160U
+#define _reg_PHY_PAD_CKE_DRIVE                             0x00000161U
+#define _reg_PHY_PAD_CKE_TERM                              0x00000162U
+#define _reg_PHY_PAD_RST_DRIVE                             0x00000163U
+#define _reg_PHY_PAD_RST_TERM                              0x00000164U
+#define _reg_PHY_PAD_CS_DRIVE                              0x00000165U
+#define _reg_PHY_PAD_CS_TERM                               0x00000166U
+#define _reg_PHY_ADRCTL_RX_CAL                             0x00000167U
+#define _reg_PHY_ADRCTL_LP3_RX_CAL                         0x00000168U
+#define _reg_PHY_TST_CLK_PAD_CTRL                          0x00000169U
+#define _reg_PHY_TST_CLK_PAD_CTRL2                         0x0000016aU
+#define _reg_PHY_CAL_MODE_0                                0x0000016bU
+#define _reg_PHY_CAL_CLEAR_0                               0x0000016cU
+#define _reg_PHY_CAL_START_0                               0x0000016dU
+#define _reg_PHY_CAL_INTERVAL_COUNT_0                      0x0000016eU
+#define _reg_PHY_CAL_SAMPLE_WAIT_0                         0x0000016fU
+#define _reg_PHY_CAL_CLK_SELECT_0                          0x00000170U
+#define _reg_PHY_CAL_RESULT_OBS_0                          0x00000171U
+#define _reg_PHY_CAL_RESULT2_OBS_0                         0x00000172U
+#define _reg_PHY_PAD_ATB_CTRL                              0x00000173U
+#define _reg_PHY_ADRCTL_MANUAL_UPDATE                      0x00000174U
+#define _reg_PHY_AC_LPBK_ERR_CLEAR                         0x00000175U
+#define _reg_PHY_AC_LPBK_OBS_SELECT                        0x00000176U
+#define _reg_PHY_AC_LPBK_ENABLE                            0x00000177U
+#define _reg_PHY_AC_LPBK_CONTROL                           0x00000178U
+#define _reg_PHY_AC_LPBK_RESULT_OBS                        0x00000179U
+#define _reg_PHY_AC_CLK_LPBK_OBS_SELECT                    0x0000017aU
+#define _reg_PHY_AC_CLK_LPBK_ENABLE                        0x0000017bU
+#define _reg_PHY_AC_CLK_LPBK_CONTROL                       0x0000017cU
+#define _reg_PHY_AC_CLK_LPBK_RESULT_OBS                    0x0000017dU
+#define _reg_PHY_DATA_BYTE_ORDER_SEL                       0x0000017eU
+#define _reg_PHY_ADR_DISABLE                               0x0000017fU
+#define _reg_PHY_ADRCTL_MSTR_DLY_ENC_SEL                   0x00000180U
+#define _reg_PHY_DDL_AC_ENABLE                             0x00000181U
+#define _reg_PHY_DDL_AC_MODE                               0x00000182U
+#define _reg_PHY_DLL_RST_EN                                0x00000183U
+#define _reg_PI_START                                      0x00000184U
+#define _reg_PI_DRAM_CLASS                                 0x00000185U
+#define _reg_PI_VERSION                                    0x00000186U
+#define _reg_PI_NORMAL_LVL_SEQ                             0x00000187U
+#define _reg_PI_INIT_LVL_EN                                0x00000188U
+#define _reg_PI_TCMD_GAP                                   0x00000189U
+#define _reg_PI_TDFI_PHYMSTR_MAX_F0                        0x0000018aU
+#define _reg_PI_TDFI_PHYMSTR_RESP_F0                       0x0000018bU
+#define _reg_PI_TDFI_PHYMSTR_MAX_F1                        0x0000018cU
+#define _reg_PI_TDFI_PHYMSTR_RESP_F1                       0x0000018dU
+#define _reg_PI_TDFI_PHYMSTR_MAX_F2                        0x0000018eU
+#define _reg_PI_TDFI_PHYMSTR_RESP_F2                       0x0000018fU
+#define _reg_PI_TDFI_PHYUPD_RESP_F0                        0x00000190U
+#define _reg_PI_TDFI_PHYUPD_TYPE0_F0                       0x00000191U
+#define _reg_PI_TDFI_PHYUPD_TYPE1_F0                       0x00000192U
+#define _reg_PI_TDFI_PHYUPD_TYPE2_F0                       0x00000193U
+#define _reg_PI_TDFI_PHYUPD_TYPE3_F0                       0x00000194U
+#define _reg_PI_TDFI_PHYUPD_RESP_F1                        0x00000195U
+#define _reg_PI_TDFI_PHYUPD_TYPE0_F1                       0x00000196U
+#define _reg_PI_TDFI_PHYUPD_TYPE1_F1                       0x00000197U
+#define _reg_PI_TDFI_PHYUPD_TYPE2_F1                       0x00000198U
+#define _reg_PI_TDFI_PHYUPD_TYPE3_F1                       0x00000199U
+#define _reg_PI_TDFI_PHYUPD_RESP_F2                        0x0000019aU
+#define _reg_PI_TDFI_PHYUPD_TYPE0_F2                       0x0000019bU
+#define _reg_PI_TDFI_PHYUPD_TYPE1_F2                       0x0000019cU
+#define _reg_PI_TDFI_PHYUPD_TYPE2_F2                       0x0000019dU
+#define _reg_PI_TDFI_PHYUPD_TYPE3_F2                       0x0000019eU
+#define _reg_PI_CONTROL_ERROR_STATUS                       0x0000019fU
+#define _reg_PI_EXIT_AFTER_INIT_CALVL                      0x000001a0U
+#define _reg_PI_FREQ_MAP                                   0x000001a1U
+#define _reg_PI_INIT_WORK_FREQ                             0x000001a2U
+#define _reg_PI_INIT_DFS_CALVL_ONLY                        0x000001a3U
+#define _reg_PI_POWER_ON_SEQ_BYPASS_ARRAY                  0x000001a4U
+#define _reg_PI_POWER_ON_SEQ_END_ARRAY                     0x000001a5U
+#define _reg_PI_SEQ1_PAT                                   0x000001a6U
+#define _reg_PI_SEQ1_PAT_MASK                              0x000001a7U
+#define _reg_PI_SEQ2_PAT                                   0x000001a8U
+#define _reg_PI_SEQ2_PAT_MASK                              0x000001a9U
+#define _reg_PI_SEQ3_PAT                                   0x000001aaU
+#define _reg_PI_SEQ3_PAT_MASK                              0x000001abU
+#define _reg_PI_SEQ4_PAT                                   0x000001acU
+#define _reg_PI_SEQ4_PAT_MASK                              0x000001adU
+#define _reg_PI_SEQ5_PAT                                   0x000001aeU
+#define _reg_PI_SEQ5_PAT_MASK                              0x000001afU
+#define _reg_PI_SEQ6_PAT                                   0x000001b0U
+#define _reg_PI_SEQ6_PAT_MASK                              0x000001b1U
+#define _reg_PI_SEQ7_PAT                                   0x000001b2U
+#define _reg_PI_SEQ7_PAT_MASK                              0x000001b3U
+#define _reg_PI_SEQ8_PAT                                   0x000001b4U
+#define _reg_PI_SEQ8_PAT_MASK                              0x000001b5U
+#define _reg_PI_WDT_DISABLE                                0x000001b6U
+#define _reg_PI_SW_RST_N                                   0x000001b7U
+#define _reg_RESERVED_R0                                   0x000001b8U
+#define _reg_PI_CS_MAP                                     0x000001b9U
+#define _reg_PI_TDELAY_RDWR_2_BUS_IDLE_F0                  0x000001baU
+#define _reg_PI_TDELAY_RDWR_2_BUS_IDLE_F1                  0x000001bbU
+#define _reg_PI_TDELAY_RDWR_2_BUS_IDLE_F2                  0x000001bcU
+#define _reg_PI_TMRR                                       0x000001bdU
+#define _reg_PI_WRLAT_F0                                   0x000001beU
+#define _reg_PI_ADDITIVE_LAT_F0                            0x000001bfU
+#define _reg_PI_CASLAT_LIN_F0                              0x000001c0U
+#define _reg_PI_WRLAT_F1                                   0x000001c1U
+#define _reg_PI_ADDITIVE_LAT_F1                            0x000001c2U
+#define _reg_PI_CASLAT_LIN_F1                              0x000001c3U
+#define _reg_PI_WRLAT_F2                                   0x000001c4U
+#define _reg_PI_ADDITIVE_LAT_F2                            0x000001c5U
+#define _reg_PI_CASLAT_LIN_F2                              0x000001c6U
+#define _reg_PI_PREAMBLE_SUPPORT                           0x000001c7U
+#define _reg_PI_AREFRESH                                   0x000001c8U
+#define _reg_PI_TRFC_F0                                    0x000001c9U
+#define _reg_PI_TREF_F0                                    0x000001caU
+#define _reg_PI_TRFC_F1                                    0x000001cbU
+#define _reg_PI_TREF_F1                                    0x000001ccU
+#define _reg_PI_TRFC_F2                                    0x000001cdU
+#define _reg_PI_TREF_F2                                    0x000001ceU
+#define _reg_PI_TREF_INTERVAL                              0x000001cfU
+#define _reg_PI_SWLVL_LOAD                                 0x000001d0U
+#define _reg_PI_SWLVL_OP_DONE                              0x000001d1U
+#define _reg_PI_SW_WRLVL_RESP_0                            0x000001d2U
+#define _reg_PI_SW_WRLVL_RESP_1                            0x000001d3U
+#define _reg_PI_SW_WRLVL_RESP_2                            0x000001d4U
+#define _reg_PI_SW_WRLVL_RESP_3                            0x000001d5U
+#define _reg_PI_SW_RDLVL_RESP_0                            0x000001d6U
+#define _reg_PI_SW_RDLVL_RESP_1                            0x000001d7U
+#define _reg_PI_SW_RDLVL_RESP_2                            0x000001d8U
+#define _reg_PI_SW_RDLVL_RESP_3                            0x000001d9U
+#define _reg_PI_SW_CALVL_RESP_0                            0x000001daU
+#define _reg_PI_SW_LEVELING_MODE                           0x000001dbU
+#define _reg_PI_SWLVL_START                                0x000001dcU
+#define _reg_PI_SWLVL_EXIT                                 0x000001ddU
+#define _reg_PI_SWLVL_WR_SLICE_0                           0x000001deU
+#define _reg_PI_SWLVL_RD_SLICE_0                           0x000001dfU
+#define _reg_PI_SW_WDQLVL_RESP_0                           0x000001e0U
+#define _reg_PI_SWLVL_WR_SLICE_1                           0x000001e1U
+#define _reg_PI_SWLVL_RD_SLICE_1                           0x000001e2U
+#define _reg_PI_SW_WDQLVL_RESP_1                           0x000001e3U
+#define _reg_PI_SWLVL_WR_SLICE_2                           0x000001e4U
+#define _reg_PI_SWLVL_RD_SLICE_2                           0x000001e5U
+#define _reg_PI_SW_WDQLVL_RESP_2                           0x000001e6U
+#define _reg_PI_SWLVL_WR_SLICE_3                           0x000001e7U
+#define _reg_PI_SWLVL_RD_SLICE_3                           0x000001e8U
+#define _reg_PI_SW_WDQLVL_RESP_3                           0x000001e9U
+#define _reg_PI_SW_WDQLVL_VREF                             0x000001eaU
+#define _reg_PI_SWLVL_SM2_START                            0x000001ebU
+#define _reg_PI_SWLVL_SM2_WR                               0x000001ecU
+#define _reg_PI_SWLVL_SM2_RD                               0x000001edU
+#define _reg_PI_SEQUENTIAL_LVL_REQ                         0x000001eeU
+#define _reg_PI_DFS_PERIOD_EN                              0x000001efU
+#define _reg_PI_SRE_PERIOD_EN                              0x000001f0U
+#define _reg_PI_16BIT_DRAM_CONNECT                         0x000001f1U
+#define _reg_PI_TDFI_CTRL_DELAY_F0                         0x000001f2U
+#define _reg_PI_TDFI_CTRL_DELAY_F1                         0x000001f3U
+#define _reg_PI_TDFI_CTRL_DELAY_F2                         0x000001f4U
+#define _reg_PI_WRLVL_REQ                                  0x000001f5U
+#define _reg_PI_WRLVL_CS                                   0x000001f6U
+#define _reg_PI_WLDQSEN                                    0x000001f7U
+#define _reg_PI_WLMRD                                      0x000001f8U
+#define _reg_PI_WRLVL_EN                                   0x000001f9U
+#define _reg_PI_WRLVL_INTERVAL                             0x000001faU
+#define _reg_PI_WRLVL_PERIODIC                             0x000001fbU
+#define _reg_PI_WRLVL_ON_SREF_EXIT                         0x000001fcU
+#define _reg_PI_WRLVL_RESP_MASK                            0x000001fdU
+#define _reg_PI_WRLVL_ROTATE                               0x000001feU
+#define _reg_PI_WRLVL_CS_MAP                               0x000001ffU
+#define _reg_PI_WRLVL_ERROR_STATUS                         0x00000200U
+#define _reg_PI_TDFI_WRLVL_EN                              0x00000201U
+#define _reg_PI_TDFI_WRLVL_WW                              0x00000202U
+#define _reg_PI_TDFI_WRLVL_RESP                            0x00000203U
+#define _reg_PI_TDFI_WRLVL_MAX                             0x00000204U
+#define _reg_PI_WRLVL_STROBE_NUM                           0x00000205U
+#define _reg_PI_WRLVL_MRR_DQ_RETURN_HIZ                    0x00000206U
+#define _reg_PI_WRLVL_EN_DEASSERT_2_MRR                    0x00000207U
+#define _reg_PI_TODTL_2CMD_F0                              0x00000208U
+#define _reg_PI_ODT_EN_F0                                  0x00000209U
+#define _reg_PI_TODTL_2CMD_F1                              0x0000020aU
+#define _reg_PI_ODT_EN_F1                                  0x0000020bU
+#define _reg_PI_TODTL_2CMD_F2                              0x0000020cU
+#define _reg_PI_ODT_EN_F2                                  0x0000020dU
+#define _reg_PI_TODTH_WR                                   0x0000020eU
+#define _reg_PI_TODTH_RD                                   0x0000020fU
+#define _reg_PI_ODT_RD_MAP_CS0                             0x00000210U
+#define _reg_PI_ODT_WR_MAP_CS0                             0x00000211U
+#define _reg_PI_ODT_RD_MAP_CS1                             0x00000212U
+#define _reg_PI_ODT_WR_MAP_CS1                             0x00000213U
+#define _reg_PI_ODT_RD_MAP_CS2                             0x00000214U
+#define _reg_PI_ODT_WR_MAP_CS2                             0x00000215U
+#define _reg_PI_ODT_RD_MAP_CS3                             0x00000216U
+#define _reg_PI_ODT_WR_MAP_CS3                             0x00000217U
+#define _reg_PI_EN_ODT_ASSERT_EXCEPT_RD                    0x00000218U
+#define _reg_PI_ODTLON_F0                                  0x00000219U
+#define _reg_PI_TODTON_MIN_F0                              0x0000021aU
+#define _reg_PI_ODTLON_F1                                  0x0000021bU
+#define _reg_PI_TODTON_MIN_F1                              0x0000021cU
+#define _reg_PI_ODTLON_F2                                  0x0000021dU
+#define _reg_PI_TODTON_MIN_F2                              0x0000021eU
+#define _reg_PI_WR_TO_ODTH_F0                              0x0000021fU
+#define _reg_PI_WR_TO_ODTH_F1                              0x00000220U
+#define _reg_PI_WR_TO_ODTH_F2                              0x00000221U
+#define _reg_PI_RD_TO_ODTH_F0                              0x00000222U
+#define _reg_PI_RD_TO_ODTH_F1                              0x00000223U
+#define _reg_PI_RD_TO_ODTH_F2                              0x00000224U
+#define _reg_PI_ADDRESS_MIRRORING                          0x00000225U
+#define _reg_PI_RDLVL_REQ                                  0x00000226U
+#define _reg_PI_RDLVL_GATE_REQ                             0x00000227U
+#define _reg_PI_RDLVL_CS                                   0x00000228U
+#define _reg_PI_RDLVL_SEQ_EN                               0x00000229U
+#define _reg_PI_RDLVL_GATE_SEQ_EN                          0x0000022aU
+#define _reg_PI_RDLVL_PERIODIC                             0x0000022bU
+#define _reg_PI_RDLVL_ON_SREF_EXIT                         0x0000022cU
+#define _reg_PI_RDLVL_GATE_PERIODIC                        0x0000022dU
+#define _reg_PI_RDLVL_GATE_ON_SREF_EXIT                    0x0000022eU
+#define _reg_RESERVED_R1                                   0x0000022fU
+#define _reg_PI_RDLVL_ROTATE                               0x00000230U
+#define _reg_PI_RDLVL_GATE_ROTATE                          0x00000231U
+#define _reg_PI_RDLVL_CS_MAP                               0x00000232U
+#define _reg_PI_RDLVL_GATE_CS_MAP                          0x00000233U
+#define _reg_PI_TDFI_RDLVL_RR                              0x00000234U
+#define _reg_PI_TDFI_RDLVL_RESP                            0x00000235U
+#define _reg_PI_RDLVL_RESP_MASK                            0x00000236U
+#define _reg_PI_TDFI_RDLVL_EN                              0x00000237U
+#define _reg_PI_RDLVL_EN                                   0x00000238U
+#define _reg_PI_RDLVL_GATE_EN                              0x00000239U
+#define _reg_PI_TDFI_RDLVL_MAX                             0x0000023aU
+#define _reg_PI_RDLVL_ERROR_STATUS                         0x0000023bU
+#define _reg_PI_RDLVL_INTERVAL                             0x0000023cU
+#define _reg_PI_RDLVL_GATE_INTERVAL                        0x0000023dU
+#define _reg_PI_RDLVL_PATTERN_START                        0x0000023eU
+#define _reg_PI_RDLVL_PATTERN_NUM                          0x0000023fU
+#define _reg_PI_RDLVL_STROBE_NUM                           0x00000240U
+#define _reg_PI_RDLVL_GATE_STROBE_NUM                      0x00000241U
+#define _reg_PI_RD_PREAMBLE_TRAINING_EN                    0x00000242U
+#define _reg_PI_REG_DIMM_ENABLE                            0x00000243U
+#define _reg_PI_RDLAT_ADJ_F0                               0x00000244U
+#define _reg_PI_RDLAT_ADJ_F1                               0x00000245U
+#define _reg_PI_RDLAT_ADJ_F2                               0x00000246U
+#define _reg_PI_TDFI_RDDATA_EN                             0x00000247U
+#define _reg_PI_WRLAT_ADJ_F0                               0x00000248U
+#define _reg_PI_WRLAT_ADJ_F1                               0x00000249U
+#define _reg_PI_WRLAT_ADJ_F2                               0x0000024aU
+#define _reg_PI_TDFI_PHY_WRLAT                             0x0000024bU
+#define _reg_PI_TDFI_WRCSLAT_F0                            0x0000024cU
+#define _reg_PI_TDFI_WRCSLAT_F1                            0x0000024dU
+#define _reg_PI_TDFI_WRCSLAT_F2                            0x0000024eU
+#define _reg_PI_TDFI_PHY_WRDATA                            0x0000024fU
+#define _reg_PI_CALVL_REQ                                  0x00000250U
+#define _reg_PI_CALVL_CS                                   0x00000251U
+#define _reg_RESERVED_R2                                   0x00000252U
+#define _reg_RESERVED_R3                                   0x00000253U
+#define _reg_PI_CALVL_SEQ_EN                               0x00000254U
+#define _reg_PI_CALVL_PERIODIC                             0x00000255U
+#define _reg_PI_CALVL_ON_SREF_EXIT                         0x00000256U
+#define _reg_PI_CALVL_ROTATE                               0x00000257U
+#define _reg_PI_CALVL_CS_MAP                               0x00000258U
+#define _reg_PI_TDFI_CALVL_EN                              0x00000259U
+#define _reg_PI_TDFI_CALVL_CC_F0                           0x0000025aU
+#define _reg_PI_TDFI_CALVL_CAPTURE_F0                      0x0000025bU
+#define _reg_PI_TDFI_CALVL_CC_F1                           0x0000025cU
+#define _reg_PI_TDFI_CALVL_CAPTURE_F1                      0x0000025dU
+#define _reg_PI_TDFI_CALVL_CC_F2                           0x0000025eU
+#define _reg_PI_TDFI_CALVL_CAPTURE_F2                      0x0000025fU
+#define _reg_PI_TDFI_CALVL_RESP                            0x00000260U
+#define _reg_PI_TDFI_CALVL_MAX                             0x00000261U
+#define _reg_PI_CALVL_RESP_MASK                            0x00000262U
+#define _reg_PI_CALVL_EN                                   0x00000263U
+#define _reg_PI_CALVL_ERROR_STATUS                         0x00000264U
+#define _reg_PI_CALVL_INTERVAL                             0x00000265U
+#define _reg_PI_TCACKEL                                    0x00000266U
+#define _reg_PI_TCAMRD                                     0x00000267U
+#define _reg_PI_TCACKEH                                    0x00000268U
+#define _reg_PI_TMRZ_F0                                    0x00000269U
+#define _reg_PI_TCAENT_F0                                  0x0000026aU
+#define _reg_PI_TMRZ_F1                                    0x0000026bU
+#define _reg_PI_TCAENT_F1                                  0x0000026cU
+#define _reg_PI_TMRZ_F2                                    0x0000026dU
+#define _reg_PI_TCAENT_F2                                  0x0000026eU
+#define _reg_PI_TCAEXT                                     0x0000026fU
+#define _reg_PI_CA_TRAIN_VREF_EN                           0x00000270U
+#define _reg_PI_TDFI_CACSCA_F0                             0x00000271U
+#define _reg_PI_TDFI_CASEL_F0                              0x00000272U
+#define _reg_PI_TVREF_SHORT_F0                             0x00000273U
+#define _reg_PI_TVREF_LONG_F0                              0x00000274U
+#define _reg_PI_TDFI_CACSCA_F1                             0x00000275U
+#define _reg_PI_TDFI_CASEL_F1                              0x00000276U
+#define _reg_PI_TVREF_SHORT_F1                             0x00000277U
+#define _reg_PI_TVREF_LONG_F1                              0x00000278U
+#define _reg_PI_TDFI_CACSCA_F2                             0x00000279U
+#define _reg_PI_TDFI_CASEL_F2                              0x0000027aU
+#define _reg_PI_TVREF_SHORT_F2                             0x0000027bU
+#define _reg_PI_TVREF_LONG_F2                              0x0000027cU
+#define _reg_PI_CALVL_VREF_INITIAL_START_POINT             0x0000027dU
+#define _reg_PI_CALVL_VREF_INITIAL_STOP_POINT              0x0000027eU
+#define _reg_PI_CALVL_VREF_INITIAL_STEPSIZE                0x0000027fU
+#define _reg_PI_CALVL_VREF_NORMAL_STEPSIZE                 0x00000280U
+#define _reg_PI_CALVL_VREF_DELTA                           0x00000281U
+#define _reg_PI_TDFI_INIT_START_MIN                        0x00000282U
+#define _reg_PI_TDFI_INIT_COMPLETE_MIN                     0x00000283U
+#define _reg_PI_TDFI_CALVL_STROBE_F0                       0x00000284U
+#define _reg_PI_TDFI_CALVL_STROBE_F1                       0x00000285U
+#define _reg_PI_TDFI_CALVL_STROBE_F2                       0x00000286U
+#define _reg_PI_TCKCKEH                                    0x00000287U
+#define _reg_PI_CALVL_STROBE_NUM                           0x00000288U
+#define _reg_PI_SW_CA_TRAIN_VREF                           0x00000289U
+#define _reg_PI_TDFI_INIT_START_F0                         0x0000028aU
+#define _reg_PI_TDFI_INIT_COMPLETE_F0                      0x0000028bU
+#define _reg_PI_TDFI_INIT_START_F1                         0x0000028cU
+#define _reg_PI_TDFI_INIT_COMPLETE_F1                      0x0000028dU
+#define _reg_PI_TDFI_INIT_START_F2                         0x0000028eU
+#define _reg_PI_TDFI_INIT_COMPLETE_F2                      0x0000028fU
+#define _reg_PI_CLKDISABLE_2_INIT_START                    0x00000290U
+#define _reg_PI_INIT_STARTORCOMPLETE_2_CLKDISABLE          0x00000291U
+#define _reg_PI_DRAM_CLK_DISABLE_DEASSERT_SEL              0x00000292U
+#define _reg_PI_REFRESH_BETWEEN_SEGMENT_DISABLE            0x00000293U
+#define _reg_PI_TCKEHDQS_F0                                0x00000294U
+#define _reg_PI_TCKEHDQS_F1                                0x00000295U
+#define _reg_PI_TCKEHDQS_F2                                0x00000296U
+#define _reg_PI_WDQLVL_VREF_EN                             0x00000297U
+#define _reg_PI_WDQLVL_BST_NUM                             0x00000298U
+#define _reg_PI_TDFI_WDQLVL_WR                             0x00000299U
+#define _reg_PI_TDFI_WDQLVL_RW                             0x0000029aU
+#define _reg_PI_WDQLVL_RESP_MASK                           0x0000029bU
+#define _reg_PI_WDQLVL_ROTATE                              0x0000029cU
+#define _reg_PI_WDQLVL_CS_MAP                              0x0000029dU
+#define _reg_PI_WDQLVL_VREF_INITIAL_START_POINT            0x0000029eU
+#define _reg_PI_WDQLVL_VREF_INITIAL_STOP_POINT             0x0000029fU
+#define _reg_PI_WDQLVL_VREF_INITIAL_STEPSIZE               0x000002a0U
+#define _reg_PI_WDQLVL_VREF_NORMAL_STEPSIZE                0x000002a1U
+#define _reg_PI_WDQLVL_VREF_DELTA                          0x000002a2U
+#define _reg_PI_WDQLVL_PERIODIC                            0x000002a3U
+#define _reg_PI_WDQLVL_REQ                                 0x000002a4U
+#define _reg_PI_WDQLVL_CS                                  0x000002a5U
+#define _reg_PI_TDFI_WDQLVL_EN                             0x000002a6U
+#define _reg_PI_TDFI_WDQLVL_RESP                           0x000002a7U
+#define _reg_PI_TDFI_WDQLVL_MAX                            0x000002a8U
+#define _reg_PI_WDQLVL_INTERVAL                            0x000002a9U
+#define _reg_PI_WDQLVL_EN                                  0x000002aaU
+#define _reg_PI_WDQLVL_ON_SREF_EXIT                        0x000002abU
+#define _reg_PI_WDQLVL_ERROR_STATUS                        0x000002acU
+#define _reg_PI_MR1_DATA_F0_0                              0x000002adU
+#define _reg_PI_MR2_DATA_F0_0                              0x000002aeU
+#define _reg_PI_MR3_DATA_F0_0                              0x000002afU
+#define _reg_PI_MR11_DATA_F0_0                             0x000002b0U
+#define _reg_PI_MR12_DATA_F0_0                             0x000002b1U
+#define _reg_PI_MR14_DATA_F0_0                             0x000002b2U
+#define _reg_PI_MR1_DATA_F1_0                              0x000002b3U
+#define _reg_PI_MR2_DATA_F1_0                              0x000002b4U
+#define _reg_PI_MR3_DATA_F1_0                              0x000002b5U
+#define _reg_PI_MR11_DATA_F1_0                             0x000002b6U
+#define _reg_PI_MR12_DATA_F1_0                             0x000002b7U
+#define _reg_PI_MR14_DATA_F1_0                             0x000002b8U
+#define _reg_PI_MR1_DATA_F2_0                              0x000002b9U
+#define _reg_PI_MR2_DATA_F2_0                              0x000002baU
+#define _reg_PI_MR3_DATA_F2_0                              0x000002bbU
+#define _reg_PI_MR11_DATA_F2_0                             0x000002bcU
+#define _reg_PI_MR12_DATA_F2_0                             0x000002bdU
+#define _reg_PI_MR14_DATA_F2_0                             0x000002beU
+#define _reg_PI_MR13_DATA_0                                0x000002bfU
+#define _reg_PI_MR1_DATA_F0_1                              0x000002c0U
+#define _reg_PI_MR2_DATA_F0_1                              0x000002c1U
+#define _reg_PI_MR3_DATA_F0_1                              0x000002c2U
+#define _reg_PI_MR11_DATA_F0_1                             0x000002c3U
+#define _reg_PI_MR12_DATA_F0_1                             0x000002c4U
+#define _reg_PI_MR14_DATA_F0_1                             0x000002c5U
+#define _reg_PI_MR1_DATA_F1_1                              0x000002c6U
+#define _reg_PI_MR2_DATA_F1_1                              0x000002c7U
+#define _reg_PI_MR3_DATA_F1_1                              0x000002c8U
+#define _reg_PI_MR11_DATA_F1_1                             0x000002c9U
+#define _reg_PI_MR12_DATA_F1_1                             0x000002caU
+#define _reg_PI_MR14_DATA_F1_1                             0x000002cbU
+#define _reg_PI_MR1_DATA_F2_1                              0x000002ccU
+#define _reg_PI_MR2_DATA_F2_1                              0x000002cdU
+#define _reg_PI_MR3_DATA_F2_1                              0x000002ceU
+#define _reg_PI_MR11_DATA_F2_1                             0x000002cfU
+#define _reg_PI_MR12_DATA_F2_1                             0x000002d0U
+#define _reg_PI_MR14_DATA_F2_1                             0x000002d1U
+#define _reg_PI_MR13_DATA_1                                0x000002d2U
+#define _reg_PI_MR1_DATA_F0_2                              0x000002d3U
+#define _reg_PI_MR2_DATA_F0_2                              0x000002d4U
+#define _reg_PI_MR3_DATA_F0_2                              0x000002d5U
+#define _reg_PI_MR11_DATA_F0_2                             0x000002d6U
+#define _reg_PI_MR12_DATA_F0_2                             0x000002d7U
+#define _reg_PI_MR14_DATA_F0_2                             0x000002d8U
+#define _reg_PI_MR1_DATA_F1_2                              0x000002d9U
+#define _reg_PI_MR2_DATA_F1_2                              0x000002daU
+#define _reg_PI_MR3_DATA_F1_2                              0x000002dbU
+#define _reg_PI_MR11_DATA_F1_2                             0x000002dcU
+#define _reg_PI_MR12_DATA_F1_2                             0x000002ddU
+#define _reg_PI_MR14_DATA_F1_2                             0x000002deU
+#define _reg_PI_MR1_DATA_F2_2                              0x000002dfU
+#define _reg_PI_MR2_DATA_F2_2                              0x000002e0U
+#define _reg_PI_MR3_DATA_F2_2                              0x000002e1U
+#define _reg_PI_MR11_DATA_F2_2                             0x000002e2U
+#define _reg_PI_MR12_DATA_F2_2                             0x000002e3U
+#define _reg_PI_MR14_DATA_F2_2                             0x000002e4U
+#define _reg_PI_MR13_DATA_2                                0x000002e5U
+#define _reg_PI_MR1_DATA_F0_3                              0x000002e6U
+#define _reg_PI_MR2_DATA_F0_3                              0x000002e7U
+#define _reg_PI_MR3_DATA_F0_3                              0x000002e8U
+#define _reg_PI_MR11_DATA_F0_3                             0x000002e9U
+#define _reg_PI_MR12_DATA_F0_3                             0x000002eaU
+#define _reg_PI_MR14_DATA_F0_3                             0x000002ebU
+#define _reg_PI_MR1_DATA_F1_3                              0x000002ecU
+#define _reg_PI_MR2_DATA_F1_3                              0x000002edU
+#define _reg_PI_MR3_DATA_F1_3                              0x000002eeU
+#define _reg_PI_MR11_DATA_F1_3                             0x000002efU
+#define _reg_PI_MR12_DATA_F1_3                             0x000002f0U
+#define _reg_PI_MR14_DATA_F1_3                             0x000002f1U
+#define _reg_PI_MR1_DATA_F2_3                              0x000002f2U
+#define _reg_PI_MR2_DATA_F2_3                              0x000002f3U
+#define _reg_PI_MR3_DATA_F2_3                              0x000002f4U
+#define _reg_PI_MR11_DATA_F2_3                             0x000002f5U
+#define _reg_PI_MR12_DATA_F2_3                             0x000002f6U
+#define _reg_PI_MR14_DATA_F2_3                             0x000002f7U
+#define _reg_PI_MR13_DATA_3                                0x000002f8U
+#define _reg_PI_BANK_DIFF                                  0x000002f9U
+#define _reg_PI_ROW_DIFF                                   0x000002faU
+#define _reg_PI_TFC_F0                                     0x000002fbU
+#define _reg_PI_TFC_F1                                     0x000002fcU
+#define _reg_PI_TFC_F2                                     0x000002fdU
+#define _reg_PI_TCCD                                       0x000002feU
+#define _reg_PI_TRTP_F0                                    0x000002ffU
+#define _reg_PI_TRP_F0                                     0x00000300U
+#define _reg_PI_TRCD_F0                                    0x00000301U
+#define _reg_PI_TWTR_F0                                    0x00000302U
+#define _reg_PI_TWR_F0                                     0x00000303U
+#define _reg_PI_TRAS_MAX_F0                                0x00000304U
+#define _reg_PI_TRAS_MIN_F0                                0x00000305U
+#define _reg_PI_TDQSCK_MAX_F0                              0x00000306U
+#define _reg_PI_TCCDMW_F0                                  0x00000307U
+#define _reg_PI_TMRD_F0                                    0x00000308U
+#define _reg_PI_TMRW_F0                                    0x00000309U
+#define _reg_PI_TMOD_F0                                    0x0000030aU
+#define _reg_PI_TRTP_F1                                    0x0000030bU
+#define _reg_PI_TRP_F1                                     0x0000030cU
+#define _reg_PI_TRCD_F1                                    0x0000030dU
+#define _reg_PI_TWTR_F1                                    0x0000030eU
+#define _reg_PI_TWR_F1                                     0x0000030fU
+#define _reg_PI_TRAS_MAX_F1                                0x00000310U
+#define _reg_PI_TRAS_MIN_F1                                0x00000311U
+#define _reg_PI_TDQSCK_MAX_F1                              0x00000312U
+#define _reg_PI_TCCDMW_F1                                  0x00000313U
+#define _reg_PI_TMRD_F1                                    0x00000314U
+#define _reg_PI_TMRW_F1                                    0x00000315U
+#define _reg_PI_TMOD_F1                                    0x00000316U
+#define _reg_PI_TRTP_F2                                    0x00000317U
+#define _reg_PI_TRP_F2                                     0x00000318U
+#define _reg_PI_TRCD_F2                                    0x00000319U
+#define _reg_PI_TWTR_F2                                    0x0000031aU
+#define _reg_PI_TWR_F2                                     0x0000031bU
+#define _reg_PI_TRAS_MAX_F2                                0x0000031cU
+#define _reg_PI_TRAS_MIN_F2                                0x0000031dU
+#define _reg_PI_TDQSCK_MAX_F2                              0x0000031eU
+#define _reg_PI_TCCDMW_F2                                  0x0000031fU
+#define _reg_PI_TMRD_F2                                    0x00000320U
+#define _reg_PI_TMRW_F2                                    0x00000321U
+#define _reg_PI_TMOD_F2                                    0x00000322U
+#define _reg_RESERVED_R4                                   0x00000323U
+#define _reg_RESERVED_R5                                   0x00000324U
+#define _reg_RESERVED_R6                                   0x00000325U
+#define _reg_RESERVED_R7                                   0x00000326U
+#define _reg_RESERVED_R8                                   0x00000327U
+#define _reg_RESERVED_R9                                   0x00000328U
+#define _reg_RESERVED_R10                                  0x00000329U
+#define _reg_RESERVED_R11                                  0x0000032aU
+#define _reg_RESERVED_R12                                  0x0000032bU
+#define _reg_RESERVED_R13                                  0x0000032cU
+#define _reg_RESERVED_R14                                  0x0000032dU
+#define _reg_RESERVED_R15                                  0x0000032eU
+#define _reg_RESERVED_R16                                  0x0000032fU
+#define _reg_RESERVED_R17                                  0x00000330U
+#define _reg_RESERVED_R18                                  0x00000331U
+#define _reg_RESERVED_R19                                  0x00000332U
+#define _reg_RESERVED_R20                                  0x00000333U
+#define _reg_RESERVED_R21                                  0x00000334U
+#define _reg_RESERVED_R22                                  0x00000335U
+#define _reg_RESERVED_R23                                  0x00000336U
+#define _reg_PI_INT_STATUS                                 0x00000337U
+#define _reg_PI_INT_ACK                                    0x00000338U
+#define _reg_PI_INT_MASK                                   0x00000339U
+#define _reg_PI_BIST_EXP_DATA_P0                           0x0000033aU
+#define _reg_PI_BIST_EXP_DATA_P1                           0x0000033bU
+#define _reg_PI_BIST_EXP_DATA_P2                           0x0000033cU
+#define _reg_PI_BIST_EXP_DATA_P3                           0x0000033dU
+#define _reg_PI_BIST_FAIL_DATA_P0                          0x0000033eU
+#define _reg_PI_BIST_FAIL_DATA_P1                          0x0000033fU
+#define _reg_PI_BIST_FAIL_DATA_P2                          0x00000340U
+#define _reg_PI_BIST_FAIL_DATA_P3                          0x00000341U
+#define _reg_PI_BIST_FAIL_ADDR_P0                          0x00000342U
+#define _reg_PI_BIST_FAIL_ADDR_P1                          0x00000343U
+#define _reg_PI_BSTLEN                                     0x00000344U
+#define _reg_PI_LONG_COUNT_MASK                            0x00000345U
+#define _reg_PI_CMD_SWAP_EN                                0x00000346U
+#define _reg_PI_CKE_MUX_0                                  0x00000347U
+#define _reg_PI_CKE_MUX_1                                  0x00000348U
+#define _reg_PI_CKE_MUX_2                                  0x00000349U
+#define _reg_PI_CKE_MUX_3                                  0x0000034aU
+#define _reg_PI_CS_MUX_0                                   0x0000034bU
+#define _reg_PI_CS_MUX_1                                   0x0000034cU
+#define _reg_PI_CS_MUX_2                                   0x0000034dU
+#define _reg_PI_CS_MUX_3                                   0x0000034eU
+#define _reg_PI_RAS_N_MUX                                  0x0000034fU
+#define _reg_PI_CAS_N_MUX                                  0x00000350U
+#define _reg_PI_WE_N_MUX                                   0x00000351U
+#define _reg_PI_BANK_MUX_0                                 0x00000352U
+#define _reg_PI_BANK_MUX_1                                 0x00000353U
+#define _reg_PI_BANK_MUX_2                                 0x00000354U
+#define _reg_PI_ODT_MUX_0                                  0x00000355U
+#define _reg_PI_ODT_MUX_1                                  0x00000356U
+#define _reg_PI_ODT_MUX_2                                  0x00000357U
+#define _reg_PI_ODT_MUX_3                                  0x00000358U
+#define _reg_PI_RESET_N_MUX_0                              0x00000359U
+#define _reg_PI_RESET_N_MUX_1                              0x0000035aU
+#define _reg_PI_RESET_N_MUX_2                              0x0000035bU
+#define _reg_PI_RESET_N_MUX_3                              0x0000035cU
+#define _reg_PI_DATA_BYTE_SWAP_EN                          0x0000035dU
+#define _reg_PI_DATA_BYTE_SWAP_SLICE0                      0x0000035eU
+#define _reg_PI_DATA_BYTE_SWAP_SLICE1                      0x0000035fU
+#define _reg_PI_DATA_BYTE_SWAP_SLICE2                      0x00000360U
+#define _reg_PI_DATA_BYTE_SWAP_SLICE3                      0x00000361U
+#define _reg_PI_CTRLUPD_REQ_PER_AREF_EN                    0x00000362U
+#define _reg_PI_TDFI_CTRLUPD_MIN                           0x00000363U
+#define _reg_PI_TDFI_CTRLUPD_MAX_F0                        0x00000364U
+#define _reg_PI_TDFI_CTRLUPD_INTERVAL_F0                   0x00000365U
+#define _reg_PI_TDFI_CTRLUPD_MAX_F1                        0x00000366U
+#define _reg_PI_TDFI_CTRLUPD_INTERVAL_F1                   0x00000367U
+#define _reg_PI_TDFI_CTRLUPD_MAX_F2                        0x00000368U
+#define _reg_PI_TDFI_CTRLUPD_INTERVAL_F2                   0x00000369U
+#define _reg_PI_UPDATE_ERROR_STATUS                        0x0000036aU
+#define _reg_PI_BIST_GO                                    0x0000036bU
+#define _reg_PI_BIST_RESULT                                0x0000036cU
+#define _reg_PI_ADDR_SPACE                                 0x0000036dU
+#define _reg_PI_BIST_DATA_CHECK                            0x0000036eU
+#define _reg_PI_BIST_ADDR_CHECK                            0x0000036fU
+#define _reg_PI_BIST_START_ADDRESS_P0                      0x00000370U
+#define _reg_PI_BIST_START_ADDRESS_P1                      0x00000371U
+#define _reg_PI_BIST_DATA_MASK_P0                          0x00000372U
+#define _reg_PI_BIST_DATA_MASK_P1                          0x00000373U
+#define _reg_PI_COL_DIFF                                   0x00000374U
+
+#define DDR_REGDEF_ADR(regdef) ((regdef)&0xffff)
+#define DDR_REGDEF_LEN(regdef) (((regdef)>>16)&0xff)
+#define DDR_REGDEF_LSB(regdef) (((regdef)>>24)&0xff)
+
+const static uint32_t DDR_REGDEF_TBL[2][885] =
+{
+	{
+/*0000*/	0xffffffffU,
+/*0001*/	0xffffffffU,
+/*0002*/	0x000b0400U,
+/*0003*/	0x10010400U,
+/*0004*/	0x18050400U,
+/*0005*/	0x00050401U,
+/*0006*/	0x08050401U,
+/*0007*/	0x10050401U,
+/*0008*/	0x18050401U,
+/*0009*/	0x00050402U,
+/*000a*/	0x08050402U,
+/*000b*/	0x10050402U,
+/*000c*/	0x18050402U,
+/*000d*/	0x00040403U,
+/*000e*/	0x08030403U,
+/*000f*/	0x00180404U,
+/*0010*/	0x18030404U,
+/*0011*/	0x00180405U,
+/*0012*/	0x18020405U,
+/*0013*/	0x00010406U,
+/*0014*/	0x08020406U,
+/*0015*/	0x10010406U,
+/*0016*/	0x18010406U,
+/*0017*/	0x00020407U,
+/*0018*/	0x08040407U,
+/*0019*/	0x10040407U,
+/*001a*/	0x18040407U,
+/*001b*/	0x000a0408U,
+/*001c*/	0x10040408U,
+/*001d*/	0x18070408U,
+/*001e*/	0x000a0409U,
+/*001f*/	0x10040409U,
+/*0020*/	0x18010409U,
+/*0021*/	0x0001040aU,
+/*0022*/	0x0802040aU,
+/*0023*/	0x1009040aU,
+/*0024*/	0x0009040bU,
+/*0025*/	0x1002040bU,
+/*0026*/	0x0020040cU,
+/*0027*/	0x0001040dU,
+/*0028*/	0x0020040eU,
+/*0029*/	0x0020040fU,
+/*002a*/	0x00200410U,
+/*002b*/	0x00200411U,
+/*002c*/	0x00030412U,
+/*002d*/	0x08010412U,
+/*002e*/	0x10030412U,
+/*002f*/	0x18030412U,
+/*0030*/	0x00040413U,
+/*0031*/	0x08040413U,
+/*0032*/	0x10040413U,
+/*0033*/	0x18040413U,
+/*0034*/	0x00010414U,
+/*0035*/	0x08010414U,
+/*0036*/	0x10060414U,
+/*0037*/	0x18040414U,
+/*0038*/	0x00060415U,
+/*0039*/	0x08040415U,
+/*003a*/	0x10060415U,
+/*003b*/	0x18040415U,
+/*003c*/	0x00020416U,
+/*003d*/	0x08050416U,
+/*003e*/	0x10080416U,
+/*003f*/	0x00200417U,
+/*0040*/	0x00060418U,
+/*0041*/	0x08030418U,
+/*0042*/	0x100b0418U,
+/*0043*/	0x00040419U,
+/*0044*/	0x08040419U,
+/*0045*/	0x10040419U,
+/*0046*/	0x18010419U,
+/*0047*/	0x0009041aU,
+/*0048*/	0x0020041bU,
+/*0049*/	0x0020041cU,
+/*004a*/	0x0020041dU,
+/*004b*/	0x0020041eU,
+/*004c*/	0x0010041fU,
+/*004d*/	0x00200420U,
+/*004e*/	0x00010421U,
+/*004f*/	0x08060421U,
+/*0050*/	0x10080421U,
+/*0051*/	0x00200422U,
+/*0052*/	0x000a0423U,
+/*0053*/	0x10060423U,
+/*0054*/	0x18070423U,
+/*0055*/	0x00080424U,
+/*0056*/	0x08080424U,
+/*0057*/	0x100a0424U,
+/*0058*/	0x00070425U,
+/*0059*/	0x08080425U,
+/*005a*/	0x10080425U,
+/*005b*/	0x18030425U,
+/*005c*/	0x000a0426U,
+/*005d*/	0x100a0426U,
+/*005e*/	0x00110427U,
+/*005f*/	0x00090428U,
+/*0060*/	0x10090428U,
+/*0061*/	0x00100429U,
+/*0062*/	0x100e0429U,
+/*0063*/	0x000e042aU,
+/*0064*/	0x100c042aU,
+/*0065*/	0x000a042bU,
+/*0066*/	0x100a042bU,
+/*0067*/	0x0002042cU,
+/*0068*/	0x0020042dU,
+/*0069*/	0x000b042eU,
+/*006a*/	0x100b042eU,
+/*006b*/	0x0020042fU,
+/*006c*/	0x00120430U,
+/*006d*/	0x00200431U,
+/*006e*/	0x00200432U,
+/*006f*/	0x00010433U,
+/*0070*/	0x08010433U,
+/*0071*/	0x10080433U,
+/*0072*/	0x000c0434U,
+/*0073*/	0x100c0434U,
+/*0074*/	0x000c0435U,
+/*0075*/	0x100c0435U,
+/*0076*/	0x000c0436U,
+/*0077*/	0x100c0436U,
+/*0078*/	0x000c0437U,
+/*0079*/	0x100c0437U,
+/*007a*/	0x000c0438U,
+/*007b*/	0x100c0438U,
+/*007c*/	0x000c0439U,
+/*007d*/	0x100b0439U,
+/*007e*/	0x000b043aU,
+/*007f*/	0x100b043aU,
+/*0080*/	0x000b043bU,
+/*0081*/	0x100b043bU,
+/*0082*/	0x000b043cU,
+/*0083*/	0x100b043cU,
+/*0084*/	0x000b043dU,
+/*0085*/	0x100b043dU,
+/*0086*/	0x000b043eU,
+/*0087*/	0x100a043eU,
+/*0088*/	0x000a043fU,
+/*0089*/	0x100a043fU,
+/*008a*/	0x000a0440U,
+/*008b*/	0x100a0440U,
+/*008c*/	0x000a0441U,
+/*008d*/	0x100a0441U,
+/*008e*/	0x000a0442U,
+/*008f*/	0x100a0442U,
+/*0090*/	0xffffffffU,
+/*0091*/	0x000a0443U,
+/*0092*/	0x100a0443U,
+/*0093*/	0x000a0444U,
+/*0094*/	0x100a0444U,
+/*0095*/	0x000a0445U,
+/*0096*/	0x100a0445U,
+/*0097*/	0x000a0446U,
+/*0098*/	0x100a0446U,
+/*0099*/	0x000a0447U,
+/*009a*/	0x100a0447U,
+/*009b*/	0x000a0448U,
+/*009c*/	0x100a0448U,
+/*009d*/	0x000a0449U,
+/*009e*/	0x100a0449U,
+/*009f*/	0x000a044aU,
+/*00a0*/	0x100a044aU,
+/*00a1*/	0x000a044bU,
+/*00a2*/	0x100a044bU,
+/*00a3*/	0x000a044cU,
+/*00a4*/	0x1004044cU,
+/*00a5*/	0x1803044cU,
+/*00a6*/	0x000a044dU,
+/*00a7*/	0x100a044dU,
+/*00a8*/	0x0001044eU,
+/*00a9*/	0x080a044eU,
+/*00aa*/	0x1804044eU,
+/*00ab*/	0x000b044fU,
+/*00ac*/	0x100a044fU,
+/*00ad*/	0x00080450U,
+/*00ae*/	0x08080450U,
+/*00af*/	0x10080450U,
+/*00b0*/	0x18080450U,
+/*00b1*/	0x00080451U,
+/*00b2*/	0x08080451U,
+/*00b3*/	0x10010451U,
+/*00b4*/	0x18080451U,
+/*00b5*/	0x00080452U,
+/*00b6*/	0x08020452U,
+/*00b7*/	0x10020452U,
+/*00b8*/	0x18040452U,
+/*00b9*/	0x00040453U,
+/*00ba*/	0x08040453U,
+/*00bb*/	0x100a0453U,
+/*00bc*/	0x00060454U,
+/*00bd*/	0x08080454U,
+/*00be*/	0x10040454U,
+/*00bf*/	0x18040454U,
+/*00c0*/	0x00050455U,
+/*00c1*/	0x08040455U,
+/*00c2*/	0x10050455U,
+/*00c3*/	0x000a0456U,
+/*00c4*/	0x100a0456U,
+/*00c5*/	0x00080457U,
+/*00c6*/	0x08040457U,
+/*00c7*/	0x00050600U,
+/*00c8*/	0x08050600U,
+/*00c9*/	0x10050600U,
+/*00ca*/	0x18050600U,
+/*00cb*/	0x00050601U,
+/*00cc*/	0x08050601U,
+/*00cd*/	0x100b0601U,
+/*00ce*/	0x00010602U,
+/*00cf*/	0x08030602U,
+/*00d0*/	0x00200603U,
+/*00d1*/	0x00030604U,
+/*00d2*/	0x080a0604U,
+/*00d3*/	0x18030604U,
+/*00d4*/	0x00030605U,
+/*00d5*/	0x08010605U,
+/*00d6*/	0x10010605U,
+/*00d7*/	0x18060605U,
+/*00d8*/	0x00020606U,
+/*00d9*/	0x08030606U,
+/*00da*/	0x10010606U,
+/*00db*/	0x000f0607U,
+/*00dc*/	0x00200608U,
+/*00dd*/	0x00200609U,
+/*00de*/	0x000b060aU,
+/*00df*/	0x100b060aU,
+/*00e0*/	0x000b060bU,
+/*00e1*/	0x0018060cU,
+/*00e2*/	0x0018060dU,
+/*00e3*/	0x0018060eU,
+/*00e4*/	0x0018060fU,
+/*00e5*/	0x1804060fU,
+/*00e6*/	0x00050610U,
+/*00e7*/	0x08020610U,
+/*00e8*/	0x10040610U,
+/*00e9*/	0x18040610U,
+/*00ea*/	0x00010611U,
+/*00eb*/	0x08010611U,
+/*00ec*/	0x10010611U,
+/*00ed*/	0x18030611U,
+/*00ee*/	0x00200612U,
+/*00ef*/	0x00200613U,
+/*00f0*/	0x00010614U,
+/*00f1*/	0x08140614U,
+/*00f2*/	0x00140615U,
+/*00f3*/	0x00140616U,
+/*00f4*/	0x00140617U,
+/*00f5*/	0x00140618U,
+/*00f6*/	0x00140619U,
+/*00f7*/	0x0014061aU,
+/*00f8*/	0x0014061bU,
+/*00f9*/	0x0018061cU,
+/*00fa*/	0x000a061dU,
+/*00fb*/	0x1006061dU,
+/*00fc*/	0x1806061dU,
+/*00fd*/	0x0006061eU,
+/*00fe*/	0xffffffffU,
+/*00ff*/	0x0008061fU,
+/*0100*/	0x080b061fU,
+/*0101*/	0x000b0620U,
+/*0102*/	0x100b0620U,
+/*0103*/	0x000b0621U,
+/*0104*/	0x100b0621U,
+/*0105*/	0x000b0622U,
+/*0106*/	0x10040622U,
+/*0107*/	0x000a0623U,
+/*0108*/	0x10060623U,
+/*0109*/	0x18080623U,
+/*010a*/	0x00040624U,
+/*010b*/	0x00010700U,
+/*010c*/	0x08020700U,
+/*010d*/	0x10050700U,
+/*010e*/	0x18050700U,
+/*010f*/	0x00050701U,
+/*0110*/	0x08050701U,
+/*0111*/	0x100b0701U,
+/*0112*/	0x00050702U,
+/*0113*/	0x08010702U,
+/*0114*/	0x10010702U,
+/*0115*/	0x18010702U,
+/*0116*/	0x00010703U,
+/*0117*/	0x08040703U,
+/*0118*/	0x100b0703U,
+/*0119*/	0x000b0704U,
+/*011a*/	0x10040704U,
+/*011b*/	0x000b0705U,
+/*011c*/	0x10040705U,
+/*011d*/	0x18010705U,
+/*011e*/	0x00010706U,
+/*011f*/	0x08010706U,
+/*0120*/	0x00200707U,
+/*0121*/	0x00200708U,
+/*0122*/	0x00080709U,
+/*0123*/	0x080a0709U,
+/*0124*/	0x18050709U,
+/*0125*/	0x000a070aU,
+/*0126*/	0x1003070aU,
+/*0127*/	0x1803070aU,
+/*0128*/	0x0001070bU,
+/*0129*/	0x0802070bU,
+/*012a*/	0x1001070bU,
+/*012b*/	0x1801070bU,
+/*012c*/	0x0001070cU,
+/*012d*/	0x0802070cU,
+/*012e*/	0xffffffffU,
+/*012f*/	0xffffffffU,
+/*0130*/	0xffffffffU,
+/*0131*/	0xffffffffU,
+/*0132*/	0x1001070cU,
+/*0133*/	0x1801070cU,
+/*0134*/	0x000d070dU,
+/*0135*/	0xffffffffU,
+/*0136*/	0xffffffffU,
+/*0137*/	0x0005070eU,
+/*0138*/	0x0001070fU,
+/*0139*/	0x080e070fU,
+/*013a*/	0x000e0710U,
+/*013b*/	0x100e0710U,
+/*013c*/	0x000e0711U,
+/*013d*/	0x100e0711U,
+/*013e*/	0x00040712U,
+/*013f*/	0xffffffffU,
+/*0140*/	0xffffffffU,
+/*0141*/	0xffffffffU,
+/*0142*/	0xffffffffU,
+/*0143*/	0x080b0712U,
+/*0144*/	0x000b0713U,
+/*0145*/	0x100b0713U,
+/*0146*/	0x000b0714U,
+/*0147*/	0x000d0715U,
+/*0148*/	0xffffffffU,
+/*0149*/	0xffffffffU,
+/*014a*/	0x10100715U,
+/*014b*/	0x00080716U,
+/*014c*/	0xffffffffU,
+/*014d*/	0x08100716U,
+/*014e*/	0x00100717U,
+/*014f*/	0x10100717U,
+/*0150*/	0x00100718U,
+/*0151*/	0x10100718U,
+/*0152*/	0x00030719U,
+/*0153*/	0x08040719U,
+/*0154*/	0x10010719U,
+/*0155*/	0x18040719U,
+/*0156*/	0x0001071aU,
+/*0157*/	0x0812071aU,
+/*0158*/	0x000a071bU,
+/*0159*/	0x100c071bU,
+/*015a*/	0x0012071cU,
+/*015b*/	0x0014071dU,
+/*015c*/	0x0012071eU,
+/*015d*/	0x0011071fU,
+/*015e*/	0x00110720U,
+/*015f*/	0x00120721U,
+/*0160*/	0x00120722U,
+/*0161*/	0x00120723U,
+/*0162*/	0x00120724U,
+/*0163*/	0x00120725U,
+/*0164*/	0x00120726U,
+/*0165*/	0x00120727U,
+/*0166*/	0x00120728U,
+/*0167*/	0x00190729U,
+/*0168*/	0x0019072aU,
+/*0169*/	0x0020072bU,
+/*016a*/	0x0017072cU,
+/*016b*/	0x1808072cU,
+/*016c*/	0x0001072dU,
+/*016d*/	0x0801072dU,
+/*016e*/	0x0020072eU,
+/*016f*/	0x0008072fU,
+/*0170*/	0x0803072fU,
+/*0171*/	0x00180730U,
+/*0172*/	0x00180731U,
+/*0173*/	0x00100732U,
+/*0174*/	0x10010732U,
+/*0175*/	0x18010732U,
+/*0176*/	0x00050733U,
+/*0177*/	0x00200734U,
+/*0178*/	0x00090735U,
+/*0179*/	0x00200736U,
+/*017a*/	0x00040737U,
+/*017b*/	0x08100737U,
+/*017c*/	0x18060737U,
+/*017d*/	0x00100738U,
+/*017e*/	0xffffffffU,
+/*017f*/	0xffffffffU,
+/*0180*/	0xffffffffU,
+/*0181*/	0x00200739U,
+/*0182*/	0x000b073aU,
+/*0183*/	0xffffffffU,
+/*0184*/	0x00010200U,
+/*0185*/	0x08040200U,
+/*0186*/	0x10100200U,
+/*0187*/	0x00010201U,
+/*0188*/	0x08010201U,
+/*0189*/	0x10100201U,
+/*018a*/	0x00200202U,
+/*018b*/	0x00100203U,
+/*018c*/	0x00200204U,
+/*018d*/	0x00100205U,
+/*018e*/	0x00200206U,
+/*018f*/	0x00100207U,
+/*0190*/	0x10100207U,
+/*0191*/	0x00200208U,
+/*0192*/	0x00200209U,
+/*0193*/	0x0020020aU,
+/*0194*/	0x0020020bU,
+/*0195*/	0x0010020cU,
+/*0196*/	0x0020020dU,
+/*0197*/	0x0020020eU,
+/*0198*/	0x0020020fU,
+/*0199*/	0x00200210U,
+/*019a*/	0x00100211U,
+/*019b*/	0x00200212U,
+/*019c*/	0x00200213U,
+/*019d*/	0x00200214U,
+/*019e*/	0x00200215U,
+/*019f*/	0x00090216U,
+/*01a0*/	0x10010216U,
+/*01a1*/	0x00200217U,
+/*01a2*/	0x00050218U,
+/*01a3*/	0x08010218U,
+/*01a4*/	0x10080218U,
+/*01a5*/	0x18080218U,
+/*01a6*/	0x001c0219U,
+/*01a7*/	0x001c021aU,
+/*01a8*/	0x001c021bU,
+/*01a9*/	0x001c021cU,
+/*01aa*/	0x001c021dU,
+/*01ab*/	0x001c021eU,
+/*01ac*/	0x001c021fU,
+/*01ad*/	0x001c0220U,
+/*01ae*/	0x001c0221U,
+/*01af*/	0x001c0222U,
+/*01b0*/	0x001c0223U,
+/*01b1*/	0x001c0224U,
+/*01b2*/	0x001c0225U,
+/*01b3*/	0x001c0226U,
+/*01b4*/	0x001c0227U,
+/*01b5*/	0x001c0228U,
+/*01b6*/	0x00010229U,
+/*01b7*/	0x08010229U,
+/*01b8*/	0x10010229U,
+/*01b9*/	0x18040229U,
+/*01ba*/	0x0008022aU,
+/*01bb*/	0x0808022aU,
+/*01bc*/	0x1008022aU,
+/*01bd*/	0x1804022aU,
+/*01be*/	0x0006022bU,
+/*01bf*/	0xffffffffU,
+/*01c0*/	0x0807022bU,
+/*01c1*/	0x1006022bU,
+/*01c2*/	0xffffffffU,
+/*01c3*/	0x1807022bU,
+/*01c4*/	0x0006022cU,
+/*01c5*/	0xffffffffU,
+/*01c6*/	0x0807022cU,
+/*01c7*/	0x1002022cU,
+/*01c8*/	0x1801022cU,
+/*01c9*/	0x000a022dU,
+/*01ca*/	0x1010022dU,
+/*01cb*/	0x000a022eU,
+/*01cc*/	0x1010022eU,
+/*01cd*/	0x000a022fU,
+/*01ce*/	0x1010022fU,
+/*01cf*/	0x00100230U,
+/*01d0*/	0x10010230U,
+/*01d1*/	0x18010230U,
+/*01d2*/	0x00010231U,
+/*01d3*/	0x08010231U,
+/*01d4*/	0x10010231U,
+/*01d5*/	0x18010231U,
+/*01d6*/	0x00020232U,
+/*01d7*/	0x08020232U,
+/*01d8*/	0x10020232U,
+/*01d9*/	0x18020232U,
+/*01da*/	0x00020233U,
+/*01db*/	0x08030233U,
+/*01dc*/	0x10010233U,
+/*01dd*/	0x18010233U,
+/*01de*/	0x00010234U,
+/*01df*/	0x08010234U,
+/*01e0*/	0x10020234U,
+/*01e1*/	0x18010234U,
+/*01e2*/	0x00010235U,
+/*01e3*/	0x08020235U,
+/*01e4*/	0x10010235U,
+/*01e5*/	0x18010235U,
+/*01e6*/	0x00020236U,
+/*01e7*/	0x08010236U,
+/*01e8*/	0x10010236U,
+/*01e9*/	0x18020236U,
+/*01ea*/	0x00070237U,
+/*01eb*/	0x08010237U,
+/*01ec*/	0x10010237U,
+/*01ed*/	0x18010237U,
+/*01ee*/	0x00010238U,
+/*01ef*/	0x08010238U,
+/*01f0*/	0x10010238U,
+/*01f1*/	0x18010238U,
+/*01f2*/	0x00040239U,
+/*01f3*/	0x08040239U,
+/*01f4*/	0x10040239U,
+/*01f5*/	0x18010239U,
+/*01f6*/	0x0002023aU,
+/*01f7*/	0x0806023aU,
+/*01f8*/	0x1006023aU,
+/*01f9*/	0x1802023aU,
+/*01fa*/	0x0010023bU,
+/*01fb*/	0x1001023bU,
+/*01fc*/	0x1801023bU,
+/*01fd*/	0x0004023cU,
+/*01fe*/	0x0801023cU,
+/*01ff*/	0x1004023cU,
+/*0200*/	0x1802023cU,
+/*0201*/	0x0008023dU,
+/*0202*/	0x080a023dU,
+/*0203*/	0x0020023eU,
+/*0204*/	0x0020023fU,
+/*0205*/	0x00050240U,
+/*0206*/	0x08010240U,
+/*0207*/	0x10050240U,
+/*0208*/	0x18080240U,
+/*0209*/	0x00010241U,
+/*020a*/	0x08080241U,
+/*020b*/	0x10010241U,
+/*020c*/	0x18080241U,
+/*020d*/	0x00010242U,
+/*020e*/	0x08040242U,
+/*020f*/	0x10040242U,
+/*0210*/	0x18040242U,
+/*0211*/	0x00040243U,
+/*0212*/	0x08040243U,
+/*0213*/	0x10040243U,
+/*0214*/	0x18040243U,
+/*0215*/	0x00040244U,
+/*0216*/	0x08040244U,
+/*0217*/	0x10040244U,
+/*0218*/	0x18010244U,
+/*0219*/	0x00040245U,
+/*021a*/	0x08040245U,
+/*021b*/	0x10040245U,
+/*021c*/	0x18040245U,
+/*021d*/	0x00040246U,
+/*021e*/	0x08040246U,
+/*021f*/	0x10060246U,
+/*0220*/	0x18060246U,
+/*0221*/	0x00060247U,
+/*0222*/	0x08060247U,
+/*0223*/	0x10060247U,
+/*0224*/	0x18060247U,
+/*0225*/	0xffffffffU,
+/*0226*/	0x00010248U,
+/*0227*/	0x08010248U,
+/*0228*/	0x10020248U,
+/*0229*/	0x18040248U,
+/*022a*/	0x00040249U,
+/*022b*/	0x08010249U,
+/*022c*/	0x10010249U,
+/*022d*/	0x18010249U,
+/*022e*/	0x0001024aU,
+/*022f*/	0x0801024aU,
+/*0230*/	0x1001024aU,
+/*0231*/	0x1801024aU,
+/*0232*/	0x0004024bU,
+/*0233*/	0x0804024bU,
+/*0234*/	0x100a024bU,
+/*0235*/	0x0020024cU,
+/*0236*/	0x0004024dU,
+/*0237*/	0x0808024dU,
+/*0238*/	0x1002024dU,
+/*0239*/	0x1802024dU,
+/*023a*/	0x0020024eU,
+/*023b*/	0x0002024fU,
+/*023c*/	0x0810024fU,
+/*023d*/	0x00100250U,
+/*023e*/	0x10040250U,
+/*023f*/	0x18040250U,
+/*0240*/	0x00050251U,
+/*0241*/	0x08050251U,
+/*0242*/	0x10010251U,
+/*0243*/	0x18010251U,
+/*0244*/	0x00070252U,
+/*0245*/	0x08070252U,
+/*0246*/	0x10070252U,
+/*0247*/	0x18070252U,
+/*0248*/	0x00070253U,
+/*0249*/	0x08070253U,
+/*024a*/	0x10070253U,
+/*024b*/	0x18070253U,
+/*024c*/	0x00070254U,
+/*024d*/	0x08070254U,
+/*024e*/	0x10070254U,
+/*024f*/	0x18030254U,
+/*0250*/	0x00010255U,
+/*0251*/	0x08020255U,
+/*0252*/	0x10010255U,
+/*0253*/	0x18040255U,
+/*0254*/	0x00020256U,
+/*0255*/	0x08010256U,
+/*0256*/	0x10010256U,
+/*0257*/	0x18010256U,
+/*0258*/	0x00040257U,
+/*0259*/	0x08080257U,
+/*025a*/	0x100a0257U,
+/*025b*/	0x000a0258U,
+/*025c*/	0x100a0258U,
+/*025d*/	0x000a0259U,
+/*025e*/	0x100a0259U,
+/*025f*/	0x000a025aU,
+/*0260*/	0x0020025bU,
+/*0261*/	0x0020025cU,
+/*0262*/	0x0001025dU,
+/*0263*/	0x0802025dU,
+/*0264*/	0x1002025dU,
+/*0265*/	0x0010025eU,
+/*0266*/	0x1005025eU,
+/*0267*/	0x1806025eU,
+/*0268*/	0x0005025fU,
+/*0269*/	0x0805025fU,
+/*026a*/	0x100e025fU,
+/*026b*/	0x00050260U,
+/*026c*/	0x080e0260U,
+/*026d*/	0x18050260U,
+/*026e*/	0x000e0261U,
+/*026f*/	0x10050261U,
+/*0270*/	0x18010261U,
+/*0271*/	0x00050262U,
+/*0272*/	0x08050262U,
+/*0273*/	0x100a0262U,
+/*0274*/	0x000a0263U,
+/*0275*/	0x10050263U,
+/*0276*/	0x18050263U,
+/*0277*/	0x000a0264U,
+/*0278*/	0x100a0264U,
+/*0279*/	0x00050265U,
+/*027a*/	0x08050265U,
+/*027b*/	0x100a0265U,
+/*027c*/	0x000a0266U,
+/*027d*/	0x10070266U,
+/*027e*/	0x18070266U,
+/*027f*/	0x00040267U,
+/*0280*/	0x08040267U,
+/*0281*/	0x10040267U,
+/*0282*/	0x18080267U,
+/*0283*/	0x00080268U,
+/*0284*/	0x08040268U,
+/*0285*/	0x10040268U,
+/*0286*/	0x18040268U,
+/*0287*/	0x00040269U,
+/*0288*/	0x08050269U,
+/*0289*/	0x10070269U,
+/*028a*/	0x18080269U,
+/*028b*/	0x0010026aU,
+/*028c*/	0x1008026aU,
+/*028d*/	0x0010026bU,
+/*028e*/	0x1008026bU,
+/*028f*/	0x0010026cU,
+/*0290*/	0x1008026cU,
+/*0291*/	0x1808026cU,
+/*0292*/	0x0001026dU,
+/*0293*/	0x0801026dU,
+/*0294*/	0x1006026dU,
+/*0295*/	0x1806026dU,
+/*0296*/	0x0006026eU,
+/*0297*/	0x0801026eU,
+/*0298*/	0x1003026eU,
+/*0299*/	0x000a026fU,
+/*029a*/	0x100a026fU,
+/*029b*/	0x00040270U,
+/*029c*/	0x08010270U,
+/*029d*/	0x10040270U,
+/*029e*/	0x18070270U,
+/*029f*/	0x00070271U,
+/*02a0*/	0x08050271U,
+/*02a1*/	0x10050271U,
+/*02a2*/	0x18040271U,
+/*02a3*/	0x00010272U,
+/*02a4*/	0x08010272U,
+/*02a5*/	0x10020272U,
+/*02a6*/	0x18080272U,
+/*02a7*/	0x00200273U,
+/*02a8*/	0x00200274U,
+/*02a9*/	0x00100275U,
+/*02aa*/	0x10020275U,
+/*02ab*/	0x18010275U,
+/*02ac*/	0x00020276U,
+/*02ad*/	0x08080276U,
+/*02ae*/	0x10080276U,
+/*02af*/	0x18080276U,
+/*02b0*/	0x00080277U,
+/*02b1*/	0x08080277U,
+/*02b2*/	0x10080277U,
+/*02b3*/	0x18080277U,
+/*02b4*/	0x00080278U,
+/*02b5*/	0x08080278U,
+/*02b6*/	0x10080278U,
+/*02b7*/	0x18080278U,
+/*02b8*/	0x00080279U,
+/*02b9*/	0x08080279U,
+/*02ba*/	0x10080279U,
+/*02bb*/	0x18080279U,
+/*02bc*/	0x0008027aU,
+/*02bd*/	0x0808027aU,
+/*02be*/	0x1008027aU,
+/*02bf*/	0x1808027aU,
+/*02c0*/	0x0008027bU,
+/*02c1*/	0x0808027bU,
+/*02c2*/	0x1008027bU,
+/*02c3*/	0x1808027bU,
+/*02c4*/	0x0008027cU,
+/*02c5*/	0x0808027cU,
+/*02c6*/	0x1008027cU,
+/*02c7*/	0x1808027cU,
+/*02c8*/	0x0008027dU,
+/*02c9*/	0x0808027dU,
+/*02ca*/	0x1008027dU,
+/*02cb*/	0x1808027dU,
+/*02cc*/	0x0008027eU,
+/*02cd*/	0x0808027eU,
+/*02ce*/	0x1008027eU,
+/*02cf*/	0x1808027eU,
+/*02d0*/	0x0008027fU,
+/*02d1*/	0x0808027fU,
+/*02d2*/	0x1008027fU,
+/*02d3*/	0x1808027fU,
+/*02d4*/	0x00080280U,
+/*02d5*/	0x08080280U,
+/*02d6*/	0x10080280U,
+/*02d7*/	0x18080280U,
+/*02d8*/	0x00080281U,
+/*02d9*/	0x08080281U,
+/*02da*/	0x10080281U,
+/*02db*/	0x18080281U,
+/*02dc*/	0x00080282U,
+/*02dd*/	0x08080282U,
+/*02de*/	0x10080282U,
+/*02df*/	0x18080282U,
+/*02e0*/	0x00080283U,
+/*02e1*/	0x08080283U,
+/*02e2*/	0x10080283U,
+/*02e3*/	0x18080283U,
+/*02e4*/	0x00080284U,
+/*02e5*/	0x08080284U,
+/*02e6*/	0x10080284U,
+/*02e7*/	0x18080284U,
+/*02e8*/	0x00080285U,
+/*02e9*/	0x08080285U,
+/*02ea*/	0x10080285U,
+/*02eb*/	0x18080285U,
+/*02ec*/	0x00080286U,
+/*02ed*/	0x08080286U,
+/*02ee*/	0x10080286U,
+/*02ef*/	0x18080286U,
+/*02f0*/	0x00080287U,
+/*02f1*/	0x08080287U,
+/*02f2*/	0x10080287U,
+/*02f3*/	0x18080287U,
+/*02f4*/	0x00080288U,
+/*02f5*/	0x08080288U,
+/*02f6*/	0x10080288U,
+/*02f7*/	0x18080288U,
+/*02f8*/	0x00080289U,
+/*02f9*/	0x08020289U,
+/*02fa*/	0x10030289U,
+/*02fb*/	0x000a028aU,
+/*02fc*/	0x100a028aU,
+/*02fd*/	0x000a028bU,
+/*02fe*/	0x1005028bU,
+/*02ff*/	0x1804028bU,
+/*0300*/	0x0008028cU,
+/*0301*/	0x0808028cU,
+/*0302*/	0x1006028cU,
+/*0303*/	0x1806028cU,
+/*0304*/	0x0011028dU,
+/*0305*/	0x1808028dU,
+/*0306*/	0x0004028eU,
+/*0307*/	0x0806028eU,
+/*0308*/	0x1006028eU,
+/*0309*/	0x1808028eU,
+/*030a*/	0xffffffffU,
+/*030b*/	0x0004028fU,
+/*030c*/	0x0808028fU,
+/*030d*/	0x1008028fU,
+/*030e*/	0x1806028fU,
+/*030f*/	0x00060290U,
+/*0310*/	0x08110290U,
+/*0311*/	0x00080291U,
+/*0312*/	0x08040291U,
+/*0313*/	0x10060291U,
+/*0314*/	0x18060291U,
+/*0315*/	0x00080292U,
+/*0316*/	0xffffffffU,
+/*0317*/	0x08040292U,
+/*0318*/	0x10080292U,
+/*0319*/	0x18080292U,
+/*031a*/	0x00060293U,
+/*031b*/	0x08060293U,
+/*031c*/	0x00110294U,
+/*031d*/	0x18080294U,
+/*031e*/	0x00040295U,
+/*031f*/	0x08060295U,
+/*0320*/	0x10060295U,
+/*0321*/	0x18080295U,
+/*0322*/	0xffffffffU,
+/*0323*/	0x00040296U,
+/*0324*/	0x08040296U,
+/*0325*/	0x10040296U,
+/*0326*/	0x18040296U,
+/*0327*/	0x00040297U,
+/*0328*/	0x08040297U,
+/*0329*/	0x10040297U,
+/*032a*/	0x18040297U,
+/*032b*/	0x00040298U,
+/*032c*/	0x08040298U,
+/*032d*/	0x10040298U,
+/*032e*/	0x18040298U,
+/*032f*/	0x00040299U,
+/*0330*/	0x08040299U,
+/*0331*/	0x10040299U,
+/*0332*/	0x18040299U,
+/*0333*/	0x0004029aU,
+/*0334*/	0x0804029aU,
+/*0335*/	0x1004029aU,
+/*0336*/	0x1804029aU,
+/*0337*/	0x0011029bU,
+/*0338*/	0x0010029cU,
+/*0339*/	0x0011029dU,
+/*033a*/	0x0020029eU,
+/*033b*/	0x0020029fU,
+/*033c*/	0x002002a0U,
+/*033d*/	0x002002a1U,
+/*033e*/	0x002002a2U,
+/*033f*/	0x002002a3U,
+/*0340*/	0x002002a4U,
+/*0341*/	0x002002a5U,
+/*0342*/	0x002002a6U,
+/*0343*/	0x000202a7U,
+/*0344*/	0x080502a7U,
+/*0345*/	0x100502a7U,
+/*0346*/	0xffffffffU,
+/*0347*/	0xffffffffU,
+/*0348*/	0xffffffffU,
+/*0349*/	0xffffffffU,
+/*034a*/	0xffffffffU,
+/*034b*/	0xffffffffU,
+/*034c*/	0xffffffffU,
+/*034d*/	0xffffffffU,
+/*034e*/	0xffffffffU,
+/*034f*/	0xffffffffU,
+/*0350*/	0xffffffffU,
+/*0351*/	0xffffffffU,
+/*0352*/	0xffffffffU,
+/*0353*/	0xffffffffU,
+/*0354*/	0xffffffffU,
+/*0355*/	0xffffffffU,
+/*0356*/	0xffffffffU,
+/*0357*/	0xffffffffU,
+/*0358*/	0xffffffffU,
+/*0359*/	0xffffffffU,
+/*035a*/	0xffffffffU,
+/*035b*/	0xffffffffU,
+/*035c*/	0xffffffffU,
+/*035d*/	0xffffffffU,
+/*035e*/	0xffffffffU,
+/*035f*/	0xffffffffU,
+/*0360*/	0xffffffffU,
+/*0361*/	0xffffffffU,
+/*0362*/	0x180102a7U,
+/*0363*/	0x000402a8U,
+/*0364*/	0x081002a8U,
+/*0365*/	0x002002a9U,
+/*0366*/	0x001002aaU,
+/*0367*/	0x002002abU,
+/*0368*/	0x001002acU,
+/*0369*/	0x002002adU,
+/*036a*/	0x000702aeU,
+/*036b*/	0x080102aeU,
+/*036c*/	0x100202aeU,
+/*036d*/	0x180602aeU,
+/*036e*/	0x000102afU,
+/*036f*/	0x080102afU,
+/*0370*/	0x002002b0U,
+/*0371*/	0x000202b1U,
+/*0372*/	0x002002b2U,
+/*0373*/	0x002002b3U,
+/*0374*/	0x000402b4U,
+	},
+	{
+/*0000*/	0x00200800U,
+/*0001*/	0x00040801U,
+/*0002*/	0x080b0801U,
+/*0003*/	0x18010801U,
+/*0004*/	0x00050802U,
+/*0005*/	0x08050802U,
+/*0006*/	0x10050802U,
+/*0007*/	0x18050802U,
+/*0008*/	0x00050803U,
+/*0009*/	0x08050803U,
+/*000a*/	0x10050803U,
+/*000b*/	0x18050803U,
+/*000c*/	0x00050804U,
+/*000d*/	0x08040804U,
+/*000e*/	0x10030804U,
+/*000f*/	0x00180805U,
+/*0010*/	0x18030805U,
+/*0011*/	0x00180806U,
+/*0012*/	0x18020806U,
+/*0013*/	0x00010807U,
+/*0014*/	0x08020807U,
+/*0015*/	0x10010807U,
+/*0016*/	0x18010807U,
+/*0017*/	0x00020808U,
+/*0018*/	0x08040808U,
+/*0019*/	0x10040808U,
+/*001a*/	0x18040808U,
+/*001b*/	0x000a0809U,
+/*001c*/	0x10040809U,
+/*001d*/	0x18070809U,
+/*001e*/	0x000a080aU,
+/*001f*/	0x1005080aU,
+/*0020*/	0x1801080aU,
+/*0021*/	0x0001080bU,
+/*0022*/	0x0802080bU,
+/*0023*/	0x1009080bU,
+/*0024*/	0x0009080cU,
+/*0025*/	0x1002080cU,
+/*0026*/	0x0020080dU,
+/*0027*/	0x0001080eU,
+/*0028*/	0x0020080fU,
+/*0029*/	0x00200810U,
+/*002a*/	0x00200811U,
+/*002b*/	0x00200812U,
+/*002c*/	0x00030813U,
+/*002d*/	0x08010813U,
+/*002e*/	0x10030813U,
+/*002f*/	0x18030813U,
+/*0030*/	0x00040814U,
+/*0031*/	0x08040814U,
+/*0032*/	0x10040814U,
+/*0033*/	0x18040814U,
+/*0034*/	0x00010815U,
+/*0035*/	0x08010815U,
+/*0036*/	0x10060815U,
+/*0037*/	0x18040815U,
+/*0038*/	0x00060816U,
+/*0039*/	0x08040816U,
+/*003a*/	0x10060816U,
+/*003b*/	0x18040816U,
+/*003c*/	0x00020817U,
+/*003d*/	0x08050817U,
+/*003e*/	0x10080817U,
+/*003f*/	0x00200818U,
+/*0040*/	0x00060819U,
+/*0041*/	0x08030819U,
+/*0042*/	0x100b0819U,
+/*0043*/	0x0004081aU,
+/*0044*/	0x0804081aU,
+/*0045*/	0x1004081aU,
+/*0046*/	0x1801081aU,
+/*0047*/	0x0009081bU,
+/*0048*/	0x0020081cU,
+/*0049*/	0x0020081dU,
+/*004a*/	0x0020081eU,
+/*004b*/	0x0020081fU,
+/*004c*/	0x00100820U,
+/*004d*/	0xffffffffU,
+/*004e*/	0x10010820U,
+/*004f*/	0x18060820U,
+/*0050*/	0x00080821U,
+/*0051*/	0x00200822U,
+/*0052*/	0x000a0823U,
+/*0053*/	0x10060823U,
+/*0054*/	0x18070823U,
+/*0055*/	0x00080824U,
+/*0056*/	0x08080824U,
+/*0057*/	0x100a0824U,
+/*0058*/	0x00070825U,
+/*0059*/	0x08080825U,
+/*005a*/	0x10080825U,
+/*005b*/	0x18030825U,
+/*005c*/	0x000a0826U,
+/*005d*/	0x100a0826U,
+/*005e*/	0x00110827U,
+/*005f*/	0x00090828U,
+/*0060*/	0x10090828U,
+/*0061*/	0x00100829U,
+/*0062*/	0x100e0829U,
+/*0063*/	0x000e082aU,
+/*0064*/	0x100c082aU,
+/*0065*/	0x000a082bU,
+/*0066*/	0x100a082bU,
+/*0067*/	0x0002082cU,
+/*0068*/	0x0020082dU,
+/*0069*/	0x000b082eU,
+/*006a*/	0x100b082eU,
+/*006b*/	0x0020082fU,
+/*006c*/	0x00120830U,
+/*006d*/	0x00200831U,
+/*006e*/	0x00200832U,
+/*006f*/	0x00010833U,
+/*0070*/	0x08010833U,
+/*0071*/	0x10080833U,
+/*0072*/	0x000c0834U,
+/*0073*/	0x100c0834U,
+/*0074*/	0x000c0835U,
+/*0075*/	0x100c0835U,
+/*0076*/	0x000c0836U,
+/*0077*/	0x100c0836U,
+/*0078*/	0x000c0837U,
+/*0079*/	0x100c0837U,
+/*007a*/	0x000c0838U,
+/*007b*/	0x100c0838U,
+/*007c*/	0x000c0839U,
+/*007d*/	0x100b0839U,
+/*007e*/	0x000b083aU,
+/*007f*/	0x100b083aU,
+/*0080*/	0x000b083bU,
+/*0081*/	0x100b083bU,
+/*0082*/	0x000b083cU,
+/*0083*/	0x100b083cU,
+/*0084*/	0x000b083dU,
+/*0085*/	0x100b083dU,
+/*0086*/	0x000b083eU,
+/*0087*/	0x100a083eU,
+/*0088*/	0x000a083fU,
+/*0089*/	0x100a083fU,
+/*008a*/	0x000a0840U,
+/*008b*/	0x100a0840U,
+/*008c*/	0x000a0841U,
+/*008d*/	0x100a0841U,
+/*008e*/	0x000a0842U,
+/*008f*/	0x100a0842U,
+/*0090*/	0x000a0843U,
+/*0091*/	0x100a0843U,
+/*0092*/	0x000a0844U,
+/*0093*/	0x100a0844U,
+/*0094*/	0x000a0845U,
+/*0095*/	0x100a0845U,
+/*0096*/	0x000a0846U,
+/*0097*/	0x100a0846U,
+/*0098*/	0x000a0847U,
+/*0099*/	0x100a0847U,
+/*009a*/	0x000a0848U,
+/*009b*/	0x100a0848U,
+/*009c*/	0x000a0849U,
+/*009d*/	0x100a0849U,
+/*009e*/	0x000a084aU,
+/*009f*/	0x100a084aU,
+/*00a0*/	0x000a084bU,
+/*00a1*/	0x100a084bU,
+/*00a2*/	0x000a084cU,
+/*00a3*/	0x100a084cU,
+/*00a4*/	0x0004084dU,
+/*00a5*/	0x0803084dU,
+/*00a6*/	0x100a084dU,
+/*00a7*/	0x000a084eU,
+/*00a8*/	0x1001084eU,
+/*00a9*/	0x000a084fU,
+/*00aa*/	0x1004084fU,
+/*00ab*/	0x000b0850U,
+/*00ac*/	0x100a0850U,
+/*00ad*/	0x00080851U,
+/*00ae*/	0x08080851U,
+/*00af*/	0x10080851U,
+/*00b0*/	0x18080851U,
+/*00b1*/	0x00080852U,
+/*00b2*/	0x08080852U,
+/*00b3*/	0x10010852U,
+/*00b4*/	0x18080852U,
+/*00b5*/	0x00080853U,
+/*00b6*/	0x08020853U,
+/*00b7*/	0x10020853U,
+/*00b8*/	0x18040853U,
+/*00b9*/	0x00040854U,
+/*00ba*/	0x08040854U,
+/*00bb*/	0x100a0854U,
+/*00bc*/	0x00060855U,
+/*00bd*/	0x08080855U,
+/*00be*/	0x10040855U,
+/*00bf*/	0x18040855U,
+/*00c0*/	0x00050856U,
+/*00c1*/	0x08040856U,
+/*00c2*/	0x10050856U,
+/*00c3*/	0x000a0857U,
+/*00c4*/	0x100a0857U,
+/*00c5*/	0x00080858U,
+/*00c6*/	0x08040858U,
+/*00c7*/	0x00050a00U,
+/*00c8*/	0x08050a00U,
+/*00c9*/	0x10050a00U,
+/*00ca*/	0x18050a00U,
+/*00cb*/	0x00050a01U,
+/*00cc*/	0x08050a01U,
+/*00cd*/	0x100b0a01U,
+/*00ce*/	0x00010a02U,
+/*00cf*/	0x08030a02U,
+/*00d0*/	0x00200a03U,
+/*00d1*/	0x00030a04U,
+/*00d2*/	0x080a0a04U,
+/*00d3*/	0x18030a04U,
+/*00d4*/	0x00030a05U,
+/*00d5*/	0x08010a05U,
+/*00d6*/	0x10010a05U,
+/*00d7*/	0x18060a05U,
+/*00d8*/	0x00020a06U,
+/*00d9*/	0x08030a06U,
+/*00da*/	0x10010a06U,
+/*00db*/	0x000f0a07U,
+/*00dc*/	0x00200a08U,
+/*00dd*/	0x00200a09U,
+/*00de*/	0x000b0a0aU,
+/*00df*/	0x100b0a0aU,
+/*00e0*/	0x000b0a0bU,
+/*00e1*/	0x00180a0cU,
+/*00e2*/	0x00180a0dU,
+/*00e3*/	0x00180a0eU,
+/*00e4*/	0x00180a0fU,
+/*00e5*/	0x18040a0fU,
+/*00e6*/	0x00020a10U,
+/*00e7*/	0x08020a10U,
+/*00e8*/	0x10040a10U,
+/*00e9*/	0x18040a10U,
+/*00ea*/	0x00010a11U,
+/*00eb*/	0x08010a11U,
+/*00ec*/	0x10010a11U,
+/*00ed*/	0x18030a11U,
+/*00ee*/	0x00200a12U,
+/*00ef*/	0x00200a13U,
+/*00f0*/	0xffffffffU,
+/*00f1*/	0x00140a14U,
+/*00f2*/	0x00140a15U,
+/*00f3*/	0x00140a16U,
+/*00f4*/	0x00140a17U,
+/*00f5*/	0x00140a18U,
+/*00f6*/	0x00140a19U,
+/*00f7*/	0x00140a1aU,
+/*00f8*/	0x00140a1bU,
+/*00f9*/	0x001e0a1cU,
+/*00fa*/	0x000a0a1dU,
+/*00fb*/	0x10060a1dU,
+/*00fc*/	0x18060a1dU,
+/*00fd*/	0x00060a1eU,
+/*00fe*/	0x08060a1eU,
+/*00ff*/	0x00080a1fU,
+/*0100*/	0x080b0a1fU,
+/*0101*/	0x000b0a20U,
+/*0102*/	0x100b0a20U,
+/*0103*/	0x000b0a21U,
+/*0104*/	0x100b0a21U,
+/*0105*/	0x000b0a22U,
+/*0106*/	0x10040a22U,
+/*0107*/	0x000a0a23U,
+/*0108*/	0x10060a23U,
+/*0109*/	0x18080a23U,
+/*010a*/	0x00040a24U,
+/*010b*/	0x00010b80U,
+/*010c*/	0x08020b80U,
+/*010d*/	0x10050b80U,
+/*010e*/	0x18050b80U,
+/*010f*/	0x00050b81U,
+/*0110*/	0x08050b81U,
+/*0111*/	0x100b0b81U,
+/*0112*/	0x00050b82U,
+/*0113*/	0x08010b82U,
+/*0114*/	0x10010b82U,
+/*0115*/	0x18010b82U,
+/*0116*/	0x00010b83U,
+/*0117*/	0x08040b83U,
+/*0118*/	0x100b0b83U,
+/*0119*/	0x000b0b84U,
+/*011a*/	0x10040b84U,
+/*011b*/	0x000b0b85U,
+/*011c*/	0x10040b85U,
+/*011d*/	0x18010b85U,
+/*011e*/	0x00010b86U,
+/*011f*/	0x08010b86U,
+/*0120*/	0x00200b87U,
+/*0121*/	0x00200b88U,
+/*0122*/	0x00080b89U,
+/*0123*/	0x080a0b89U,
+/*0124*/	0x18050b89U,
+/*0125*/	0x000a0b8aU,
+/*0126*/	0x10030b8aU,
+/*0127*/	0x18030b8aU,
+/*0128*/	0x00010b8bU,
+/*0129*/	0x08020b8bU,
+/*012a*/	0x10010b8bU,
+/*012b*/	0x18010b8bU,
+/*012c*/	0x00010b8cU,
+/*012d*/	0x08030b8cU,
+/*012e*/	0x10040b8cU,
+/*012f*/	0x18040b8cU,
+/*0130*/	0x00040b8dU,
+/*0131*/	0x08040b8dU,
+/*0132*/	0xffffffffU,
+/*0133*/	0xffffffffU,
+/*0134*/	0x000d0b8eU,
+/*0135*/	0x100d0b8eU,
+/*0136*/	0x000d0b8fU,
+/*0137*/	0x00050b90U,
+/*0138*/	0x00010b91U,
+/*0139*/	0x080e0b91U,
+/*013a*/	0x000e0b92U,
+/*013b*/	0x100e0b92U,
+/*013c*/	0x000e0b93U,
+/*013d*/	0x100e0b93U,
+/*013e*/	0x00040b94U,
+/*013f*/	0x08040b94U,
+/*0140*/	0x10040b94U,
+/*0141*/	0x18040b94U,
+/*0142*/	0x00040b95U,
+/*0143*/	0x080b0b95U,
+/*0144*/	0x000b0b96U,
+/*0145*/	0x100b0b96U,
+/*0146*/	0x000b0b97U,
+/*0147*/	0x000d0b98U,
+/*0148*/	0x100d0b98U,
+/*0149*/	0x000d0b99U,
+/*014a*/	0x10100b99U,
+/*014b*/	0x10080b8dU,
+/*014c*/	0x18080b8dU,
+/*014d*/	0x00100b9aU,
+/*014e*/	0x10100b9aU,
+/*014f*/	0x00100b9bU,
+/*0150*/	0x10100b9bU,
+/*0151*/	0x00100b9cU,
+/*0152*/	0x10030b9cU,
+/*0153*/	0x18040b9cU,
+/*0154*/	0x00010b9dU,
+/*0155*/	0x08040b9dU,
+/*0156*/	0x10010b9dU,
+/*0157*/	0x00140b9eU,
+/*0158*/	0x000a0b9fU,
+/*0159*/	0x100c0b9fU,
+/*015a*/	0x00120ba0U,
+/*015b*/	0x00140ba1U,
+/*015c*/	0x00120ba2U,
+/*015d*/	0x00110ba3U,
+/*015e*/	0x00110ba4U,
+/*015f*/	0x00120ba5U,
+/*0160*/	0x00120ba6U,
+/*0161*/	0x00120ba7U,
+/*0162*/	0x00120ba8U,
+/*0163*/	0x00120ba9U,
+/*0164*/	0x00120baaU,
+/*0165*/	0x00120babU,
+/*0166*/	0x00120bacU,
+/*0167*/	0x00190badU,
+/*0168*/	0x00190baeU,
+/*0169*/	0x00200bafU,
+/*016a*/	0x00170bb0U,
+/*016b*/	0x18080bb0U,
+/*016c*/	0x00010bb1U,
+/*016d*/	0x08010bb1U,
+/*016e*/	0x00200bb2U,
+/*016f*/	0x00080bb3U,
+/*0170*/	0x08030bb3U,
+/*0171*/	0x00180bb4U,
+/*0172*/	0x00180bb5U,
+/*0173*/	0x00100bb6U,
+/*0174*/	0x10010bb6U,
+/*0175*/	0x18010bb6U,
+/*0176*/	0x00050bb7U,
+/*0177*/	0x00200bb8U,
+/*0178*/	0x00090bb9U,
+/*0179*/	0x00200bbaU,
+/*017a*/	0x00040bbbU,
+/*017b*/	0x08100bbbU,
+/*017c*/	0x18060bbbU,
+/*017d*/	0x00100bbcU,
+/*017e*/	0x10080bbcU,
+/*017f*/	0x18030bbcU,
+/*0180*/	0x00020bbdU,
+/*0181*/	0x00200bbeU,
+/*0182*/	0x000b0bbfU,
+/*0183*/	0x10020bbfU,
+/*0184*/	0x00010200U,
+/*0185*/	0x08040200U,
+/*0186*/	0x10100200U,
+/*0187*/	0x00010201U,
+/*0188*/	0x08010201U,
+/*0189*/	0x10100201U,
+/*018a*/	0x00200202U,
+/*018b*/	0x00100203U,
+/*018c*/	0x00200204U,
+/*018d*/	0x00100205U,
+/*018e*/	0x00200206U,
+/*018f*/	0x00100207U,
+/*0190*/	0x10100207U,
+/*0191*/	0x00200208U,
+/*0192*/	0x00200209U,
+/*0193*/	0x0020020aU,
+/*0194*/	0x0020020bU,
+/*0195*/	0x0010020cU,
+/*0196*/	0x0020020dU,
+/*0197*/	0x0020020eU,
+/*0198*/	0x0020020fU,
+/*0199*/	0x00200210U,
+/*019a*/	0x00100211U,
+/*019b*/	0x00200212U,
+/*019c*/	0x00200213U,
+/*019d*/	0x00200214U,
+/*019e*/	0x00200215U,
+/*019f*/	0x00090216U,
+/*01a0*/	0x10010216U,
+/*01a1*/	0x00200217U,
+/*01a2*/	0x00050218U,
+/*01a3*/	0x08010218U,
+/*01a4*/	0x10080218U,
+/*01a5*/	0x18080218U,
+/*01a6*/	0x001e0219U,
+/*01a7*/	0x001e021aU,
+/*01a8*/	0x001e021bU,
+/*01a9*/	0x001e021cU,
+/*01aa*/	0x001e021dU,
+/*01ab*/	0x001e021eU,
+/*01ac*/	0x001e021fU,
+/*01ad*/	0x001e0220U,
+/*01ae*/	0x001e0221U,
+/*01af*/	0x001e0222U,
+/*01b0*/	0x001e0223U,
+/*01b1*/	0x001e0224U,
+/*01b2*/	0x001e0225U,
+/*01b3*/	0x001e0226U,
+/*01b4*/	0x001e0227U,
+/*01b5*/	0x001e0228U,
+/*01b6*/	0x00010229U,
+/*01b7*/	0x08010229U,
+/*01b8*/	0x10010229U,
+/*01b9*/	0x18040229U,
+/*01ba*/	0x0008022aU,
+/*01bb*/	0x0808022aU,
+/*01bc*/	0x1008022aU,
+/*01bd*/	0x1804022aU,
+/*01be*/	0x0005022bU,
+/*01bf*/	0x0806022bU,
+/*01c0*/	0x1007022bU,
+/*01c1*/	0x1805022bU,
+/*01c2*/	0x0006022cU,
+/*01c3*/	0x0807022cU,
+/*01c4*/	0x1005022cU,
+/*01c5*/	0x1806022cU,
+/*01c6*/	0x0007022dU,
+/*01c7*/	0x0802022dU,
+/*01c8*/	0x1001022dU,
+/*01c9*/	0x000a022eU,
+/*01ca*/	0x1010022eU,
+/*01cb*/	0x000a022fU,
+/*01cc*/	0x1010022fU,
+/*01cd*/	0x000a0230U,
+/*01ce*/	0x10100230U,
+/*01cf*/	0x00100231U,
+/*01d0*/	0x10010231U,
+/*01d1*/	0x18010231U,
+/*01d2*/	0x00010232U,
+/*01d3*/	0x08010232U,
+/*01d4*/	0x10010232U,
+/*01d5*/	0x18010232U,
+/*01d6*/	0x00020233U,
+/*01d7*/	0x08020233U,
+/*01d8*/	0x10020233U,
+/*01d9*/	0x18020233U,
+/*01da*/	0x00020234U,
+/*01db*/	0x08030234U,
+/*01dc*/	0x10010234U,
+/*01dd*/	0x18010234U,
+/*01de*/	0x00010235U,
+/*01df*/	0x08010235U,
+/*01e0*/	0x10020235U,
+/*01e1*/	0x18010235U,
+/*01e2*/	0x00010236U,
+/*01e3*/	0x08020236U,
+/*01e4*/	0x10010236U,
+/*01e5*/	0x18010236U,
+/*01e6*/	0x00020237U,
+/*01e7*/	0x08010237U,
+/*01e8*/	0x10010237U,
+/*01e9*/	0x18020237U,
+/*01ea*/	0x00070238U,
+/*01eb*/	0x08010238U,
+/*01ec*/	0x10010238U,
+/*01ed*/	0x18010238U,
+/*01ee*/	0x00010239U,
+/*01ef*/	0x08010239U,
+/*01f0*/	0x10010239U,
+/*01f1*/	0x18010239U,
+/*01f2*/	0x0004023aU,
+/*01f3*/	0x0804023aU,
+/*01f4*/	0x1004023aU,
+/*01f5*/	0x1801023aU,
+/*01f6*/	0x0002023bU,
+/*01f7*/	0x0806023bU,
+/*01f8*/	0x1006023bU,
+/*01f9*/	0x1802023bU,
+/*01fa*/	0x0010023cU,
+/*01fb*/	0x1001023cU,
+/*01fc*/	0x1801023cU,
+/*01fd*/	0x0004023dU,
+/*01fe*/	0x0801023dU,
+/*01ff*/	0x1004023dU,
+/*0200*/	0x1802023dU,
+/*0201*/	0x0008023eU,
+/*0202*/	0x080a023eU,
+/*0203*/	0x0020023fU,
+/*0204*/	0x00200240U,
+/*0205*/	0x00050241U,
+/*0206*/	0x08010241U,
+/*0207*/	0x10050241U,
+/*0208*/	0x18080241U,
+/*0209*/	0x00010242U,
+/*020a*/	0x08080242U,
+/*020b*/	0x10010242U,
+/*020c*/	0x18080242U,
+/*020d*/	0x00010243U,
+/*020e*/	0x08040243U,
+/*020f*/	0x10040243U,
+/*0210*/	0x18040243U,
+/*0211*/	0x00040244U,
+/*0212*/	0x08040244U,
+/*0213*/	0x10040244U,
+/*0214*/	0x18040244U,
+/*0215*/	0x00040245U,
+/*0216*/	0x08040245U,
+/*0217*/	0x10040245U,
+/*0218*/	0x18010245U,
+/*0219*/	0x00040246U,
+/*021a*/	0x08040246U,
+/*021b*/	0x10040246U,
+/*021c*/	0x18040246U,
+/*021d*/	0x00040247U,
+/*021e*/	0x08040247U,
+/*021f*/	0x10060247U,
+/*0220*/	0x18060247U,
+/*0221*/	0x00060248U,
+/*0222*/	0x08060248U,
+/*0223*/	0x10060248U,
+/*0224*/	0x18060248U,
+/*0225*/	0x00040249U,
+/*0226*/	0x08010249U,
+/*0227*/	0x10010249U,
+/*0228*/	0x18020249U,
+/*0229*/	0x0004024aU,
+/*022a*/	0x0804024aU,
+/*022b*/	0x1001024aU,
+/*022c*/	0x1801024aU,
+/*022d*/	0x0001024bU,
+/*022e*/	0x0801024bU,
+/*022f*/	0x1001024bU,
+/*0230*/	0x1801024bU,
+/*0231*/	0x0001024cU,
+/*0232*/	0x0804024cU,
+/*0233*/	0x1004024cU,
+/*0234*/	0x000a024dU,
+/*0235*/	0x0020024eU,
+/*0236*/	0x0004024fU,
+/*0237*/	0x0808024fU,
+/*0238*/	0x1002024fU,
+/*0239*/	0x1802024fU,
+/*023a*/	0x00200250U,
+/*023b*/	0x00020251U,
+/*023c*/	0x08100251U,
+/*023d*/	0x00100252U,
+/*023e*/	0x10040252U,
+/*023f*/	0x18040252U,
+/*0240*/	0x00050253U,
+/*0241*/	0x08050253U,
+/*0242*/	0x10010253U,
+/*0243*/	0x18010253U,
+/*0244*/	0x00080254U,
+/*0245*/	0x08080254U,
+/*0246*/	0x10080254U,
+/*0247*/	0x18080254U,
+/*0248*/	0x00080255U,
+/*0249*/	0x08080255U,
+/*024a*/	0x10080255U,
+/*024b*/	0x18080255U,
+/*024c*/	0x00080256U,
+/*024d*/	0x08080256U,
+/*024e*/	0x10080256U,
+/*024f*/	0x18030256U,
+/*0250*/	0x00010257U,
+/*0251*/	0x08020257U,
+/*0252*/	0x10010257U,
+/*0253*/	0x18040257U,
+/*0254*/	0x00020258U,
+/*0255*/	0x08010258U,
+/*0256*/	0x10010258U,
+/*0257*/	0x18010258U,
+/*0258*/	0x00040259U,
+/*0259*/	0x08080259U,
+/*025a*/	0x100a0259U,
+/*025b*/	0x000a025aU,
+/*025c*/	0x100a025aU,
+/*025d*/	0x000a025bU,
+/*025e*/	0x100a025bU,
+/*025f*/	0x000a025cU,
+/*0260*/	0x0020025dU,
+/*0261*/	0x0020025eU,
+/*0262*/	0x0001025fU,
+/*0263*/	0x0802025fU,
+/*0264*/	0x1002025fU,
+/*0265*/	0x00100260U,
+/*0266*/	0x10050260U,
+/*0267*/	0x18060260U,
+/*0268*/	0x00050261U,
+/*0269*/	0x08050261U,
+/*026a*/	0x100e0261U,
+/*026b*/	0x00050262U,
+/*026c*/	0x080e0262U,
+/*026d*/	0x18050262U,
+/*026e*/	0x000e0263U,
+/*026f*/	0x10050263U,
+/*0270*/	0x18010263U,
+/*0271*/	0x00050264U,
+/*0272*/	0x08050264U,
+/*0273*/	0x100a0264U,
+/*0274*/	0x000a0265U,
+/*0275*/	0x10050265U,
+/*0276*/	0x18050265U,
+/*0277*/	0x000a0266U,
+/*0278*/	0x100a0266U,
+/*0279*/	0x00050267U,
+/*027a*/	0x08050267U,
+/*027b*/	0x100a0267U,
+/*027c*/	0x000a0268U,
+/*027d*/	0x10070268U,
+/*027e*/	0x18070268U,
+/*027f*/	0x00040269U,
+/*0280*/	0x08040269U,
+/*0281*/	0x10040269U,
+/*0282*/	0x18080269U,
+/*0283*/	0x0008026aU,
+/*0284*/	0x0804026aU,
+/*0285*/	0x1004026aU,
+/*0286*/	0x1804026aU,
+/*0287*/	0x0004026bU,
+/*0288*/	0x0805026bU,
+/*0289*/	0x1007026bU,
+/*028a*/	0x1808026bU,
+/*028b*/	0x0010026cU,
+/*028c*/	0x1008026cU,
+/*028d*/	0x0010026dU,
+/*028e*/	0x1008026dU,
+/*028f*/	0x0010026eU,
+/*0290*/	0x1008026eU,
+/*0291*/	0x1808026eU,
+/*0292*/	0x0001026fU,
+/*0293*/	0x0801026fU,
+/*0294*/	0x1006026fU,
+/*0295*/	0x1806026fU,
+/*0296*/	0x00060270U,
+/*0297*/	0x08010270U,
+/*0298*/	0x10030270U,
+/*0299*/	0x000a0271U,
+/*029a*/	0x100a0271U,
+/*029b*/	0x00040272U,
+/*029c*/	0x08010272U,
+/*029d*/	0x10040272U,
+/*029e*/	0x18070272U,
+/*029f*/	0x00070273U,
+/*02a0*/	0x08050273U,
+/*02a1*/	0x10050273U,
+/*02a2*/	0x18040273U,
+/*02a3*/	0x00010274U,
+/*02a4*/	0x08010274U,
+/*02a5*/	0x10020274U,
+/*02a6*/	0x18080274U,
+/*02a7*/	0x00200275U,
+/*02a8*/	0x00200276U,
+/*02a9*/	0x00100277U,
+/*02aa*/	0x10020277U,
+/*02ab*/	0x18010277U,
+/*02ac*/	0x00020278U,
+/*02ad*/	0x08100278U,
+/*02ae*/	0x00100279U,
+/*02af*/	0x10100279U,
+/*02b0*/	0x0008027aU,
+/*02b1*/	0x0808027aU,
+/*02b2*/	0x1008027aU,
+/*02b3*/	0x0010027bU,
+/*02b4*/	0x1010027bU,
+/*02b5*/	0x0010027cU,
+/*02b6*/	0x1008027cU,
+/*02b7*/	0x1808027cU,
+/*02b8*/	0x0008027dU,
+/*02b9*/	0x0810027dU,
+/*02ba*/	0x0010027eU,
+/*02bb*/	0x1010027eU,
+/*02bc*/	0x0008027fU,
+/*02bd*/	0x0808027fU,
+/*02be*/	0x1008027fU,
+/*02bf*/	0x1808027fU,
+/*02c0*/	0x00100280U,
+/*02c1*/	0x10100280U,
+/*02c2*/	0x00100281U,
+/*02c3*/	0x10080281U,
+/*02c4*/	0x18080281U,
+/*02c5*/	0x00080282U,
+/*02c6*/	0x08100282U,
+/*02c7*/	0x00100283U,
+/*02c8*/	0x10100283U,
+/*02c9*/	0x00080284U,
+/*02ca*/	0x08080284U,
+/*02cb*/	0x10080284U,
+/*02cc*/	0x00100285U,
+/*02cd*/	0x10100285U,
+/*02ce*/	0x00100286U,
+/*02cf*/	0x10080286U,
+/*02d0*/	0x18080286U,
+/*02d1*/	0x00080287U,
+/*02d2*/	0x08080287U,
+/*02d3*/	0x10100287U,
+/*02d4*/	0x00100288U,
+/*02d5*/	0x10100288U,
+/*02d6*/	0x00080289U,
+/*02d7*/	0x08080289U,
+/*02d8*/	0x10080289U,
+/*02d9*/	0x0010028aU,
+/*02da*/	0x1010028aU,
+/*02db*/	0x0010028bU,
+/*02dc*/	0x1008028bU,
+/*02dd*/	0x1808028bU,
+/*02de*/	0x0008028cU,
+/*02df*/	0x0810028cU,
+/*02e0*/	0x0010028dU,
+/*02e1*/	0x1010028dU,
+/*02e2*/	0x0008028eU,
+/*02e3*/	0x0808028eU,
+/*02e4*/	0x1008028eU,
+/*02e5*/	0x1808028eU,
+/*02e6*/	0x0010028fU,
+/*02e7*/	0x1010028fU,
+/*02e8*/	0x00100290U,
+/*02e9*/	0x10080290U,
+/*02ea*/	0x18080290U,
+/*02eb*/	0x00080291U,
+/*02ec*/	0x08100291U,
+/*02ed*/	0x00100292U,
+/*02ee*/	0x10100292U,
+/*02ef*/	0x00080293U,
+/*02f0*/	0x08080293U,
+/*02f1*/	0x10080293U,
+/*02f2*/	0x00100294U,
+/*02f3*/	0x10100294U,
+/*02f4*/	0x00100295U,
+/*02f5*/	0x10080295U,
+/*02f6*/	0x18080295U,
+/*02f7*/	0x00080296U,
+/*02f8*/	0x08080296U,
+/*02f9*/	0x10020296U,
+/*02fa*/	0x18030296U,
+/*02fb*/	0x000a0297U,
+/*02fc*/	0x100a0297U,
+/*02fd*/	0x000a0298U,
+/*02fe*/	0x10050298U,
+/*02ff*/	0x18040298U,
+/*0300*/	0x00080299U,
+/*0301*/	0x08080299U,
+/*0302*/	0x10060299U,
+/*0303*/	0x18060299U,
+/*0304*/	0x0011029aU,
+/*0305*/	0x1808029aU,
+/*0306*/	0x0004029bU,
+/*0307*/	0x0806029bU,
+/*0308*/	0x1006029bU,
+/*0309*/	0x1808029bU,
+/*030a*/	0x0008029cU,
+/*030b*/	0x0804029cU,
+/*030c*/	0x1008029cU,
+/*030d*/	0x1808029cU,
+/*030e*/	0x0006029dU,
+/*030f*/	0x0806029dU,
+/*0310*/	0x0011029eU,
+/*0311*/	0x1808029eU,
+/*0312*/	0x0004029fU,
+/*0313*/	0x0806029fU,
+/*0314*/	0x1006029fU,
+/*0315*/	0x1808029fU,
+/*0316*/	0x000802a0U,
+/*0317*/	0x080402a0U,
+/*0318*/	0x100802a0U,
+/*0319*/	0x180802a0U,
+/*031a*/	0x000602a1U,
+/*031b*/	0x080602a1U,
+/*031c*/	0x001102a2U,
+/*031d*/	0x180802a2U,
+/*031e*/	0x000402a3U,
+/*031f*/	0x080602a3U,
+/*0320*/	0x100602a3U,
+/*0321*/	0x180802a3U,
+/*0322*/	0x000802a4U,
+/*0323*/	0x080402a4U,
+/*0324*/	0x100402a4U,
+/*0325*/	0x180402a4U,
+/*0326*/	0x000402a5U,
+/*0327*/	0x080402a5U,
+/*0328*/	0x100402a5U,
+/*0329*/	0x180402a5U,
+/*032a*/	0x000402a6U,
+/*032b*/	0x080402a6U,
+/*032c*/	0x100402a6U,
+/*032d*/	0x180402a6U,
+/*032e*/	0x000402a7U,
+/*032f*/	0x080402a7U,
+/*0330*/	0x100402a7U,
+/*0331*/	0x180402a7U,
+/*0332*/	0x000402a8U,
+/*0333*/	0x080402a8U,
+/*0334*/	0x100402a8U,
+/*0335*/	0x180402a8U,
+/*0336*/	0x000402a9U,
+/*0337*/	0x081202a9U,
+/*0338*/	0x001102aaU,
+/*0339*/	0x001202abU,
+/*033a*/	0x002002acU,
+/*033b*/	0x002002adU,
+/*033c*/	0x002002aeU,
+/*033d*/	0x002002afU,
+/*033e*/	0x002002b0U,
+/*033f*/	0x002002b1U,
+/*0340*/	0x002002b2U,
+/*0341*/	0x002002b3U,
+/*0342*/	0x002002b4U,
+/*0343*/	0x000302b5U,
+/*0344*/	0x080502b5U,
+/*0345*/	0x100502b5U,
+/*0346*/	0x180102b5U,
+/*0347*/	0x000502b6U,
+/*0348*/	0x080502b6U,
+/*0349*/	0x100502b6U,
+/*034a*/	0x180502b6U,
+/*034b*/	0x000502b7U,
+/*034c*/	0x080502b7U,
+/*034d*/	0x100502b7U,
+/*034e*/	0x180502b7U,
+/*034f*/	0x000502b8U,
+/*0350*/	0x080502b8U,
+/*0351*/	0x100502b8U,
+/*0352*/	0x180502b8U,
+/*0353*/	0x000502b9U,
+/*0354*/	0x080502b9U,
+/*0355*/	0x100502b9U,
+/*0356*/	0x180502b9U,
+/*0357*/	0x000502baU,
+/*0358*/	0x080502baU,
+/*0359*/	0x100502baU,
+/*035a*/	0x180502baU,
+/*035b*/	0x000502bbU,
+/*035c*/	0x080502bbU,
+/*035d*/	0x100102bbU,
+/*035e*/	0x180202bbU,
+/*035f*/	0x000202bcU,
+/*0360*/	0x080202bcU,
+/*0361*/	0x100202bcU,
+/*0362*/	0x180102bcU,
+/*0363*/	0x000402bdU,
+/*0364*/	0x081002bdU,
+/*0365*/	0x002002beU,
+/*0366*/	0x001002bfU,
+/*0367*/	0x002002c0U,
+/*0368*/	0x001002c1U,
+/*0369*/	0x002002c2U,
+/*036a*/	0x000702c3U,
+/*036b*/	0x080102c3U,
+/*036c*/	0x100202c3U,
+/*036d*/	0x180602c3U,
+/*036e*/	0x000102c4U,
+/*036f*/	0x080102c4U,
+/*0370*/	0x002002c5U,
+/*0371*/	0x000302c6U,
+/*0372*/	0x002002c7U,
+/*0373*/	0x002002c8U,
+/*0374*/	0x000402c9U,
+	}
+};
diff --git a/plat/renesas/rcar/ddr/dram_sub_func.c b/plat/renesas/rcar/ddr/dram_sub_func.c
new file mode 100644
index 0000000..a16d5df
--- /dev/null
+++ b/plat/renesas/rcar/ddr/dram_sub_func.c
@@ -0,0 +1,121 @@
+/*
+ * Copyright (c) 2015-2016, Renesas Electronics Corporation
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ *   - Redistributions of source code must retain the above copyright notice,
+ *     this list of conditions and the following disclaimer.
+ *
+ *   - Redistributions in binary form must reproduce the above copyright
+ *     notice, this list of conditions and the following disclaimer in the
+ *     documentation and/or other materials provided with the distribution.
+ *
+ *   - Neither the name of Renesas nor the names of its contributors may be
+ *     used to endorse or promote products derived from this software without
+ *     specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include <mmio.h>
+#include <debug.h>
+#include "dram_sub_func.h"
+//#include "iic_dvfs.h"
+
+/* Local defines */
+#define DRAM_BACKUP_GPIO_USE	(0)
+#if DRAM_BACKUP_GPIO_USE==0
+#include "iic_dvfs.h"
+#endif
+
+#define	PMIC_SLAVE_ADDR		(0x30U)
+#define	PMIC_BKUP_MODE_CNT	(0x20U)
+#define	BIT_BKUP_CTRL_OUT	((uint8_t)(1U << 4))
+
+#define GPIO_INDT1		(0xE605100CU)
+#if DRAM_BACKUP_GPIO_USE==1
+#define	GPIO_OUTDT1		(0xE6051008U)
+#endif
+
+void dram_get_boot_status(uint32_t *status)
+{
+	uint32_t reg_data;
+
+	reg_data = mmio_read_32(GPIO_INDT1);
+	if (0 != (reg_data & (1 << 8))) {
+		*status = DRAM_BOOT_STATUS_WARM;
+	} else {
+		*status = DRAM_BOOT_STATUS_COLD;
+	}
+}
+
+int32_t dram_update_boot_status(uint32_t status)
+{
+	int32_t ret = 0;
+	uint32_t reg_data;
+#if DRAM_BACKUP_GPIO_USE==0
+	uint8_t bkup_mode_cnt = 0U;
+	int32_t i2c_dvfs_ret = -1;
+#endif
+	uint32_t loop_count;
+
+	if (status == DRAM_BOOT_STATUS_WARM) {
+
+#if DRAM_BACKUP_GPIO_USE==1
+		mmio_setbits_32(GPIO_OUTDT1, (1<<9));
+#else
+		/* Set BKUP_CRTL_OUT=High (BKUP mode cnt register) */
+		i2c_dvfs_ret = rcar_iic_dvfs_recieve(PMIC_SLAVE_ADDR,
+				PMIC_BKUP_MODE_CNT, &bkup_mode_cnt);
+		if (0 != i2c_dvfs_ret) {
+			ERROR("BKUP mode cnt READ ERROR.\n");
+			ret = DRAM_UPDATE_STATUS_ERR;
+		} else {
+			INFO("     BKUP mode cnt READ value = %d\n",
+				bkup_mode_cnt);
+			bkup_mode_cnt &= ~BIT_BKUP_CTRL_OUT;
+			i2c_dvfs_ret = rcar_iic_dvfs_send(PMIC_SLAVE_ADDR,
+					PMIC_BKUP_MODE_CNT, bkup_mode_cnt);
+			if (0 != i2c_dvfs_ret) {
+				ERROR("BKUP mode cnt WRITE ERROR. "
+					"value = %d\n", bkup_mode_cnt);
+				ret = DRAM_UPDATE_STATUS_ERR;
+			} else {
+#define BIT8 (1<<8)
+#define BIT9 (1<<9)
+				INFO("BKUP_TRG = %s, BKUP_REQB = %s\n",
+					*((volatile uint32_t*)GPIO_INDT1)
+					& BIT8 ? "1" : "0",
+					*((volatile uint32_t*)GPIO_INDT1)
+					& BIT9 ? "1" : "0");
+			}
+		}
+#endif
+		/* Wait GP1_8(BKUP_TRG)=Low */
+		loop_count = 1000;
+		while (0 < loop_count) {
+			reg_data = mmio_read_32(GPIO_INDT1);
+			if ((reg_data & (1 << 8)) == 0) {
+				break;
+			}
+			loop_count--;
+		}
+		if (0 == loop_count) {
+			ret = DRAM_UPDATE_STATUS_ERR;
+		}
+	}
+
+	return ret;
+}
diff --git a/plat/renesas/rcar/ddr/dram_sub_func.h b/plat/renesas/rcar/ddr/dram_sub_func.h
new file mode 100644
index 0000000..1171424
--- /dev/null
+++ b/plat/renesas/rcar/ddr/dram_sub_func.h
@@ -0,0 +1,43 @@
+/*
+ * Copyright (c) 2015-2016, Renesas Electronics Corporation
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ *   - Redistributions of source code must retain the above copyright notice,
+ *     this list of conditions and the following disclaimer.
+ *
+ *   - Redistributions in binary form must reproduce the above copyright
+ *     notice, this list of conditions and the following disclaimer in the
+ *     documentation and/or other materials provided with the distribution.
+ *
+ *   - Neither the name of Renesas nor the names of its contributors may be
+ *     used to endorse or promote products derived from this software without
+ *     specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#ifndef __DRAM_SUB_FUNC_H_
+#define __DRAM_SUB_FUNC_H_
+
+#define DRAM_BOOT_STATUS_COLD	(0U)
+#define DRAM_BOOT_STATUS_WARM	(1U)
+
+#define DRAM_UPDATE_STATUS_ERR	(-1)
+
+void dram_get_boot_status(uint32_t *status);
+int32_t dram_update_boot_status(uint32_t status);
+
+#endif /* __DRAM_SUB_FUNC_H_ */
diff --git a/plat/renesas/rcar/ddr/init_dram_tbl_h3.h b/plat/renesas/rcar/ddr/init_dram_tbl_h3.h
new file mode 100644
index 0000000..080a364
--- /dev/null
+++ b/plat/renesas/rcar/ddr/init_dram_tbl_h3.h
@@ -0,0 +1,466 @@
+/*
+ * Copyright (c) 2015-2016, Renesas Electronics Corporation
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ *   - Redistributions of source code must retain the above copyright notice,
+ *     this list of conditions and the following disclaimer.
+ *
+ *   - Redistributions in binary form must reproduce the above copyright
+ *     notice, this list of conditions and the following disclaimer in the
+ *     documentation and/or other materials provided with the distribution.
+ *
+ *   - Neither the name of Renesas nor the names of its contributors may be
+ *     used to endorse or promote products derived from this software without
+ *     specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#define DDR_PHY_SLICE_REGSET_OFS_H3  0x0400
+#define DDR_PHY_ADR_V_REGSET_OFS_H3  0x0600
+#define DDR_PHY_ADR_I_REGSET_OFS_H3  0x0680
+#define DDR_PHY_ADR_G_REGSET_OFS_H3  0x0700
+#define DDR_PI_REGSET_OFS_H3         0x0200
+
+#define DDR_PHY_SLICE_REGSET_SIZE_H3 0x80
+#define DDR_PHY_ADR_V_REGSET_SIZE_H3 0x80
+#define DDR_PHY_ADR_I_REGSET_SIZE_H3 0x80
+#define DDR_PHY_ADR_G_REGSET_SIZE_H3 0x80
+#define DDR_PI_REGSET_SIZE_H3        0x100
+
+#define DDR_PHY_SLICE_REGSET_NUM_H3  88
+#define DDR_PHY_ADR_V_REGSET_NUM_H3  37
+#define DDR_PHY_ADR_I_REGSET_NUM_H3  37
+#define DDR_PHY_ADR_G_REGSET_NUM_H3  59
+#define DDR_PI_REGSET_NUM_H3         181
+
+static const uint32_t DDR_PHY_SLICE_REGSET_H3[DDR_PHY_SLICE_REGSET_NUM_H3] = {
+/*0400*/	0x000004f0,
+/*0401*/	0x00000000,
+/*0402*/	0x00000000,
+/*0403*/	0x00000100,
+/*0404*/	0x01003c0c,
+/*0405*/	0x02003c0c,
+/*0406*/	0x00010300,
+/*0407*/	0x04000100,
+/*0408*/	0x00000300,
+/*0409*/	0x000700c0,
+/*040a*/	0x00cc0201,
+/*040b*/	0x00000066,
+/*040c*/	0x00000000,
+/*040d*/	0x00000000,
+/*040e*/	0x00000000,
+/*040f*/	0x00000000,
+/*0410*/	0x00000000,
+/*0411*/	0x00000000,
+/*0412*/	0x00000000,
+/*0413*/	0x09000000,
+/*0414*/	0x04080000,
+/*0415*/	0x04080400,
+/*0416*/	0x00000000,
+/*0417*/	0x32103210,
+/*0418*/	0x00400708,
+/*0419*/	0x0001000c,
+/*041a*/	0x00000100,
+/*041b*/	0x55aa55aa,
+/*041c*/	0x33cc33cc,
+/*041d*/	0x0ff00ff0,
+/*041e*/	0x0f0ff0f0,
+/*041f*/	0x00008e38,
+/*0420*/	0x76543210,
+/*0421*/	0x00000001,
+/*0422*/	0x00000000,
+/*0423*/	0x00000000,
+/*0424*/	0x00000000,
+/*0425*/	0x00000000,
+/*0426*/	0x00000000,
+/*0427*/	0x00000000,
+/*0428*/	0x00000000,
+/*0429*/	0x00000000,
+/*042a*/	0x00000000,
+/*042b*/	0x00000000,
+/*042c*/	0x00000000,
+/*042d*/	0x00000000,
+/*042e*/	0x00000000,
+/*042f*/	0x00000000,
+/*0430*/	0x00000000,
+/*0431*/	0x00000000,
+/*0432*/	0x00000000,
+/*0433*/	0x00200000,
+/*0434*/	0x08200820,
+/*0435*/	0x08200820,
+/*0436*/	0x08200820,
+/*0437*/	0x08200820,
+/*0438*/	0x08200820,
+/*0439*/	0x00000820,
+/*043a*/	0x03000300,
+/*043b*/	0x03000300,
+/*043c*/	0x03000300,
+/*043d*/	0x03000300,
+/*043e*/	0x00000300,
+/*043f*/	0x00000000,
+/*0440*/	0x00000000,
+/*0441*/	0x00000000,
+/*0442*/	0x00000000,
+/*0443*/	0x00a000a0,
+/*0444*/	0x00a000a0,
+/*0445*/	0x00a000a0,
+/*0446*/	0x00a000a0,
+/*0447*/	0x00a000a0,
+/*0448*/	0x00a000a0,
+/*0449*/	0x00a000a0,
+/*044a*/	0x00a000a0,
+/*044b*/	0x00a000a0,
+/*044c*/	0x01040109,
+/*044d*/	0x00000200,
+/*044e*/	0x01000000,
+/*044f*/	0x00000200,
+/*0450*/	0x4141a141,
+/*0451*/	0xc00141a0,
+/*0452*/	0x0e0000c0,
+/*0453*/	0x0010000c,
+/*0454*/	0x0c064208,
+/*0455*/	0x000f0c18,
+/*0456*/	0x01000140,
+/*0457*/	0x00000c20
+};
+
+static const uint32_t DDR_PHY_ADR_V_REGSET_H3[DDR_PHY_ADR_V_REGSET_NUM_H3] = {
+/*0600*/	0x00000000,
+/*0601*/	0x00000000,
+/*0602*/	0x00000000,
+/*0603*/	0x00000000,
+/*0604*/	0x00000000,
+/*0605*/	0x00000000,
+/*0606*/	0x00000002,
+/*0607*/	0x00000000,
+/*0608*/	0x00000000,
+/*0609*/	0x00000000,
+/*060a*/	0x00400320,
+/*060b*/	0x00000040,
+/*060c*/	0x00dcba98,
+/*060d*/	0x00000000,
+/*060e*/	0x00dcba98,
+/*060f*/	0x01000000,
+/*0610*/	0x00020003,
+/*0611*/	0x00000000,
+/*0612*/	0x00000000,
+/*0613*/	0x00000000,
+/*0614*/	0x00002a01,
+/*0615*/	0x00000015,
+/*0616*/	0x00000015,
+/*0617*/	0x0000002a,
+/*0618*/	0x00000033,
+/*0619*/	0x0000000c,
+/*061a*/	0x0000000c,
+/*061b*/	0x00000033,
+/*061c*/	0x00418820,
+/*061d*/	0x003f0000,
+/*061e*/	0x0000003f,
+/*061f*/	0x0002006e,
+/*0620*/	0x02000200,
+/*0621*/	0x02000200,
+/*0622*/	0x00000200,
+/*0623*/	0x42080010,
+/*0624*/	0x00000003
+};
+
+static const uint32_t DDR_PHY_ADR_I_REGSET_H3[DDR_PHY_ADR_I_REGSET_NUM_H3] = {
+/*0680*/	0x04040404,
+/*0681*/	0x00000404,
+/*0682*/	0x00000000,
+/*0683*/	0x00000000,
+/*0684*/	0x00000000,
+/*0685*/	0x00000000,
+/*0686*/	0x00000002,
+/*0687*/	0x00000000,
+/*0688*/	0x00000000,
+/*0689*/	0x00000000,
+/*068a*/	0x00400320,
+/*068b*/	0x00000040,
+/*068c*/	0x00000000,
+/*068d*/	0x00000000,
+/*068e*/	0x00000000,
+/*068f*/	0x01000000,
+/*0690*/	0x00020003,
+/*0691*/	0x00000000,
+/*0692*/	0x00000000,
+/*0693*/	0x00000000,
+/*0694*/	0x00002a01,
+/*0695*/	0x00000015,
+/*0696*/	0x00000015,
+/*0697*/	0x0000002a,
+/*0698*/	0x00000033,
+/*0699*/	0x0000000c,
+/*069a*/	0x0000000c,
+/*069b*/	0x00000033,
+/*069c*/	0x00000000,
+/*069d*/	0x00000000,
+/*069e*/	0x00000000,
+/*069f*/	0x0002006e,
+/*06a0*/	0x02000200,
+/*06a1*/	0x02000200,
+/*06a2*/	0x00000200,
+/*06a3*/	0x42080010,
+/*06a4*/	0x00000003
+};
+
+static const uint32_t DDR_PHY_ADR_G_REGSET_H3[DDR_PHY_ADR_G_REGSET_NUM_H3] = {
+/*0700*/	0x00000001,
+/*0701*/	0x00000000,
+/*0702*/	0x00000005,
+/*0703*/	0x04000f00,
+/*0704*/	0x00020080,
+/*0705*/	0x00020055,
+/*0706*/	0x00000000,
+/*0707*/	0x00000000,
+/*0708*/	0x00000000,
+/*0709*/	0x00000050,
+/*070a*/	0x00000000,
+/*070b*/	0x01010100,
+/*070c*/	0x00000200,
+/*070d*/	0x00001102,
+/*070e*/	0x00000000,
+/*070f*/	0x000f1f00,
+/*0710*/	0x0f1f0f1f,
+/*0711*/	0x0f1f0f1f,
+/*0712*/	0x00020003,
+/*0713*/	0x02000200,
+/*0714*/	0x00000200,
+/*0715*/	0x00001102,
+/*0716*/	0x00000064,
+/*0717*/	0x00000000,
+/*0718*/	0x00000000,
+/*0719*/	0x00000502,
+/*071a*/	0x027f6e00,
+/*071b*/	0x007f007f,
+/*071c*/	0x00007f3c,
+/*071d*/	0x00047f6e,
+/*071e*/	0x0003154f,
+/*071f*/	0x0001154f,
+/*0720*/	0x0001154f,
+/*0721*/	0x0001154f,
+/*0722*/	0x0001154f,
+/*0723*/	0x00003fee,
+/*0724*/	0x0001154f,
+/*0725*/	0x00003fee,
+/*0726*/	0x0001154f,
+/*0727*/	0x00007f3c,
+/*0728*/	0x0001154f,
+/*0729*/	0x00000000,
+/*072a*/	0x00000000,
+/*072b*/	0x00000000,
+/*072c*/	0x65000000,
+/*072d*/	0x00000000,
+/*072e*/	0x00000000,
+/*072f*/	0x0000061f,
+/*0730*/	0x00000000,
+/*0731*/	0x00000000,
+/*0732*/	0x00000000,
+/*0733*/	0x00000000,
+/*0734*/	0x00000000,
+/*0735*/	0x00000000,
+/*0736*/	0x00000000,
+/*0737*/	0x00000000,
+/*0738*/	0x00000000,
+/*0739*/	0x00000000,
+/*073a*/	0x00000000
+};
+
+static const uint32_t DDR_PI_REGSET_H3[DDR_PI_REGSET_NUM_H3] = {
+/*0200*/	0x00000b00,
+/*0201*/	0x00000100,
+/*0202*/	0x00000000,
+/*0203*/	0x0000ffff,
+/*0204*/	0x00000000,
+/*0205*/	0x0000ffff,
+/*0206*/	0x00000000,
+/*0207*/	0x304cffff,
+/*0208*/	0x00000200,
+/*0209*/	0x00000200,
+/*020a*/	0x00000200,
+/*020b*/	0x00000200,
+/*020c*/	0x0000304c,
+/*020d*/	0x00000200,
+/*020e*/	0x00000200,
+/*020f*/	0x00000200,
+/*0210*/	0x00000200,
+/*0211*/	0x0000304c,
+/*0212*/	0x00000200,
+/*0213*/	0x00000200,
+/*0214*/	0x00000200,
+/*0215*/	0x00000200,
+/*0216*/	0x00010000,
+/*0217*/	0x00000003,
+/*0218*/	0x01000001,
+/*0219*/	0x00000000,
+/*021a*/	0x00000000,
+/*021b*/	0x00000000,
+/*021c*/	0x00000000,
+/*021d*/	0x00000000,
+/*021e*/	0x00000000,
+/*021f*/	0x00000000,
+/*0220*/	0x00000000,
+/*0221*/	0x00000000,
+/*0222*/	0x00000000,
+/*0223*/	0x00000000,
+/*0224*/	0x00000000,
+/*0225*/	0x00000000,
+/*0226*/	0x00000000,
+/*0227*/	0x00000000,
+/*0228*/	0x00000000,
+/*0229*/	0x0f000101,
+/*022a*/	0x08492d25,
+/*022b*/	0x500e0c04,
+/*022c*/	0x0002500e,
+/*022d*/	0x00460003,
+/*022e*/	0x182600cf,
+/*022f*/	0x182600cf,
+/*0230*/	0x00000005,
+/*0231*/	0x00000000,
+/*0232*/	0x00000000,
+/*0233*/	0x00000000,
+/*0234*/	0x00000000,
+/*0235*/	0x00000000,
+/*0236*/	0x00000000,
+/*0237*/	0x00000000,
+/*0238*/	0x01000000,
+/*0239*/	0x00040404,
+/*023a*/	0x01280a00,
+/*023b*/	0x00000000,
+/*023c*/	0x000f0000,
+/*023d*/	0x00001803,
+/*023e*/	0x00000000,
+/*023f*/	0x00000000,
+/*0240*/	0x00060002,
+/*0241*/	0x00010001,
+/*0242*/	0x01000101,
+/*0243*/	0x04020201,
+/*0244*/	0x00080804,
+/*0245*/	0x00000000,
+/*0246*/	0x08030000,
+/*0247*/	0x15150408,
+/*0248*/	0x00000000,
+/*0249*/	0x00000000,
+/*024a*/	0x00000000,
+/*024b*/	0x001e0f0f,
+/*024c*/	0x00000000,
+/*024d*/	0x01000300,
+/*024e*/	0x00000000,
+/*024f*/	0x00000000,
+/*0250*/	0x01000000,
+/*0251*/	0x00010101,
+/*0252*/	0x000e0e0e,
+/*0253*/	0x000c0c0c,
+/*0254*/	0x02060601,
+/*0255*/	0x00000000,
+/*0256*/	0x00000003,
+/*0257*/	0x00181703,
+/*0258*/	0x00280006,
+/*0259*/	0x00280016,
+/*025a*/	0x00000016,
+/*025b*/	0x00000000,
+/*025c*/	0x00000000,
+/*025d*/	0x00000000,
+/*025e*/	0x140a0000,
+/*025f*/	0x0005010a,
+/*0260*/	0x03018d03,
+/*0261*/	0x000a018d,
+/*0262*/	0x00060100,
+/*0263*/	0x01000006,
+/*0264*/	0x018e018e,
+/*0265*/	0x018e0100,
+/*0266*/	0x1111018e,
+/*0267*/	0x10010204,
+/*0268*/	0x09090650,
+/*0269*/	0x20110202,
+/*026a*/	0x00201000,
+/*026b*/	0x00201000,
+/*026c*/	0x04041000,
+/*026d*/	0x18020100,
+/*026e*/	0x00010018,
+/*026f*/	0x004b004a,
+/*0270*/	0x110f0000,
+/*0271*/	0x01020211,
+/*0272*/	0x34000000,
+/*0273*/	0x00000000,
+/*0274*/	0x00000000,
+/*0275*/	0x00000000,
+/*0276*/	0x312ed400,
+/*0277*/	0xd4111132,
+/*0278*/	0x1132312e,
+/*0279*/	0x312ed411,
+/*027a*/	0x00111132,
+/*027b*/	0x32312ed4,
+/*027c*/	0x2ed41111,
+/*027d*/	0x11113231,
+/*027e*/	0x32312ed4,
+/*027f*/	0xd4001111,
+/*0280*/	0x1132312e,
+/*0281*/	0x312ed411,
+/*0282*/	0xd4111132,
+/*0283*/	0x1132312e,
+/*0284*/	0x2ed40011,
+/*0285*/	0x11113231,
+/*0286*/	0x32312ed4,
+/*0287*/	0x2ed41111,
+/*0288*/	0x11113231,
+/*0289*/	0x00020000,
+/*028a*/	0x018d018d,
+/*028b*/	0x0c08018d,
+/*028c*/	0x1f121d22,
+/*028d*/	0x4301b344,
+/*028e*/	0x10172006,
+/*028f*/	0x121d220c,
+/*0290*/	0x01b3441f,
+/*0291*/	0x17200643,
+/*0292*/	0x1d220c10,
+/*0293*/	0x00001f12,
+/*0294*/	0x4301b344,
+/*0295*/	0x10172006,
+/*0296*/	0x00020002,
+/*0297*/	0x00020002,
+/*0298*/	0x00020002,
+/*0299*/	0x00020002,
+/*029a*/	0x00020002,
+/*029b*/	0x00000000,
+/*029c*/	0x00000000,
+/*029d*/	0x00000000,
+/*029e*/	0x00000000,
+/*029f*/	0x00000000,
+/*02a0*/	0x00000000,
+/*02a1*/	0x00000000,
+/*02a2*/	0x00000000,
+/*02a3*/	0x00000000,
+/*02a4*/	0x00000000,
+/*02a5*/	0x00000000,
+/*02a6*/	0x00000000,
+/*02a7*/	0x01000400,
+/*02a8*/	0x00304c00,
+/*02a9*/	0x0001e2f8,
+/*02aa*/	0x0000304c,
+/*02ab*/	0x0001e2f8,
+/*02ac*/	0x0000304c,
+/*02ad*/	0x0001e2f8,
+/*02ae*/	0x08000000,
+/*02af*/	0x00000100,
+/*02b0*/	0x00000000,
+/*02b1*/	0x00000000,
+/*02b2*/	0x00000000,
+/*02b3*/	0x00000000,
+/*02b4*/	0x00000002
+};
+
diff --git a/plat/renesas/rcar/ddr/init_dram_tbl_m3.h b/plat/renesas/rcar/ddr/init_dram_tbl_m3.h
new file mode 100644
index 0000000..bbbbbfc
--- /dev/null
+++ b/plat/renesas/rcar/ddr/init_dram_tbl_m3.h
@@ -0,0 +1,493 @@
+/*
+ * Copyright (c) 2015-2016, Renesas Electronics Corporation
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ *   - Redistributions of source code must retain the above copyright notice,
+ *     this list of conditions and the following disclaimer.
+ *
+ *   - Redistributions in binary form must reproduce the above copyright
+ *     notice, this list of conditions and the following disclaimer in the
+ *     documentation and/or other materials provided with the distribution.
+ *
+ *   - Neither the name of Renesas nor the names of its contributors may be
+ *     used to endorse or promote products derived from this software without
+ *     specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#define DDR_PHY_SLICE_REGSET_OFS_M3  0x0800
+#define DDR_PHY_ADR_V_REGSET_OFS_M3  0x0a00
+#define DDR_PHY_ADR_I_REGSET_OFS_M3  0x0a80
+#define DDR_PHY_ADR_G_REGSET_OFS_M3  0x0b80
+#define DDR_PI_REGSET_OFS_M3         0x0200
+
+#define DDR_PHY_SLICE_REGSET_SIZE_M3 0x80
+#define DDR_PHY_ADR_V_REGSET_SIZE_M3 0x80
+#define DDR_PHY_ADR_I_REGSET_SIZE_M3 0x80
+#define DDR_PHY_ADR_G_REGSET_SIZE_M3 0x80
+#define DDR_PI_REGSET_SIZE_M3        0x100
+
+#define DDR_PHY_SLICE_REGSET_NUM_M3  89
+#define DDR_PHY_ADR_V_REGSET_NUM_M3  37
+#define DDR_PHY_ADR_I_REGSET_NUM_M3  37
+#define DDR_PHY_ADR_G_REGSET_NUM_M3  64
+#define DDR_PI_REGSET_NUM_M3         202
+
+static const uint32_t DDR_PHY_SLICE_REGSET_M3[DDR_PHY_SLICE_REGSET_NUM_M3] = {
+/*0800*/	0x76543210,
+/*0801*/	0x0004f008,
+/*0802*/	0x00000000,
+/*0803*/	0x00000000,
+/*0804*/	0x00010000,
+/*0805*/	0x016e6e0e,
+/*0806*/	0x026e6e0e,
+/*0807*/	0x00010300,
+/*0808*/	0x04000100,
+/*0809*/	0x00000300,
+/*080a*/	0x001700c0,
+/*080b*/	0x00cc0201,
+/*080c*/	0x00000066,
+/*080d*/	0x00000000,
+/*080e*/	0x00000000,
+/*080f*/	0x00000000,
+/*0810*/	0x00000000,
+/*0811*/	0x00000000,
+/*0812*/	0x00000000,
+/*0813*/	0x00000000,
+/*0814*/	0x09000000,
+/*0815*/	0x04080000,
+/*0816*/	0x04080400,
+/*0817*/	0x00000000,
+/*0818*/	0x32103210,
+/*0819*/	0x00400708,
+/*081a*/	0x0001000c,
+/*081b*/	0x00000100,
+/*081c*/	0x55aa55aa,
+/*081d*/	0x33cc33cc,
+/*081e*/	0x0ff00ff0,
+/*081f*/	0x0f0ff0f0,
+/*0820*/	0x00018e38,
+/*0821*/	0x00000000,
+/*0822*/	0x00000000,
+/*0823*/	0x00000000,
+/*0824*/	0x00000000,
+/*0825*/	0x00000000,
+/*0826*/	0x00000000,
+/*0827*/	0x00000000,
+/*0828*/	0x00000000,
+/*0829*/	0x00000000,
+/*082a*/	0x00000000,
+/*082b*/	0x00000000,
+/*082c*/	0x00000000,
+/*082d*/	0x00000000,
+/*082e*/	0x00000000,
+/*082f*/	0x00000000,
+/*0830*/	0x00000000,
+/*0831*/	0x00000000,
+/*0832*/	0x00000000,
+/*0833*/	0x00200000,
+/*0834*/	0x08200820,
+/*0835*/	0x08200820,
+/*0836*/	0x08200820,
+/*0837*/	0x08200820,
+/*0838*/	0x08200820,
+/*0839*/	0x00000820,
+/*083a*/	0x03000300,
+/*083b*/	0x03000300,
+/*083c*/	0x03000300,
+/*083d*/	0x03000300,
+/*083e*/	0x00000300,
+/*083f*/	0x00000000,
+/*0840*/	0x00000000,
+/*0841*/	0x00000000,
+/*0842*/	0x00000000,
+/*0843*/	0x00a00000,
+/*0844*/	0x00a000a0,
+/*0845*/	0x00a000a0,
+/*0846*/	0x00a000a0,
+/*0847*/	0x00a000a0,
+/*0848*/	0x00a000a0,
+/*0849*/	0x00a000a0,
+/*084a*/	0x00a000a0,
+/*084b*/	0x00a000a0,
+/*084c*/	0x010900a0,
+/*084d*/	0x02000104,
+/*084e*/	0x00000000,
+/*084f*/	0x00010000,
+/*0850*/	0x00000200,
+/*0851*/	0x4141a141,
+/*0852*/	0xc00141a0,
+/*0853*/	0x0e0000c0,
+/*0854*/	0x0010000c,
+/*0855*/	0x0c064208,
+/*0856*/	0x000f0c18,
+/*0857*/	0x01000140,
+/*0858*/	0x00000c20
+};
+
+static const uint32_t DDR_PHY_ADR_V_REGSET_M3[DDR_PHY_ADR_V_REGSET_NUM_M3] = {
+/*0a00*/	0x00000000,
+/*0a01*/	0x00000000,
+/*0a02*/	0x00000000,
+/*0a03*/	0x00000000,
+/*0a04*/	0x00000000,
+/*0a05*/	0x00000000,
+/*0a06*/	0x00000002,
+/*0a07*/	0x00000000,
+/*0a08*/	0x00000000,
+/*0a09*/	0x00000000,
+/*0a0a*/	0x00400320,
+/*0a0b*/	0x00000040,
+/*0a0c*/	0x00dcba98,
+/*0a0d*/	0x00000000,
+/*0a0e*/	0x00dcba98,
+/*0a0f*/	0x01000000,
+/*0a10*/	0x00020003,
+/*0a11*/	0x00000000,
+/*0a12*/	0x00000000,
+/*0a13*/	0x00000000,
+/*0a14*/	0x0000002a,
+/*0a15*/	0x00000015,
+/*0a16*/	0x00000015,
+/*0a17*/	0x0000002a,
+/*0a18*/	0x00000033,
+/*0a19*/	0x0000000c,
+/*0a1a*/	0x0000000c,
+/*0a1b*/	0x00000033,
+/*0a1c*/	0x0a418820,
+/*0a1d*/	0x003f0000,
+/*0a1e*/	0x0000003f,
+/*0a1f*/	0x0002c06e,
+/*0a20*/	0x02c002c0,
+/*0a21*/	0x02c002c0,
+/*0a22*/	0x000002c0,
+/*0a23*/	0x42080010,
+/*0a24*/	0x00000003
+};
+
+static const uint32_t DDR_PHY_ADR_I_REGSET_M3[DDR_PHY_ADR_I_REGSET_NUM_M3] = {
+/*0a80*/	0x04040404,
+/*0a81*/	0x00000404,
+/*0a82*/	0x00000000,
+/*0a83*/	0x00000000,
+/*0a84*/	0x00000000,
+/*0a85*/	0x00000000,
+/*0a86*/	0x00000002,
+/*0a87*/	0x00000000,
+/*0a88*/	0x00000000,
+/*0a89*/	0x00000000,
+/*0a8a*/	0x00400320,
+/*0a8b*/	0x00000040,
+/*0a8c*/	0x00000000,
+/*0a8d*/	0x00000000,
+/*0a8e*/	0x00000000,
+/*0a8f*/	0x01000000,
+/*0a90*/	0x00020003,
+/*0a91*/	0x00000000,
+/*0a92*/	0x00000000,
+/*0a93*/	0x00000000,
+/*0a94*/	0x0000002a,
+/*0a95*/	0x00000015,
+/*0a96*/	0x00000015,
+/*0a97*/	0x0000002a,
+/*0a98*/	0x00000033,
+/*0a99*/	0x0000000c,
+/*0a9a*/	0x0000000c,
+/*0a9b*/	0x00000033,
+/*0a9c*/	0x00000000,
+/*0a9d*/	0x00000000,
+/*0a9e*/	0x00000000,
+/*0a9f*/	0x0002c06e,
+/*0aa0*/	0x02c002c0,
+/*0aa1*/	0x02c002c0,
+/*0aa2*/	0x000002c0,
+/*0aa3*/	0x42080010,
+/*0aa4*/	0x00000003
+};
+
+static const uint32_t DDR_PHY_ADR_G_REGSET_M3[DDR_PHY_ADR_G_REGSET_NUM_M3] = {
+/*0b80*/	0x00000001,
+/*0b81*/	0x00000000,
+/*0b82*/	0x00000005,
+/*0b83*/	0x04000f00,
+/*0b84*/	0x00020080,
+/*0b85*/	0x00020055,
+/*0b86*/	0x00000000,
+/*0b87*/	0x00000000,
+/*0b88*/	0x00000000,
+/*0b89*/	0x00000050,
+/*0b8a*/	0x00000000,
+/*0b8b*/	0x01010100,
+/*0b8c*/	0x00000600,
+/*0b8d*/	0x50640000,
+/*0b8e*/	0x01421142,
+/*0b8f*/	0x00000142,
+/*0b90*/	0x00000000,
+/*0b91*/	0x000f1900,
+/*0b92*/	0x0f190f19,
+/*0b93*/	0x0f190f19,
+/*0b94*/	0x00000003,
+/*0b95*/	0x0002c000,
+/*0b96*/	0x02c002c0,
+/*0b97*/	0x000002c0,
+/*0b98*/	0x0b421b42,
+/*0b99*/	0x00000b42,
+/*0b9a*/	0x00000000,
+/*0b9b*/	0x00000000,
+/*0b9c*/	0x05020000,
+/*0b9d*/	0x00000000,
+/*0b9e*/	0x00027f6e,
+/*0b9f*/	0x047f027f,
+/*0ba0*/	0x00027f6e,
+/*0ba1*/	0x00047f6e,
+/*0ba2*/	0x0003554f,
+/*0ba3*/	0x0001554f,
+/*0ba4*/	0x0001554f,
+/*0ba5*/	0x0001554f,
+/*0ba6*/	0x0001554f,
+/*0ba7*/	0x00003fee,
+/*0ba8*/	0x0001554f,
+/*0ba9*/	0x00003fee,
+/*0baa*/	0x0001554f,
+/*0bab*/	0x00027f6e,
+/*0bac*/	0x0001554f,
+/*0bad*/	0x00000000,
+/*0bae*/	0x00000000,
+/*0baf*/	0x00000000,
+/*0bb0*/	0x65000000,
+/*0bb1*/	0x00000000,
+/*0bb2*/	0x00000000,
+/*0bb3*/	0x0000061f,
+/*0bb4*/	0x00000000,
+/*0bb5*/	0x00000000,
+/*0bb6*/	0x00000000,
+/*0bb7*/	0x00000000,
+/*0bb8*/	0x00000000,
+/*0bb9*/	0x00000000,
+/*0bba*/	0x00000000,
+/*0bbb*/	0x00000000,
+/*0bbc*/	0x06e40000,
+/*0bbd*/	0x00000000,
+/*0bbe*/	0x00000000,
+/*0bbf*/	0x00020000
+};
+
+static const uint32_t DDR_PI_REGSET_M3[DDR_PI_REGSET_NUM_M3] = {
+/*0200*/	0x00000b00,
+/*0201*/	0x00000100,
+/*0202*/	0x00000000,
+/*0203*/	0x0000ffff,
+/*0204*/	0x00000000,
+/*0205*/	0x0000ffff,
+/*0206*/	0x00000000,
+/*0207*/	0x304cffff,
+/*0208*/	0x00000200,
+/*0209*/	0x00000200,
+/*020a*/	0x00000200,
+/*020b*/	0x00000200,
+/*020c*/	0x0000304c,
+/*020d*/	0x00000200,
+/*020e*/	0x00000200,
+/*020f*/	0x00000200,
+/*0210*/	0x00000200,
+/*0211*/	0x0000304c,
+/*0212*/	0x00000200,
+/*0213*/	0x00000200,
+/*0214*/	0x00000200,
+/*0215*/	0x00000200,
+/*0216*/	0x00010000,
+/*0217*/	0x00000003,
+/*0218*/	0x01000001,
+/*0219*/	0x00000000,
+/*021a*/	0x00000000,
+/*021b*/	0x00000000,
+/*021c*/	0x00000000,
+/*021d*/	0x00000000,
+/*021e*/	0x00000000,
+/*021f*/	0x00000000,
+/*0220*/	0x00000000,
+/*0221*/	0x00000000,
+/*0222*/	0x00000000,
+/*0223*/	0x00000000,
+/*0224*/	0x00000000,
+/*0225*/	0x00000000,
+/*0226*/	0x00000000,
+/*0227*/	0x00000000,
+/*0228*/	0x00000000,
+/*0229*/	0x0f000101,
+/*022a*/	0x08492d25,
+/*022b*/	0x0e0c0004,
+/*022c*/	0x000e5000,
+/*022d*/	0x00000250,
+/*022e*/	0x00460003,
+/*022f*/	0x182600cf,
+/*0230*/	0x182600cf,
+/*0231*/	0x00000005,
+/*0232*/	0x00000000,
+/*0233*/	0x00000000,
+/*0234*/	0x00000000,
+/*0235*/	0x00000000,
+/*0236*/	0x00000000,
+/*0237*/	0x00000000,
+/*0238*/	0x00000000,
+/*0239*/	0x01000000,
+/*023a*/	0x00040404,
+/*023b*/	0x01280a00,
+/*023c*/	0x00000000,
+/*023d*/	0x000f0000,
+/*023e*/	0x00001803,
+/*023f*/	0x00000000,
+/*0240*/	0x00000000,
+/*0241*/	0x00060002,
+/*0242*/	0x00010001,
+/*0243*/	0x01000101,
+/*0244*/	0x04020201,
+/*0245*/	0x00080804,
+/*0246*/	0x00000000,
+/*0247*/	0x08030000,
+/*0248*/	0x15150408,
+/*0249*/	0x00000000,
+/*024a*/	0x00000000,
+/*024b*/	0x00000000,
+/*024c*/	0x000f0f00,
+/*024d*/	0x0000001e,
+/*024e*/	0x00000000,
+/*024f*/	0x01000300,
+/*0250*/	0x00000000,
+/*0251*/	0x00000000,
+/*0252*/	0x01000000,
+/*0253*/	0x00010101,
+/*0254*/	0x000e0e0e,
+/*0255*/	0x000c0c0c,
+/*0256*/	0x02060601,
+/*0257*/	0x00000000,
+/*0258*/	0x00000003,
+/*0259*/	0x00181703,
+/*025a*/	0x00280006,
+/*025b*/	0x00280016,
+/*025c*/	0x00000016,
+/*025d*/	0x00000000,
+/*025e*/	0x00000000,
+/*025f*/	0x00000000,
+/*0260*/	0x140a0000,
+/*0261*/	0x0005010a,
+/*0262*/	0x03018d03,
+/*0263*/	0x000a018d,
+/*0264*/	0x00060100,
+/*0265*/	0x01000006,
+/*0266*/	0x018e018e,
+/*0267*/	0x018e0100,
+/*0268*/	0x1111018e,
+/*0269*/	0x10010204,
+/*026a*/	0x09090650,
+/*026b*/	0x20110202,
+/*026c*/	0x00201000,
+/*026d*/	0x00201000,
+/*026e*/	0x04041000,
+/*026f*/	0x18020100,
+/*0270*/	0x00010018,
+/*0271*/	0x004b004a,
+/*0272*/	0x110f0000,
+/*0273*/	0x01020211,
+/*0274*/	0x34000000,
+/*0275*/	0x00000000,
+/*0276*/	0x00000000,
+/*0277*/	0x00000000,
+/*0278*/	0x0000d400,
+/*0279*/	0x0031002e,
+/*027a*/	0x00111136,
+/*027b*/	0x002e00d4,
+/*027c*/	0x11360031,
+/*027d*/	0x0000d411,
+/*027e*/	0x0031002e,
+/*027f*/	0x00111136,
+/*0280*/	0x002e00d4,
+/*0281*/	0x11360031,
+/*0282*/	0x0000d411,
+/*0283*/	0x0031002e,
+/*0284*/	0x00111136,
+/*0285*/	0x002e00d4,
+/*0286*/	0x11360031,
+/*0287*/	0x00d40011,
+/*0288*/	0x0031002e,
+/*0289*/	0x00111136,
+/*028a*/	0x002e00d4,
+/*028b*/	0x11360031,
+/*028c*/	0x0000d411,
+/*028d*/	0x0031002e,
+/*028e*/	0x00111136,
+/*028f*/	0x002e00d4,
+/*0290*/	0x11360031,
+/*0291*/	0x0000d411,
+/*0292*/	0x0031002e,
+/*0293*/	0x00111136,
+/*0294*/	0x002e00d4,
+/*0295*/	0x11360031,
+/*0296*/	0x02000011,
+/*0297*/	0x018d018d,
+/*0298*/	0x0c08018d,
+/*0299*/	0x1f121d22,
+/*029a*/	0x4301b344,
+/*029b*/	0x10172006,
+/*029c*/	0x1d220c10,
+/*029d*/	0x00001f12,
+/*029e*/	0x4301b344,
+/*029f*/	0x10172006,
+/*02a0*/	0x1d220c10,
+/*02a1*/	0x00001f12,
+/*02a2*/	0x4301b344,
+/*02a3*/	0x10172006,
+/*02a4*/	0x02000210,
+/*02a5*/	0x02000200,
+/*02a6*/	0x02000200,
+/*02a7*/	0x02000200,
+/*02a8*/	0x02000200,
+/*02a9*/	0x00000000,
+/*02aa*/	0x00000000,
+/*02ab*/	0x00000000,
+/*02ac*/	0x00000000,
+/*02ad*/	0x00000000,
+/*02ae*/	0x00000000,
+/*02af*/	0x00000000,
+/*02b0*/	0x00000000,
+/*02b1*/	0x00000000,
+/*02b2*/	0x00000000,
+/*02b3*/	0x00000000,
+/*02b4*/	0x00000000,
+/*02b5*/	0x00000400,
+/*02b6*/	0x15141312,
+/*02b7*/	0x11100f0e,
+/*02b8*/	0x080b0c0d,
+/*02b9*/	0x05040a09,
+/*02ba*/	0x01000706,
+/*02bb*/	0x00000302,
+/*02bc*/	0x01030201,
+/*02bd*/	0x00304c00,
+/*02be*/	0x0001e2f8,
+/*02bf*/	0x0000304c,
+/*02c0*/	0x0001e2f8,
+/*02c1*/	0x0000304c,
+/*02c2*/	0x0001e2f8,
+/*02c3*/	0x08000000,
+/*02c4*/	0x00000100,
+/*02c5*/	0x00000000,
+/*02c6*/	0x00000000,
+/*02c7*/	0x00000000,
+/*02c8*/	0x00000000,
+/*02c9*/	0x00000002
+};
+
-- 
1.9.1

