#ifndef __XV6_NETSTACK_e1000_H__
#define __XV6_NETSTACK_e1000_H__

#include "types.h"
#include "nic.h"
#include "pci.h"

 #define E1000_VENDOR 0x8086
 #define E1000_DEVICE 0x100E

 #define E1000_RBD_SLOTS			128
 #define E1000_TBD_SLOTS			128

 //Bit 31:20 are not writable. Always read 0b.
 #define E1000_IOADDR_OFFSET 0x00000000

 #define E1000_IODATA_OFFSET 0x00000004

 /**
  * Ethernet Device Control Register values
  */
 #define E1000_CNTRL_REG           0x00000

 //Global device reset. does not clear PCI config
 #define E1000_CNTRL_RST_MASK      0x04000000
 #define E1000_CNTRL_ASDE_MASK     0x00000020
 #define E1000_CNTRL_SLU_MASK      0x00000040


#define E1000_CNTRL_RST_BIT(cntrl) \
        (cntrl & E1000_CNTRL_RST_MASK)

 /**
  * Ethernet Device registers
  */
 #define E1000_RCV_RAL0      0x05400
 #define E1000_RCV_RAH0      0x05404
 #define E1000_TDBAL         0x03800
 #define E1000_TDBAH         0x03804
 #define E1000_TDLEN         0x03808
 #define E1000_TDH           0x03810
 #define E1000_TDT           0x03818
 #define E1000_RDBAL         0x02800
 #define E1000_RDBAH         0x02804
 #define E1000_RDLEN         0x02808
 #define E1000_RDH           0x02810
 #define E1000_RDT           0x02818

 /**
  * Ethernet Device Transmission Control register
  */
 #define E1000_TCTL                0x00400

 #define E1000_TCTL_EN             0x00000002
 #define E1000_TCTL_PSP            0x00000008
 #define E1000_TCTL_CT_BIT_MASK    0x00000ff0
 #define E1000_TCTL_CT_BIT_SHIFT   4
#define E1000_TCTL_CT_SET(value) \
        ((value << E1000_TCTL_CT_BIT_SHIFT) & E1000_TCTL_CT_BIT_MASK)
#define E1000_TCTL_COLD_BIT_MASK  0x003ff000
#define E1000_TCTL_COLD_BIT_SHIFT 12
#define E1000_TCTL_COLD_SET(value) \
        ((value << E1000_TCTL_COLD_BIT_SHIFT) & E1000_TCTL_COLD_BIT_MASK)

// /**
//  * Ethernet Device Transmission Inter-Packet Gap register
//  */
 #define E1000_TIPG                0x00410

 #define E1000_TIPG_IPGT_BIT_MASK    0x000003ff
 #define E1000_TIPG_IPGT_BIT_SHIFT   0
#define E1000_TIPG_IPGT_SET(value) \
        ((value << E1000_TIPG_IPGT_BIT_SHIFT) & E1000_TIPG_IPGT_BIT_MASK)
#define E1000_TIPG_IPGR1_BIT_MASK   0x000ffc00
#define E1000_TIPG_IPGR1_BIT_SHIFT   10
#define E1000_TIPG_IPGR1_SET(value) \
        ((value << E1000_TIPG_IPGR1_BIT_SHIFT) & E1000_TIPG_IPGR1_BIT_MASK)
#define E1000_TIPG_IPGR2_BIT_MASK   0x3ff00000
#define E1000_TIPG_IPGR2_BIT_SHIFT   20
#define E1000_TIPG_IPGR2_SET(value) \
        ((value << E1000_TIPG_IPGR2_BIT_SHIFT) & E1000_TIPG_IPGR2_BIT_MASK)

// /**
// * Ethernet Device Interrupt Mast Set registers
// */
 #define E1000_IMS                 0x000d0
 #define E1000_IMS_TXQE            0x00000002
 #define E1000_IMS_LSC             0x00000004
 #define E1000_IMS_RXSEQ           0x00000008
 #define E1000_IMS_RXDMT0          0x00000010
 #define E1000_IMS_RXO             0x00000040
 #define E1000_IMS_RXT0            0x00000080

 #define E1000_MTA                 0X05200

 /**
  * Ethernet Device Receive Control register
  */
 #define E1000_RCTL                0x00100

 #define E1000_RCTL_EN             0x00000002
 #define E1000_RCTL_BAM            0x00008000
 #define E1000_RCTL_BSIZE          0x00000000
 #define E1000_RCTL_SECRC          0x04000000
 #define E1000_RCTL_UPE            0x00000008

 #define E1000_RCTL_LBM_MAC        0x00000040
 #define E1000_RCTL_LBM_SLP        0x00000080
 #define E1000_RCTL_LBM_TCVR       0x000000C0
 #define E1000_RCTL_VFE            0x00040000

 /**
  * Ethernet Device Transmit Descriptor Command Field
  */
 #define E1000_TDESC_CMD_RS      0x08
 #define E1000_TDESC_CMD_EOP     0x01
 #define E1000_TDESC_CMD_IFCS    0x02

 /**
  * Ethernet Device Transmit Descriptor Status Field
  */
 #define E1000_TDESC_STATUS_DONE_MASK   0x01
#define E1000_TDESC_STATUS_DONE(status) \
        (status & E1000_TDESC_STATUS_DONE_MASK)

 /**
   * Ethernet Device EEPROM registers
   */
 #define E1000_EERD_REG_ADDR         0x00014

 #define E1000_EERD_START_BIT_MASK   0x00000001
 #define E1000_EERD_ADDR_BIT_MASK    0x0000ff00
 #define E1000_EERD_ADDR_BIT_SHIFT   8
 #define E1000_EERD_DATA_BIT_MASK    0xffff0000
 #define E1000_EERD_DATA_BIT_SHIFT   16
 #define E1000_EERD_DONE_BIT_MASK    0x00000010

#define E1000_EERD_ADDR(addr) \
        ((addr << E1000_EERD_ADDR_BIT_SHIFT) & E1000_EERD_ADDR_BIT_MASK)

#define E1000_EERD_DATA(eerd) \
        (eerd >> E1000_EERD_DATA_BIT_SHIFT)

#define E1000_EERD_DONE(eerd) \
        (eerd & E1000_EERD_DONE_BIT_MASK)

 /**
  * EEPROM Address Map
  */
 #define EEPROM_ADDR_MAP_ETHER_ADDR_1    0x00
 #define EEPROM_ADDR_MAP_ETHER_ADDR_2    0x01
 #define EEPROM_ADDR_MAP_ETHER_ADDR_3    0x02

 #define E1000_MANC              0x05820
 #define E1000_MANC_ARP_EN       0x00002000
 #define E1000_MANC_ARP_RES_EN   0x00008000

 #define E1000_TXD_STAT_DD    0x00000001 /* Descriptor Done */
 #define E1000_RXD_STAT_DD       0x01    /* Descriptor Done */
 #define E1000_RXD_STAT_EOP      0x02    /* End of Packet */

 //Trasmit Buffer Descriptor
 // The Transmit Descriptor Queue must be aligned on 16-byte boundary
 __attribute__ ((packed))
 struct e1000_tbd {
   uint64_t addr;
 	uint16_t length;
 	uint8_t cso;
 	uint8_t cmd;
 	uint8_t status;
 	uint8_t css;
 	uint16_t special;
 };

 //Receive Buffer Descriptor
 // The Receive Descriptor Queue must be aligned on 16-byte boundary
 __attribute__ ((packed))
 struct e1000_rbd {
   // uint32_t addr_l;
   // uint32_t addr_h;
 	uint64_t addr;
   uint16_t	length;
 	uint16_t	checksum;
 	uint8_t	status;
 	uint8_t	errors;
 	uint16_t	special;
 };

 struct packet_buf {
     uint8_t buf[2046];
 };

 struct e1000 {
 	struct e1000_tbd *tbd[E1000_TBD_SLOTS];
 	struct e1000_rbd *rbd[E1000_RBD_SLOTS];

   struct packet_buf *tx_buf[E1000_TBD_SLOTS];  //packet buffer space for tbd
   struct packet_buf *rx_buf[E1000_RBD_SLOTS];  //packet buffer space for rbd

   int tbd_head;
 	int tbd_tail;
 	char tbd_idle;

 	int rbd_head;
 	int rbd_tail;
 	char rbd_idle;

   uint32_t iobase;
   uint32_t membase;
   uint8_t irq_line;
   uint8_t irq_pin;
   uint8_t mac_addr[6];
 };

 int e1000_init(struct pci_func *pcif, void **driver, uint8_t *mac_addr);

 void e1000_send(void *e1000, uint8_t* pkt, uint16_t length);
 void e1000_recv(void *e1000, uint8_t* pkt, uint16_t *length);
 void e100_intr(void);
 void udelay(unsigned int u);

#endif
