Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 25FC290B3D
	for <lists+qemu-devel@lfdr.de>; Sat, 17 Aug 2019 01:00:46 +0200 (CEST)
Received: from localhost ([::1]:60506 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hylDB-0002bZ-8b
	for lists+qemu-devel@lfdr.de; Fri, 16 Aug 2019 19:00:45 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:44140)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <aleksandar.m.mail@gmail.com>) id 1hylBn-000211-LS
 for qemu-devel@nongnu.org; Fri, 16 Aug 2019 18:59:20 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <aleksandar.m.mail@gmail.com>) id 1hylBm-0007Wl-AX
 for qemu-devel@nongnu.org; Fri, 16 Aug 2019 18:59:19 -0400
Received: from mail-oi1-x242.google.com ([2607:f8b0:4864:20::242]:47057)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <aleksandar.m.mail@gmail.com>)
 id 1hylBm-0007WN-5n; Fri, 16 Aug 2019 18:59:18 -0400
Received: by mail-oi1-x242.google.com with SMTP id t24so5912228oij.13;
 Fri, 16 Aug 2019 15:59:18 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:in-reply-to:references:from:date:message-id:subject:to
 :cc; bh=0cemVoGjzMwWemqqUBHglAGc+evPdHFeDwSIUn2p2ME=;
 b=LulwzlXobIrnG4J/K1Zhz+cmVwv6vJFqnCkzbPYelrKnv8HEGtTPTdQ9RO2gNzvisG
 C7K3TxT4+Cw8NvPxCtUIPJBlkDgAKbhaXrLjHFFy4APPS0KwtX0E/1QbbhQ6WMkPr+5p
 g2JjfyhVa3+HEvvLn8dhQkRzaB4kO4brzgo+FmOiRmnFfN4aogHb4FOoDbEMdeqwmV1h
 ftSzZbubONgiSI4vv0JD5fq29juE4i/oAfptuJ6J/oLYyfNW3eJhwdFiK4VRpnUkGXwt
 u+HOVHMG2x33ezPoe97P7wb/Y7DZvJp6rRolrHvU5dhihblQ6PH2GBwGFznFm1dsoj6Q
 Xbjg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:in-reply-to:references:from:date
 :message-id:subject:to:cc;
 bh=0cemVoGjzMwWemqqUBHglAGc+evPdHFeDwSIUn2p2ME=;
 b=KZbf7FLn4jw8k9TBLXwu/7nYbN7w+0zjrwtWQcZ+N8ZJkitEMB82gnH+BvchszYmcX
 GJ7JmgFITkQG5WxBx6CEb4O3svuJoibnzSkMOx00rK6+CsOFyJOBNvE5B/wTPa1rNq5H
 MXlT6YE93cZN5L4DhtHTTi/0JsR93zIose59gpnyhIeIgmkCo8bfc9elTAQZCOd2T3eY
 MGe1uH/S5f1JX5aDwFw4/6ZETiJgSLwoR4NjLRh6Nhy0hmVd+xYcXiEJ/HA4Ke972v2H
 9ED9DqPm55p8WfIQa4W54pchobEk0Jqsm+/1iww6fDOVRpwOTmVtcT0qSuBoySuSs6It
 iNlQ==
X-Gm-Message-State: APjAAAW1lDp7I026LAefi1ki7CTGqU4PXzb8nmX5OMPXzJX9lP26QiLT
 mYW7yIXHoYw6z7eKsn+6DQlxutOtJSVi79bfrKs=
X-Google-Smtp-Source: APXvYqx5jb0AA/frl10NLng4JnkulJU1Pc4RYI87KIG3JqbTTFNiCVDG+BRs+2PTKbxkbOdiAk1Wdo1coCAxoxatf4A=
X-Received: by 2002:a54:4619:: with SMTP id p25mr869247oip.62.1565996357061;
 Fri, 16 Aug 2019 15:59:17 -0700 (PDT)
MIME-Version: 1.0
Received: by 2002:a05:6830:10d7:0:0:0:0 with HTTP; Fri, 16 Aug 2019 15:59:16
 -0700 (PDT)
Received: by 2002:a05:6830:10d7:0:0:0:0 with HTTP; Fri, 16 Aug 2019 15:59:16
 -0700 (PDT)
In-Reply-To: <1565983669-6886-1-git-send-email-pc@us.ibm.com>
References: <1565983669-6886-1-git-send-email-pc@us.ibm.com>
From: Aleksandar Markovic <aleksandar.m.mail@gmail.com>
Date: Sat, 17 Aug 2019 00:59:16 +0200
Message-ID: <CAL1e-=jy6vggskJ26rTc8dnaqtqCB0SdfpV9p-NvKdjoBk+Vkw@mail.gmail.com>
To: "Paul A. Clarke" <pc@us.ibm.com>
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2607:f8b0:4864:20::242
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Content-Filtered-By: Mailman/MimeDel 2.1.23
Subject: Re: [Qemu-devel] [PATCH] ppc: Three floating point fixes
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org, david@gibson.dropbear.id.au
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

16.08.2019. 21.28, "Paul A. Clarke" <pc@us.ibm.com> =D1=98=D0=B5 =D0=BD=D0=
=B0=D0=BF=D0=B8=D1=81=D0=B0=D0=BE/=D0=BB=D0=B0:
>
> From: "Paul A. Clarke" <pc@us.ibm.com>
>
> - target/ppc/fpu_helper.c:
>   - helper_todouble() was not properly converting INFINITY from 32 bit
>   float to 64 bit double.
>   - helper_todouble() was not properly converting any denormalized
>   32 bit float to 64 bit double.
>
> - GCC, as of version 8 or so, takes advantage of the hardware's
>   implementation of the xscvdpspn instruction to optimize the following
>   sequence:
>     xscvdpspn vs0,vs1
>     mffprwz   r8,f0
>   ISA 3.0B has xscvdpspn leaving its result in word 1 of the target
register,
>   and mffprwz expecting its input to come from word 0 of the source
register.
>   This sequence fails with QEMU, as a shift is required between those two
>   instructions.  However, the hardware splats the result to both word 0
and
>   word 1 of its output register, so the shift is not necessary.
>   Expect a future revision of the ISA to specify this behavior.
>

Hmmm... Isn't this a gcc bug (using undocumented hardware feature), given
everything you said here?

Sincerely,
Aleksandar

> Signed-off-by: Paul A. Clarke <pc@us.ibm.com>
> ---
>  target/ppc/fpu_helper.c | 9 +++++++--
>  1 file changed, 7 insertions(+), 2 deletions(-)
>
> diff --git a/target/ppc/fpu_helper.c b/target/ppc/fpu_helper.c
> index 5611cf0..82b5425 100644
> --- a/target/ppc/fpu_helper.c
> +++ b/target/ppc/fpu_helper.c
> @@ -62,13 +62,14 @@ uint64_t helper_todouble(uint32_t arg)
>          ret  =3D (uint64_t)extract32(arg, 30, 2) << 62;
>          ret |=3D ((extract32(arg, 30, 1) ^ 1) * (uint64_t)7) << 59;
>          ret |=3D (uint64_t)extract32(arg, 0, 30) << 29;
> +        ret |=3D (0x7ffULL * (extract32(arg, 23, 8) =3D=3D 0xff)) << 52;
>      } else {
>          /* Zero or Denormalized operand.  */
>          ret =3D (uint64_t)extract32(arg, 31, 1) << 63;
>          if (unlikely(abs_arg !=3D 0)) {
>              /* Denormalized operand.  */
>              int shift =3D clz32(abs_arg) - 9;
> -            int exp =3D -126 - shift + 1023;
> +            int exp =3D -127 - shift + 1023;
>              ret |=3D (uint64_t)exp << 52;
>              ret |=3D abs_arg << (shift + 29);
>          }
> @@ -2871,10 +2872,14 @@ void helper_xscvqpdp(CPUPPCState *env, uint32_t
opcode,
>
>  uint64_t helper_xscvdpspn(CPUPPCState *env, uint64_t xb)
>  {
> +    uint64_t result;
> +
>      float_status tstat =3D env->fp_status;
>      set_float_exception_flags(0, &tstat);
>
> -    return (uint64_t)float64_to_float32(xb, &tstat) << 32;
> +    result =3D (uint64_t)float64_to_float32(xb, &tstat);
> +    /* hardware replicates result to both words of the doubleword
result.  */
> +    return (result << 32) | result;
>  }
>
>  uint64_t helper_xscvspdpn(CPUPPCState *env, uint64_t xb)
> --
> 1.8.3.1
>
>
