{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "RtlSubPrefix": "myproject_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintexuplus",
    "Device": "xcku5p",
    "Package": "-ffvb676",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_1": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 1>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "layer8_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 1>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "layer8_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -name_max_length=80",
      "config_compile -complex-mul-dsp=0",
      "config_schedule -enable_dsp_full_reg=0"
    ],
    "DirectiveTcl": ["set_directive_top myproject -name myproject"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "myproject"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "0.625",
    "IsCombinational": "0",
    "II": "3459 ~ 4447",
    "Latency": "4420"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "2114289290",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_myproject_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.vhd",
      "impl\/vhdl\/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.vhd",
      "impl\/vhdl\/myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.vhd",
      "impl\/vhdl\/myproject_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.vhd",
      "impl\/vhdl\/myproject_CTRL_s_axi.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.vhd",
      "impl\/vhdl\/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.vhd",
      "impl\/vhdl\/myproject_fifo_w16_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w160_d238_A.vhd",
      "impl\/vhdl\/myproject_fifo_w320_d247_A.vhd",
      "impl\/vhdl\/myproject_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/myproject_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/myproject_regslice_both.vhd",
      "impl\/vhdl\/myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.vhd",
      "impl\/vhdl\/myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.vhd",
      "impl\/vhdl\/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.vhd",
      "impl\/vhdl\/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd",
      "impl\/vhdl\/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.vhd",
      "impl\/vhdl\/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.vhd",
      "impl\/vhdl\/myproject_sparsemux_19_4_16_1_1.vhd",
      "impl\/vhdl\/myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi.vhd",
      "impl\/vhdl\/myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0.vhd",
      "impl\/vhdl\/myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0.vhd",
      "impl\/vhdl\/myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0.vhd",
      "impl\/vhdl\/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.v",
      "impl\/verilog\/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.v",
      "impl\/verilog\/myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.v",
      "impl\/verilog\/myproject_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.v",
      "impl\/verilog\/myproject_CTRL_s_axi.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.v",
      "impl\/verilog\/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.v",
      "impl\/verilog\/myproject_fifo_w16_d1_S.v",
      "impl\/verilog\/myproject_fifo_w160_d238_A.v",
      "impl\/verilog\/myproject_fifo_w320_d247_A.v",
      "impl\/verilog\/myproject_flow_control_loop_pipe.v",
      "impl\/verilog\/myproject_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/myproject_regslice_both.v",
      "impl\/verilog\/myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.v",
      "impl\/verilog\/myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.v",
      "impl\/verilog\/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v",
      "impl\/verilog\/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v",
      "impl\/verilog\/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.v",
      "impl\/verilog\/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.dat",
      "impl\/verilog\/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v",
      "impl\/verilog\/myproject_sparsemux_19_4_16_1_1.v",
      "impl\/verilog\/myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi.v",
      "impl\/verilog\/myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0.v",
      "impl\/verilog\/myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0.v",
      "impl\/verilog\/myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0.v",
      "impl\/verilog\/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0.v",
      "impl\/verilog\/myproject.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/myproject_v1_0\/data\/myproject.mdd",
      "impl\/misc\/drivers\/myproject_v1_0\/data\/myproject.tcl",
      "impl\/misc\/drivers\/myproject_v1_0\/data\/myproject.yaml",
      "impl\/misc\/drivers\/myproject_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/myproject_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/myproject_v1_0\/src\/xmyproject.c",
      "impl\/misc\/drivers\/myproject_v1_0\/src\/xmyproject.h",
      "impl\/misc\/drivers\/myproject_v1_0\/src\/xmyproject_hw.h",
      "impl\/misc\/drivers\/myproject_v1_0\/src\/xmyproject_linux.c",
      "impl\/misc\/drivers\/myproject_v1_0\/src\/xmyproject_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL:input_1:layer8_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "input_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "input_1_",
      "ports": [
        "input_1_TDATA",
        "input_1_TREADY",
        "input_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "input_1"
        }]
    },
    "layer8_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "layer8_out_",
      "ports": [
        "layer8_out_TDATA",
        "layer8_out_TREADY",
        "layer8_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "layer8_out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "input_1_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "layer8_out_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer8_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer8_out_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s",
          "InstanceName": "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_U0",
          "Instances": [{
              "ModuleName": "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s",
              "InstanceName": "call_ln57_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_62",
              "Instances": [{
                  "ModuleName": "shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s",
                  "InstanceName": "call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_74"
                }]
            }]
        },
        {
          "ModuleName": "relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s",
          "InstanceName": "relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0"
        },
        {
          "ModuleName": "conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s",
          "InstanceName": "conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_U0",
          "Instances": [{
              "ModuleName": "conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth",
              "InstanceName": "grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745"
            }]
        },
        {
          "ModuleName": "relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s",
          "InstanceName": "relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0"
        },
        {
          "ModuleName": "dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s",
          "InstanceName": "dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0",
          "Instances": [{
              "ModuleName": "dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare",
              "InstanceName": "grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare_fu_59"
            }]
        },
        {
          "ModuleName": "sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s",
          "InstanceName": "sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0"
        }
      ]
    },
    "Info": {
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "2.151"
        },
        "Area": {
          "FF": "1",
          "AVAIL_FF": "433920",
          "UTIL_FF": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "960",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1824",
          "UTIL_DSP": "0",
          "LUT": "0",
          "AVAIL_LUT": "216960",
          "UTIL_LUT": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.248"
        },
        "Area": {
          "FF": "130",
          "AVAIL_FF": "433920",
          "UTIL_FF": "~0",
          "LUT": "553",
          "AVAIL_LUT": "216960",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "960",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1824",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s": {
        "Latency": {
          "LatencyBest": "2049",
          "LatencyAvg": "2049",
          "LatencyWorst": "2049",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.248"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "1024",
            "Latency": "2048",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "146",
          "AVAIL_FF": "433920",
          "UTIL_FF": "~0",
          "LUT": "668",
          "AVAIL_LUT": "216960",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "960",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1824",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s": {
        "Latency": {
          "LatencyBest": "250",
          "LatencyAvg": "250",
          "LatencyWorst": "250",
          "PipelineII": "250",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "2.915"
        },
        "Loops": [{
            "Name": "ReLUActLoop",
            "TripCount": "247",
            "Latency": "248",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "314",
          "AVAIL_FF": "433920",
          "UTIL_FF": "~0",
          "LUT": "859",
          "AVAIL_LUT": "216960",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "960",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1824",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "1.651"
        },
        "Loops": [{
            "Name": "KernelShiftWidth",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "2566",
          "AVAIL_FF": "433920",
          "UTIL_FF": "~0",
          "LUT": "1031",
          "AVAIL_LUT": "216960",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "960",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1824",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s": {
        "Latency": {
          "LatencyBest": "3458",
          "LatencyAvg": "3952",
          "LatencyWorst": "4446",
          "PipelineIIMin": "3458",
          "PipelineIIMax": "4446",
          "PipelineII": "3458 ~ 4446",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "2.459"
        },
        "Loops": [{
            "Name": "ReadInputWidth",
            "TripCount": "247",
            "LatencyMin": "3457",
            "LatencyMax": "4445",
            "Latency": "3457 ~ 4445",
            "PipelineII": "",
            "PipelineDepthMin": "14",
            "PipelineDepthMax": "18",
            "PipelineDepth": "14 ~ 18",
            "Loops": [{
                "Name": "ReuseLoop",
                "TripCount": "4",
                "Latency": "3",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }]
          }],
        "Area": {
          "FF": "3618",
          "AVAIL_FF": "433920",
          "UTIL_FF": "~0",
          "LUT": "1600",
          "AVAIL_LUT": "216960",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "960",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1824",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s": {
        "Latency": {
          "LatencyBest": "241",
          "LatencyAvg": "241",
          "LatencyWorst": "241",
          "PipelineII": "241",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "2.928"
        },
        "Loops": [{
            "Name": "ReLUActLoop",
            "TripCount": "238",
            "Latency": "239",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "164",
          "AVAIL_FF": "433920",
          "UTIL_FF": "~0",
          "LUT": "479",
          "AVAIL_LUT": "216960",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "960",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1824",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare": {
        "Latency": {
          "LatencyBest": "240",
          "LatencyAvg": "240",
          "LatencyWorst": "240",
          "PipelineII": "240",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "1.680"
        },
        "Loops": [{
            "Name": "DataPrepare",
            "TripCount": "238",
            "Latency": "238",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "433920",
          "UTIL_FF": "~0",
          "LUT": "79",
          "AVAIL_LUT": "216960",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "960",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1824",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s": {
        "Latency": {
          "LatencyBest": "247",
          "LatencyAvg": "247",
          "LatencyWorst": "247",
          "PipelineII": "247",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "1.838"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "4",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "433920",
          "UTIL_FF": "~0",
          "LUT": "175",
          "AVAIL_LUT": "216960",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "960",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1824",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.922"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "960",
          "UTIL_BRAM": "~0",
          "FF": "19",
          "AVAIL_FF": "433920",
          "UTIL_FF": "~0",
          "LUT": "199",
          "AVAIL_LUT": "216960",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1824",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "4420",
          "LatencyAvg": "4420",
          "LatencyWorst": "4449",
          "PipelineIIMin": "3459",
          "PipelineIIMax": "4447",
          "PipelineII": "3459 ~ 4447",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.922"
        },
        "Area": {
          "BRAM_18K": "55",
          "AVAIL_BRAM": "960",
          "UTIL_BRAM": "5",
          "FF": "5055",
          "AVAIL_FF": "433920",
          "UTIL_FF": "1",
          "LUT": "4319",
          "AVAIL_LUT": "216960",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1824",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-04 21:50:16 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
