/**
* BSD 2-Clause License
*
* Copyright (c) 2022-2025, Manas Kamal Choudhury
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice, this
*    list of conditions and the following disclaimer.
*
* 2. Redistributions in binary form must reproduce the above copyright notice,
*    this list of conditions and the following disclaimer in the documentation
*    and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
**/
#ifndef __RPI_3_H__
#define __RPI_3_H__

#define RPI_MMIO_BASE 0x3F000000
/* GIC related informations*/
#define GIC_DIST 0x40041000
#define GIC_CPU  0x40042000
#define GIC_V2M  0x40046000
#define GIC_HYP  0x40044000
#define GIC_VCPU 0x08040000
#define GIC_ITS  0x08080000
#define GIC_REDIST 0x080A0000

#define GPIO  (RPI_MMIO_BASE + 0x200000)
#define SPI0  (RPI_MMIO_BASE + 0x204000)
#define UART0 (RPI_MMIO_BASE + 0x201000)
#define UART1 0x09040000
#define RTC   0x09010000
#define SMMU  0x09050000
#define VIRT_MMIO 0x0a000000
#define FW_CFG 0x09020000
#define PCIE_MMIO  0x10000000
#define PCIE_PIP   0x3eff0000
#define PCIE_ECAM  0x3f000000

/* IRQ Mappings to GIC*/
#define UART0_IRQ  1
#define RTC_IRQ 2
#define PCIE_IRQ 3
#define GPIO_IRQ 7
#define UART1_IRQ 8
#define ACPI_GED 9

#define VIDEOCORE_MBOX (RPI_MMIO_BASE + 0x00b880)

#define MBOX_RESPONSE 0x80000000
#define MBOX_FULL     0x80000000
#define MBOX_EMPTY    0x40000000

#define MBOX_REQUEST 0
#define MBOX_CH_POWER 0
#define MBOX_CH_FB 1
#define MBOX_CH_VUART 2
#define MBOX_CH_VCHIQ 3
#define MBOX_CH_LEDS 4
#define MBOX_CH_BTNS 5
#define MBOX_CH_TOUCH 6
#define MBOX_CH_COUNT 7
#define MBOX_CH_PROP 8

#define MBOX_TAG_GETSERIAL 0x1004
#define MBOX_TAG_SETCLKRATE 0x38002
#define MBOX_TAG_LAST 0

#define PCIE_ECAM 0x10000000ULL

#define UART0_DR ((volatile uint32_t*)(UART0 + 0x00))
#define UART0_FR ((volatile uint32_t*)(UART0 + 0x18))

#endif