Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  24 Dec 2018 15:45:08 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga007.jf.intel.com (orsmga007.jf.intel.com [10.7.209.58])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 74E91580522
	for <like.xu@linux.intel.com>; Thu, 20 Dec 2018 21:47:40 -0800 (PST)
Received: from fmsmga105.fm.intel.com ([10.1.193.10])
  by orsmga007-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 20 Dec 2018 21:47:40 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3A4TdGthGe7ypYA3JvqzLCxp1GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ7yr86wAkXT6L1XgUPTWs2DsrQY07qQ6/iocFdDyK7JiGoFfp1IWk1Nou?=
 =?us-ascii?q?QttCtkPvS4D1bmJuXhdS0wEZcKflZk+3amLRodQ56mNBXdrXKo8DEdBAj0OxZr?=
 =?us-ascii?q?KeTpAI7SiNm82/yv95HJbAhEmDmwbaluIBmqsA7cqtQYjYx+J6gr1xDHuGFIe+?=
 =?us-ascii?q?NYxWNpIVKcgRPx7dqu8ZBg7ipdpesv+9ZPXqvmcas4S6dYDCk9PGAu+MLrrxjD?=
 =?us-ascii?q?QhCR6XYaT24bjwBHAwnB7BH9Q5fxri73vfdz1SWGIcH7S60/VDK/5KlpVRDokj?=
 =?us-ascii?q?8KOT4n/m/ZicJ+i61Urw6uqRJi247ZYoObOfVjcq7TYd8VW3FBU91NVyxYGI6w?=
 =?us-ascii?q?c5ECA/YDMOtesoLzp0EOrRy7BQS0Cu3g0CFIhn7r0qYn0uohEBrJ3BcnH9IIrX?=
 =?us-ascii?q?/Zq8j6O70MUeC00abF1jrDb/JN1jfm74jIdAotruyWXbJ3acre0lcgGBnfjlmK?=
 =?us-ascii?q?qIzqIimZ2f4Qs2WC6edrSOyhi2kiqw5rozivwN8hiobIhoIJylDE6D52zJwpKt?=
 =?us-ascii?q?2/TU52Z8OvHphItyyCKYd6XsAvT3t1tConybAKo4C3cSYKxZg92hLSaeSLf5aH?=
 =?us-ascii?q?7x7/SeqcJDl1iXZ5dL6jghu+702txvD5W8SxzlpHqDdOnMPWuXAXzRPT79CKSv?=
 =?us-ascii?q?tj8Uel3jaCzwTT6uBfIUAojqrXMZEhwrgtlpYJtkTDBCD2lF33jK+QaEok5vCl?=
 =?us-ascii?q?5/r7brjlvJOQKpJ4hwLkPqgwlMGyAf40PhUMUmSD/OSzzrzj/Un3QLVQif02l7?=
 =?us-ascii?q?HUsInEKsQeu661GhJa3Zg96xmhCzeqyc8XnX4aLFJDZB2IkZPpN1bKIPD5Dvew?=
 =?us-ascii?q?nU6gkTh2x/3eOr3hA5PNLmXMkbv7fLZ97VJcxxQ3zdxF+51UDbQBLen1Wk/2st?=
 =?us-ascii?q?zYARk5MxGuz+bgEtV92ZsSWXiTDa+BLKPSrViI6/orI+mNZ48apizxKvc45/P1?=
 =?us-ascii?q?iX85mFkdfbSm3JcNaXC4GOhmLFudYXb2ntgBFmIK7UIDSvf3ggiCTSJLfCT1GK?=
 =?us-ascii?q?Y9/S0gToShC4jFW8aqmrPG2S66GphfYCdBEkyNFnHzMJyJXupJZC+ML8syrzof?=
 =?us-ascii?q?SLL0ToYg0Q2p5hb3zqciIufK9yldr5/6ydVu+8XVkhc98yEyCN6ShHqQRWN5lX?=
 =?us-ascii?q?9dWjktwapkqlZ8wFrQ7a8tm/FEGMYV4vpYXgo+MbbYzupzEde0XRjOLfmTT1Pz?=
 =?us-ascii?q?bty4AD15YdM72NgIKxJxEsujgjjM3iCxBLlTm6aMHJY5+7ia3nS3LtsrmCWO77?=
 =?us-ascii?q?Uok1RzGpgHDmahnKMqrwU=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AoAABQfRxchxHrdtBkHAEBAQQBAQcEA?=
 =?us-ascii?q?QGBUgYBAQsBgTAqgQ+BKYN9iHiLHYMJjUqJGBSBXxUYAxGHLiI1CA0BAwEBAQE?=
 =?us-ascii?q?BAQIBEwEBAQoLCQgbDiMMgjYFAgMYCYJfBAIgHQEBBAopAQIDAQIGAiQCIgQCA?=
 =?us-ascii?q?gMBKEmCUksBggEBBKVvcIEvgnYBAQWCQ4RuCIELhnODJYEcF4F/gRGCXYF2gV0?=
 =?us-ascii?q?CgUqDH4JXiU2XcQmCKYRoikgMGGKBSo8xC5oCgUgDggkzGggXGYMnCYISGIEKA?=
 =?us-ascii?q?Qd9gUaKZy0xgQQDjCKBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0AoAABQfRxchxHrdtBkHAEBAQQBAQcEAQGBUgYBAQsBgTA?=
 =?us-ascii?q?qgQ+BKYN9iHiLHYMJjUqJGBSBXxUYAxGHLiI1CA0BAwEBAQEBAQIBEwEBAQoLC?=
 =?us-ascii?q?QgbDiMMgjYFAgMYCYJfBAIgHQEBBAopAQIDAQIGAiQCIgQCAgMBKEmCUksBggE?=
 =?us-ascii?q?BBKVvcIEvgnYBAQWCQ4RuCIELhnODJYEcF4F/gRGCXYF2gV0CgUqDH4JXiU2Xc?=
 =?us-ascii?q?QmCKYRoikgMGGKBSo8xC5oCgUgDggkzGggXGYMnCYISGIEKAQd9gUaKZy0xgQQ?=
 =?us-ascii?q?DjCKBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,380,1539673200"; 
   d="scan'208";a="143040302"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 20 Dec 2018 21:47:39 -0800
Received: from localhost ([::1]:42376 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gaDes-0000wh-Gc
	for like.xu@linux.intel.com; Fri, 21 Dec 2018 00:47:38 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:59933)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gaDdg-0000Ue-An
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 00:46:25 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gaDde-0006yo-HG
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 00:46:23 -0500
Received: from ozlabs.org ([2401:3900:2:1::2]:37311)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
	id 1gaDdd-0006l0-LQ; Fri, 21 Dec 2018 00:46:22 -0500
Received: by ozlabs.org (Postfix, from userid 1007)
	id 43Ld0L36wKz9sBh; Fri, 21 Dec 2018 16:46:10 +1100 (AEDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=gibson.dropbear.id.au; s=201602; t=1545371170;
	bh=jR5osLrVPVhj4MRNEerIyS7Gsv9/JtbMHl1WkyoSKwI=;
	h=From:To:Cc:Subject:Date:From;
	b=a+2pE/kHuKYYXu4X3g05JNm3DMDenNQSs9Dfmv3tA66UINEzHKwcqIiPpkOQq8b8I
	4Chglf1iub2Jgx9efH16XuaKIHTQxySf3ff7zGfQ8x+JQTHpXNnju1XySQffTYVTTg
	3XDS9ekorWGVVzEN5QjRaVglOB+FppXviNMGeNiw=
From: David Gibson <david@gibson.dropbear.id.au>
To: peter.maydell@linaro.org
Date: Fri, 21 Dec 2018 16:45:26 +1100
Message-Id: <20181221054606.22007-1-david@gibson.dropbear.id.au>
X-Mailer: git-send-email 2.19.2
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2401:3900:2:1::2
Subject: [Qemu-devel] [PULL 00/40] ppc-for-4.0 queue 20181221
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: gkurz@redhat.com, lvivier@redhat.com, qemu-devel@nongnu.org,
	qemu-ppc@nongnu.org, clg@kaod.org,
	David Gibson <david@gibson.dropbear.id.au>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

The following changes since commit 95de6f4b92efea391a3cbb8651d774a4d35298=
61:

  Merge remote-tracking branch 'remotes/armbru/tags/pull-misc-2018-12-20'=
 into staging (2018-12-20 18:54:47 +0000)

are available in the Git repository at:

  git://github.com/dgibson/qemu.git tags/ppc-for-4.0-20181221

for you to fetch changes up to b62c6e1237fb5ca2563f7e72b66ac0c40ff7a714:

  MAINTAINERS: PPC: add a XIVE section (2018-12-21 09:40:43 +1100)

----------------------------------------------------------------
ppc patch queue 2018-12-21

This pull request supersedes the one from 2018-12-13.

This is a revised first ppc pull request for qemu-4.0.  Highlights
are:

 * Most of the code for the POWER9 "XIVE" interrupt controller
   (not complete yet, but we're getting there)
 * A number of g_new vs. g_malloc cleanups
 * Some IRQ wiring cleanups
 * A fix for how we advertise NUMA nodes to the guest for pseries

----------------------------------------------------------------
Alexey Kardashevskiy (1):
      spapr-iommu: Always advertise the maximum possible DMA window size

C=C3=A9dric Le Goater (25):
      target/ppc: fix the PPC_BIT definitions
      ppc/xive: introduce a XIVE interrupt source model
      ppc/xive: add support for the LSI interrupt sources
      ppc/xive: introduce the XiveNotifier interface
      ppc/xive: introduce the XiveRouter model
      ppc/xive: introduce the XIVE Event Notification Descriptors
      spapr: initialize VSMT before initializing the IRQ backend
      spapr: introduce a spapr_irq_init() routine
      spapr: export and rename the xics_max_server_number() routine
      ppc/xive: add support for the END Event State Buffers
      ppc/xive: introduce the XIVE interrupt thread context
      ppc/xive: introduce a simplified XIVE presenter
      ppc/xive: notify the CPU when the interrupt priority is more privil=
eged
      spapr/xive: introduce a XIVE interrupt controller
      spapr/xive: use the VCPU id as a NVT identifier
      spapr: introduce a new machine IRQ backend for XIVE
      spapr: add hcalls support for the XIVE exploitation interrupt mode
      spapr: add device tree support for the XIVE exploitation mode
      spapr: allocate the interrupt thread context under the CPU core
      spapr: extend the sPAPR IRQ backend for XICS migration
      spapr: add a 'reset' method to the sPAPR IRQ backend
      spapr: add an extra OV5 field to the sPAPR IRQ backend
      spapr: introduce an 'ic-mode' machine option
      spapr: change default CPU type to POWER9
      MAINTAINERS: PPC: add a XIVE section

David Gibson (1):
      target/ppc: Remove silly GETFIELD/SETFIELD/MASK_TO_LSH macros

Greg Kurz (10):
      spapr: drop redundant statement in spapr_populate_drconf_memory()
      target/ppc: use g_new(T, n) instead of g_malloc(sizeof(T) * n)
      spapr: use g_new(T, n) instead of g_malloc(sizeof(T) * n)
      ppc405_boards: use g_new(T, n) instead of g_malloc(sizeof(T) * n)
      ppc405_uc: use g_new(T, n) instead of g_malloc(sizeof(T) * n)
      ppc440_bamboo: use g_new(T, n) instead of g_malloc(sizeof(T) * n)
      sam460ex: use g_new(T, n) instead of g_malloc(sizeof(T) * n)
      virtex_ml507: use g_new(T, n) instead of g_malloc(sizeof(T) * n)
      mac_newworld: simplify IRQ wiring
      e500: simplify IRQ wiring

Paul A. Clarke (1):
      Changes requirement for "vsubsbs" instruction

Serhii Popovych (1):
      spapr: Fix ibm,max-associativity-domains property number of nodes

Suraj Jitindar Singh (1):
      target/ppc: tcg: Implement addex instruction

 MAINTAINERS                        |    8 +
 default-configs/ppc64-softmmu.mak  |    2 +
 disas/ppc.c                        |    2 +
 hw/intc/Makefile.objs              |    2 +
 hw/intc/spapr_xive.c               | 1486 ++++++++++++++++++++++++++++++=
+++
 hw/intc/xics_spapr.c               |    3 +-
 hw/intc/xive.c                     | 1599 ++++++++++++++++++++++++++++++=
++++++
 hw/ppc/e500.c                      |   18 +-
 hw/ppc/mac_newworld.c              |   30 +-
 hw/ppc/ppc405_boards.c             |    4 +-
 hw/ppc/ppc405_uc.c                 |    4 +-
 hw/ppc/ppc440_bamboo.c             |    5 +-
 hw/ppc/sam460ex.c                  |    2 +-
 hw/ppc/spapr.c                     |  121 ++-
 hw/ppc/spapr_cpu_core.c            |    4 +-
 hw/ppc/spapr_iommu.c               |    2 +-
 hw/ppc/spapr_irq.c                 |  194 ++++-
 hw/ppc/spapr_rtas_ddw.c            |   19 +-
 hw/ppc/spapr_vio.c                 |    2 +-
 hw/ppc/virtex_ml507.c              |    2 +-
 include/hw/ppc/openpic.h           |    2 +
 include/hw/ppc/spapr.h             |   25 +-
 include/hw/ppc/spapr_irq.h         |   12 +
 include/hw/ppc/spapr_xive.h        |   52 ++
 include/hw/ppc/xics.h              |    4 +-
 include/hw/ppc/xive.h              |  429 ++++++++++
 include/hw/ppc/xive_regs.h         |  235 ++++++
 target/ppc/cpu.h                   |   18 +-
 target/ppc/translate.c             |   60 +-
 target/ppc/translate/vmx-ops.inc.c |    2 +-
 target/ppc/translate_init.inc.c    |    6 +-
 31 files changed, 4201 insertions(+), 153 deletions(-)
 create mode 100644 hw/intc/spapr_xive.c
 create mode 100644 hw/intc/xive.c
 create mode 100644 include/hw/ppc/spapr_xive.h
 create mode 100644 include/hw/ppc/xive.h
 create mode 100644 include/hw/ppc/xive_regs.h

