git clone --depth 1 --no-tags https://github.com/2bitsin/FPGAme.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325437287
git clone --depth 1 --no-tags https://github.com/1009qjm/Block-matrix-multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350609125
git clone --depth 1 --no-tags https://github.com/VSHEV92/AXIS_to_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324309261
git clone --depth 1 --no-tags https://github.com/analogdevicesinc/testbenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321361021
git clone --depth 1 --no-tags https://github.com/WasabiFan/apio-upduino-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336722463
git clone --depth 1 --no-tags https://github.com/ShashankVM/generic_systemverilog_designs_library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338828597
git clone --depth 1 --no-tags https://github.com/taneroksuz/sha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352350761
git clone --depth 1 --no-tags https://github.com/vnegnev/marga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319072116
git clone --depth 1 --no-tags https://github.com/saipra99/AHB_APB_Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349731399
git clone --depth 1 --no-tags https://github.com/endereyewxy/NaiveMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323207347
git clone --depth 1 --no-tags https://github.com/susansun1999/eecs570_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343613548
git clone --depth 1 --no-tags https://github.com/Hong-Ming/FPGA-Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313718317
git clone --depth 1 --no-tags https://github.com/techav-homebrew/SE-Exp30.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349909233
git clone --depth 1 --no-tags https://github.com/samarth2317/verification_i2c_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313543105
git clone --depth 1 --no-tags https://github.com/4caster/de0-nano-matlab-to-axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314356554
git clone --depth 1 --no-tags https://github.com/punzik/sugar-lissajous.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343143731
git clone --depth 1 --no-tags https://github.com/RPTU-EIS/symbolic-pmp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351385661
git clone --depth 1 --no-tags https://github.com/VSHEV92/FIFO_MIG_BASED_AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343492058
git clone --depth 1 --no-tags https://github.com/CaiB/CCHW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333578073
git clone --depth 1 --no-tags https://github.com/WonHoYoo/axi2mem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345317185
git clone --depth 1 --no-tags https://github.com/EECS3216Z-W21/tictactoe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349517407
git clone --depth 1 --no-tags https://github.com/pulp-platform/hypnos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328690913
git clone --depth 1 --no-tags https://github.com/Soham-coder/uvm_course_cadence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328986222
git clone --depth 1 --no-tags https://github.com/LukeyReyno/DecimalToBinaryGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320072821
git clone --depth 1 --no-tags https://github.com/AI-Vector-Accelerator/cv32e40p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330713761
git clone --depth 1 --no-tags https://github.com/AnduinD/flowingLED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320591936
git clone --depth 1 --no-tags https://github.com/ljk98116/mips_simple_sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328417050
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/cprv32g.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328998351
git clone --depth 1 --no-tags https://github.com/vccheng2001/NeoPixel-LED-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317320436
git clone --depth 1 --no-tags https://github.com/QianfengClarkShen/easyobv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332077226
git clone --depth 1 --no-tags https://github.com/dh73/fpv_initial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340271588
git clone --depth 1 --no-tags https://github.com/seanpm2001/SNU_2D_ProgrammingTools_IDE_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317413364
git clone --depth 1 --no-tags https://github.com/Tan-YiFan/mycpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349879236
git clone --depth 1 --no-tags https://github.com/guillegil/sv-verification-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350499009
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-misc-opentitan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339197621
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339128468
git clone --depth 1 --no-tags https://github.com/redchenjs/hxdsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352311015
git clone --depth 1 --no-tags https://github.com/Jefferson-Lopes/projeto-LCL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317389491
git clone --depth 1 --no-tags https://github.com/ArmorAmiga/WM1200_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314887889
git clone --depth 1 --no-tags https://github.com/shawshank96/AMBA-APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321581737
git clone --depth 1 --no-tags https://github.com/nick-nuti/EE272_SYSVERILOG_BUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326922682
git clone --depth 1 --no-tags https://github.com/cyb0124/FPGA-Music.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351576352
git clone --depth 1 --no-tags https://github.com/matthewbconn/EE552_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352771040
git clone --depth 1 --no-tags https://github.com/romychs/OPro-COM-AY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336264894
git clone --depth 1 --no-tags https://github.com/PassantSamirkh/SimpleAdderTestbench_SystemVerilog-with-and-without-classes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345222340
git clone --depth 1 --no-tags https://github.com/srg320/32X.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322537793
git clone --depth 1 --no-tags https://github.com/jaycordaro/spi_slave_simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319389089
git clone --depth 1 --no-tags https://github.com/1009qjm/axi_lite-and-axi-full-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346235638
git clone --depth 1 --no-tags https://github.com/hhoswaldo/Gumnut-Core-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349786504
git clone --depth 1 --no-tags https://github.com/UofT-HPRC/NMU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331119131
git clone --depth 1 --no-tags https://github.com/moonishav1997/ambabridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317826746
git clone --depth 1 --no-tags https://github.com/CookDarwin/exp_frequency.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326198645
git clone --depth 1 --no-tags https://github.com/jay20162016/fomu_async.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340078877
git clone --depth 1 --no-tags https://github.com/Rafa350/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320552942
git clone --depth 1 --no-tags https://github.com/PXVI/ip_amba_ahb_ms_rtl_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318779599
git clone --depth 1 --no-tags https://github.com/maZymaZe/-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348764397
git clone --depth 1 --no-tags https://github.com/lild4d4/ARM-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318249853
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/two-port-switch-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315869549
git clone --depth 1 --no-tags https://github.com/dhaivat7/MUX_Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328300406
git clone --depth 1 --no-tags https://github.com/AkarshNKolekar/Mesh_NoC_RTL_Gen-Wormhole_Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340988925
git clone --depth 1 --no-tags https://github.com/Hong-Ming/Huffman-Codeing-IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313747608
git clone --depth 1 --no-tags https://github.com/teilairwin/CMPE_212_ProjectGroup4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319089073
git clone --depth 1 --no-tags https://github.com/kropotin4/SystemVerilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344429304
git clone --depth 1 --no-tags https://github.com/ildus/midi_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325097857
git clone --depth 1 --no-tags https://github.com/Mariummasood/RiscV-5-stage-pipeline-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345048384
git clone --depth 1 --no-tags https://github.com/yumaueda/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315518270
git clone --depth 1 --no-tags https://github.com/18520474/AnhAnh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343687186
git clone --depth 1 --no-tags https://github.com/abdullahmemisoglu/systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339728575
git clone --depth 1 --no-tags https://github.com/CookDarwin/axi_tdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340412601
git clone --depth 1 --no-tags https://github.com/hdl-util/unipolar-rz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343213713
git clone --depth 1 --no-tags https://github.com/weicolor0502/xge_mac_SV_UVM_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321538076
git clone --depth 1 --no-tags https://github.com/nmoroze/opentitan-kronos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329822595
git clone --depth 1 --no-tags https://github.com/Skallwar/rv32i-pico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339454352
git clone --depth 1 --no-tags https://github.com/Amrit-Raj-Official/32-bit-Instruction-Word-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339721695
git clone --depth 1 --no-tags https://github.com/jmerdich/mr-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325652115
git clone --depth 1 --no-tags https://github.com/Phzera/SVmodules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325158006
git clone --depth 1 --no-tags https://github.com/Soham-coder/Presync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322378218
git clone --depth 1 --no-tags https://github.com/Cathuber/sv_fork_disable.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325329781
git clone --depth 1 --no-tags https://github.com/kat066/ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339353273
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/UVM_ALU_Sequence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340295576
git clone --depth 1 --no-tags https://github.com/rubywangruobin/ECE385_Rhythm_Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332502495
git clone --depth 1 --no-tags https://github.com/hao310rui140326/my_uvm_3ch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336121918
git clone --depth 1 --no-tags https://github.com/mowaida/Distributed-DecisionTree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348759626
git clone --depth 1 --no-tags https://github.com/gishmaya/second_version_for_switch_standard_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332410733
git clone --depth 1 --no-tags https://github.com/NikhilBellad/cache-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345805724
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/UVM_Messages-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340289637
git clone --depth 1 --no-tags https://github.com/deveshasnani/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336503300
git clone --depth 1 --no-tags https://github.com/HaoCheLee/I2C_Single_Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313831782
git clone --depth 1 --no-tags https://github.com/DavidDanD/PULPenix_AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316893785
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/rtl_with_di.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318812551
git clone --depth 1 --no-tags https://github.com/saremshal/2D-DCT-8BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314659327
git clone --depth 1 --no-tags https://github.com/taneroksuz/wolv-z3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319088725
git clone --depth 1 --no-tags https://github.com/palnikola1996/ASIC-Design-SHA3-256-Permutation-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338901970
git clone --depth 1 --no-tags https://github.com/WasabiFan/pipelined-rv32i-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336723184
git clone --depth 1 --no-tags https://github.com/VSHEV92/FIFO_MIG_BASED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329676797
git clone --depth 1 --no-tags https://github.com/ChristianKouris/bitcoin-hash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324693555
git clone --depth 1 --no-tags https://github.com/salsina/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346480490
git clone --depth 1 --no-tags https://github.com/dh73/appnotes_sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344000606
