D:/Library/VerilogProject/VerilogExperiment/sources/Wallace/adder_cell.v {1 {vlog -work work -vopt -stats=none D:/Library/VerilogProject/VerilogExperiment/sources/Wallace/adder_cell.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module add

Top level modules:
	add

} {} {}} D:/Library/VerilogProject/VerilogExperiment/sources/Wallace/wallace.v {1 {vlog -work work -vopt -stats=none D:/Library/VerilogProject/VerilogExperiment/sources/Wallace/wallace.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module signed_multi

Top level modules:
	signed_multi

} {} {}} D:/Library/VerilogProject/VerilogExperiment/sources/Wallace/sim_wallace.v {1 {vlog -work work -vopt -stats=none D:/Library/VerilogProject/VerilogExperiment/sources/Wallace/sim_wallace.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module sim_wallace

Top level modules:
	sim_wallace

} {} {}}
