List of CLB Tiles
CLEM_X90Y331
CLEL_R_X90Y331
CLEM_X120Y450
CLEL_R_X120Y450
CLEM_X41Y382
CLEL_R_X41Y382
CLEM_X107Y393
CLEL_R_X107Y393
CLEM_X63Y403
CLEL_R_X63Y403
CLEL_L_X44Y341
CLEL_R_X44Y341
CLEL_L_X44Y364
CLEL_R_X44Y364
CLEM_X123Y360
CLEL_R_X123Y360
CLEM_X96Y324
CLEL_R_X96Y324
CLEL_L_X50Y303
CLEL_R_X50Y303

List of Congested Nets
gru_inst/element_index_reg_n_0_[2][2]
gru_inst/element_index_reg_n_0_[2][1]
gru_inst/element_index_reg_n_0_[6][0]
gru_inst/element_index_reg_n_0_[1][2]
gru_inst/element_index_reg_n_0_[1][1]
gru_inst/element_index_reg_n_0_[1][0]
gru_inst/element_index_reg_n_0_[5][1]
gru_inst/element_index_reg_n_0_[3][2]
gru_inst/element_index_reg_n_0_[3][1]
gru_inst/element_index_reg_n_0_[3][0]
gru_inst/element_index_reg_n_0_[0][2]
gru_inst/element_index_reg_n_0_[0][1]
gru_inst/element_index_reg_n_0_[6][1]
gru_inst/element_index_reg_n_0_[4][1]
gru_inst/element_index_reg_n_0_[6][2]
gru_inst/gen_reset_gates[6].reset_gate_inst/hidden_mac_count_reg_n_0_[2]
gru_inst/gen_reset_gates[6].reset_gate_inst/hidden_mac_count_reg_n_0_[1]
gru_inst/gen_reset_gates[6].reset_gate_inst/hidden_mac_count_reg_n_0_[0]
W_hn[3][0][8]
W_hn[15][0][8]
W_hn[11][0][8]
W_hn[9][13][8]
W_hn[10][0][8]
W_hn[1][13][8]
W_hn[14][0][8]
W_hn[12][0][8]
W_hn[8][13][8]
W_hn[11][13][8]
W_hn[10][13][8]
W_hn[13][13][8]
W_hn[12][13][8]
W_hn[15][13][8]
W_hn[14][13][8]
W_hn[9][0][8]
W_hn[2][13][8]
W_hn[2][0][8]
W_hn[1][0][8]
W_hn[0][0][8]
W_hn[7][0][8]
W_hn[6][0][8]
W_hn[5][0][8]
W_hn[4][0][8]
W_hn[8][0][8]
W_hn[3][13][8]
W_hn[6][13][8]
W_hn[4][13][8]
gru_inst/element_index_reg[0][3]_rep__46_n_0
W_iz[2][32][12]
W_iz[9][32][12]
W_iz[3][32][12]
W_iz[8][32][12]
W_iz[3][39][12]
W_iz[2][39][12]
W_iz[1][39][12]
W_iz[0][39][12]
W_iz[6][39][12]
W_iz[5][39][12]
W_iz[4][39][12]
W_iz[10][39][12]
W_iz[9][39][12]
W_iz[8][39][12]
W_iz[15][39][12]
W_iz[13][39][12]
W_iz[12][39][12]
W_iz[13][32][12]
W_iz[5][32][12]
W_iz[1][32][12]
W_iz[0][32][12]
W_iz[7][32][12]
W_iz[6][32][12]
W_iz[4][32][12]
W_iz[11][32][12]
W_iz[15][32][12]
W_iz[14][32][12]
W_iz[12][32][12]
gru_inst/gen_reset_gates[6].reset_gate_inst/sum_hidden0_i_395_n_0
gru_inst/gen_reset_gates[6].reset_gate_inst/sum_hidden0_i_394__11_n_0
gru_inst/gen_reset_gates[6].reset_gate_inst/sum_hidden0_i_391__11_n_0
gru_inst/gen_reset_gates[6].reset_gate_inst/sum_hidden0_i_398__10_n_0
gru_inst/element_index_reg[5][3]_rep__44_n_0
W_hr[13][9][3]
W_hr[2][9][3]
W_hr[1][9][3]
W_hr[0][9][3]
W_hr[7][9][3]
W_hr[6][9][3]
W_hr[4][9][3]
W_hr[15][9][3]
gru_inst/gen_reset_gates[6].reset_gate_inst/sum_hidden0_i_387__5_n_0
gru_inst/gen_reset_gates[6].reset_gate_inst/sum_hidden0_i_392__7_n_0
gru_inst/gen_reset_gates[6].reset_gate_inst/sum_hidden0_i_396__8_n_0
W_hr[3][5][3]
W_hr[2][5][3]
W_hr[1][5][3]
W_hr[0][5][3]
W_hr[7][5][3]
W_hr[6][5][3]
W_hr[5][5][3]
W_hr[4][5][3]
W_hr[11][5][3]
W_hr[10][5][3]
W_hr[9][5][3]
W_hr[8][5][3]
W_hr[15][5][3]
W_hr[14][5][3]
W_iz[4][9][0]
W_iz[1][9][0]
W_iz[3][9][0]
W_iz[7][9][0]
W_iz[6][9][0]
W_iz[8][9][0]
W_iz[15][9][0]
W_iz[14][9][0]
W_iz[12][9][0]
W_iz[7][2][0]
W_iz[3][2][0]
W_iz[2][2][0]
W_iz[1][2][0]
W_iz[5][2][0]
W_iz[4][2][0]
W_iz[11][2][0]
W_iz[8][2][0]
W_iz[15][2][0]
W_iz[14][2][0]
W_iz[12][2][0]
W_iz[3][59][1]
W_iz[2][59][1]
W_iz[1][59][1]
W_iz[7][59][1]
W_iz[6][59][1]
W_iz[5][59][1]
W_iz[4][59][1]
W_iz[11][59][1]
W_iz[10][59][1]
W_iz[9][59][1]
W_iz[8][59][1]
W_iz[15][59][1]
W_iz[14][59][1]
W_iz[13][59][1]
W_iz[12][59][1]
gru_inst/element_index_reg[0][3]_rep__12_n_0
W_iz[10][53][0]
W_iz[8][60][0]
W_iz[2][53][0]
W_iz[1][53][0]
W_iz[7][53][0]
W_iz[6][53][0]
W_iz[5][53][0]
W_iz[4][53][0]
W_iz[11][53][0]
W_iz[9][53][0]
W_iz[8][53][0]
W_iz[15][53][0]
W_iz[13][53][0]
W_iz[12][53][0]
W_iz[7][60][0]
W_iz[3][60][0]
W_iz[1][60][0]
W_iz[6][60][0]
W_iz[5][60][0]
W_iz[4][60][0]
W_iz[11][60][0]
W_iz[9][60][0]
W_iz[15][60][0]
W_iz[14][60][0]
W_iz[12][60][0]
W_ir[8][62][1]
W_ir[10][62][1]
W_ir[6][56][1]
W_ir[5][62][1]
W_ir[3][62][1]
W_ir[2][62][1]
W_ir[0][62][1]
W_ir[7][62][1]
W_ir[6][62][1]
W_ir[11][62][1]
W_ir[9][62][1]
W_ir[15][62][1]
W_ir[14][62][1]
W_ir[13][62][1]
W_ir[5][56][1]
W_ir[14][56][1]
W_ir[13][56][1]
W_ir[3][56][1]
W_ir[1][56][1]
W_ir[0][56][1]
W_ir[7][56][1]
W_ir[4][56][1]
W_ir[11][56][1]
W_ir[10][56][1]
W_ir[9][56][1]
W_ir[8][56][1]
W_ir[15][56][1]
W_ir[12][56][1]
W_in[6][8][12]
W_in[14][36][11]
W_in[10][36][11]
W_in[2][36][11]
W_in[12][36][11]
W_in[3][36][11]
W_in[1][36][11]
W_in[0][36][11]
W_in[7][36][11]
W_in[6][36][11]
W_in[4][36][11]
W_in[11][36][11]
W_in[9][36][11]
W_in[8][36][11]
W_in[15][36][11]
W_in[13][36][11]
W_in[2][8][12]
W_in[1][8][12]
W_in[0][8][12]
W_in[7][8][12]
W_in[5][8][12]
W_in[4][8][12]
W_in[11][8][12]
W_in[10][8][12]
W_in[9][8][12]
W_in[8][8][12]
W_in[15][8][12]
W_in[14][8][12]
W_in[13][8][12]
W_in[12][8][12]
gru_inst/element_index_reg[0][3]_rep__7_n_0
W_ir[6][16][6]
W_ir[6][38][6]
W_ir[11][38][6]
W_ir[2][38][6]
W_ir[15][38][6]
W_ir[12][38][6]
W_ir[3][38][6]
W_ir[1][38][6]
W_ir[0][38][6]
W_ir[7][38][6]
W_ir[5][38][6]
W_ir[4][38][6]
W_ir[10][38][6]
W_ir[9][38][6]
W_ir[8][38][6]
W_ir[14][38][6]
W_ir[13][38][6]
W_ir[14][16][6]
W_ir[3][16][6]
W_ir[2][16][6]
W_ir[1][16][6]
W_ir[0][16][6]
W_ir[5][16][6]
W_ir[4][16][6]
W_ir[11][16][6]
W_ir[10][16][6]
W_ir[9][16][6]
W_ir[8][16][6]
W_ir[15][16][6]
W_ir[13][16][6]
W_ir[12][16][6]
W_ir[3][18][6]
W_ir[1][18][6]
W_ir[0][18][6]
W_ir[6][18][6]
W_ir[5][18][6]
W_ir[4][18][6]
W_ir[11][18][6]
W_ir[10][18][6]
W_ir[15][18][6]
W_ir[13][18][6]
W_ir[12][18][6]
gru_inst/gen_new_gates[6].new_gate_inst/element_index_reg[6][0]_172
gru_inst/gen_new_gates[6].new_gate_inst/element_index_reg[6][0]_169
gru_inst/gen_new_gates[6].new_gate_inst/element_index_reg[6][0]_173
W_in[13][45][6]
W_in[12][45][6]
W_in[8][45][6]
W_in[1][45][6]
W_in[3][45][6]
W_in[2][45][6]
W_in[7][45][6]
W_in[6][45][6]
W_in[5][45][6]
W_in[4][45][6]
W_in[11][45][6]
W_in[10][45][6]
W_in[15][45][6]
W_in[14][45][6]
gru_inst/gen_new_gates[6].new_gate_inst/element_index_reg[6][0]_168
gru_inst/gen_new_gates[6].new_gate_inst/element_index_reg[6][0]_171
W_in[2][32][6]
W_in[6][32][6]
W_in[4][32][6]
W_in[9][32][6]
W_in[15][32][6]
W_in[14][32][6]
W_in[13][32][6]

