# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sources/vhdl/button_pulser.vhd" \
"../../../../sources/vhdl/clock_divider.vhd" \
"../../../../project_4.srcs/sim_1/new/button_pulser_tb.vhd" \

# Do not sort compile order
nosort
