vhdl xil_defaultlib  \
"../../../bd/DesignP1/ip/DesignP1_microblaze_0_0/sim/DesignP1_microblaze_0_0.vhd" \
"../../../bd/DesignP1/ip/DesignP1_dlmb_v10_0/sim/DesignP1_dlmb_v10_0.vhd" \
"../../../bd/DesignP1/ip/DesignP1_ilmb_v10_0/sim/DesignP1_ilmb_v10_0.vhd" \
"../../../bd/DesignP1/ip/DesignP1_dlmb_bram_if_cntlr_0/sim/DesignP1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/DesignP1/ip/DesignP1_ilmb_bram_if_cntlr_0/sim/DesignP1_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/DesignP1/ip/DesignP1_mdm_1_0/sim/DesignP1_mdm_1_0.vhd" \
"../../../bd/DesignP1/ip/DesignP1_rst_clk_wiz_1_100M_0/sim/DesignP1_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/DesignP1/ip/DesignP1_axi_gpio_0_0/sim/DesignP1_axi_gpio_0_0.vhd" \
"../../../bd/DesignP1/ip/DesignP1_axi_uartlite_0_0/sim/DesignP1_axi_uartlite_0_0.vhd" \
"../../../bd/DesignP1/sim/DesignP1.vhd" \

# Do not sort compile order
nosort
