<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-443</identifier><datestamp>2011-12-15T09:58:20Z</datestamp><dc:title>VLSI implementation of artificial neural network based digital multiplier and adder</dc:title><dc:creator>RANADE, RANJEET</dc:creator><dc:creator>BHANDARI, SANJAY</dc:creator><dc:creator>CHANDORKAR, AN</dc:creator><dc:subject>cmos digital integrated circuit</dc:subject><dc:subject>vlsi</dc:subject><dc:subject>digital arithmetic</dc:subject><dc:subject>multiplying circuit</dc:subject><dc:description>This paper describes a technique to realize a novel digital multiplier using Artificial Neural Network (ANN). It proposes a generalized `Energy Function' for multiplier and its hardware realization by combining conventional digital hardware with a neural network. The design of neurons, extended range active loads and the digital multiplier are described in this paper along with the simulation results .</dc:description><dc:description>Â© IEEE</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2008-12-22T05:44:36Z</dc:date><dc:date>2011-11-28T00:48:07Z</dc:date><dc:date>2011-12-15T09:58:20Z</dc:date><dc:date>2008-12-22T05:44:36Z</dc:date><dc:date>2011-11-28T00:48:07Z</dc:date><dc:date>2011-12-15T09:58:20Z</dc:date><dc:date>1996</dc:date><dc:type>Article</dc:type><dc:identifier>Proceedings of the Ninth International Conference on VLSI Design, Bangalore, India, 3-6 January 1996, 318-319</dc:identifier><dc:identifier>0-8186-7228-5</dc:identifier><dc:identifier>10.1109/ICVD.1996.489620</dc:identifier><dc:identifier>http://hdl.handle.net/10054/443</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/443</dc:identifier><dc:language>en</dc:language></oai_dc:dc>