// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.436600,HLS_SYN_LAT=4183,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=1944,HLS_SYN_LUT=2827}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_Addr_A,
        a_EN_A,
        a_WEN_A,
        a_Din_A,
        a_Dout_A,
        a_Clk_A,
        a_Rst_A,
        b_Addr_A,
        b_EN_A,
        b_WEN_A,
        b_Din_A,
        b_Dout_A,
        b_Clk_A,
        b_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 18'b1;
parameter    ap_ST_fsm_pp0_stage0 = 18'b10;
parameter    ap_ST_fsm_pp0_stage1 = 18'b100;
parameter    ap_ST_fsm_pp0_stage2 = 18'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 18'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 18'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 18'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 18'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 18'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 18'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 18'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 18'b100000000000;
parameter    ap_ST_fsm_pp0_stage11 = 18'b1000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 18'b10000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 18'b100000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 18'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 18'b10000000000000000;
parameter    ap_ST_fsm_state104 = 18'b100000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv55_0 = 55'b0000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv59_1 = 59'b1;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv9_3 = 9'b11;
parameter    ap_const_lv7_30 = 7'b110000;
parameter    ap_const_lv9_4 = 9'b100;
parameter    ap_const_lv59_2 = 59'b10;
parameter    ap_const_lv9_5 = 9'b101;
parameter    ap_const_lv7_50 = 7'b1010000;
parameter    ap_const_lv9_6 = 9'b110;
parameter    ap_const_lv59_3 = 59'b11;
parameter    ap_const_lv9_7 = 9'b111;
parameter    ap_const_lv8_70 = 8'b1110000;
parameter    ap_const_lv9_8 = 9'b1000;
parameter    ap_const_lv59_4 = 59'b100;
parameter    ap_const_lv9_9 = 9'b1001;
parameter    ap_const_lv8_90 = 8'b10010000;
parameter    ap_const_lv9_A = 9'b1010;
parameter    ap_const_lv59_5 = 59'b101;
parameter    ap_const_lv9_B = 9'b1011;
parameter    ap_const_lv8_B0 = 8'b10110000;
parameter    ap_const_lv9_C = 9'b1100;
parameter    ap_const_lv59_6 = 59'b110;
parameter    ap_const_lv9_D = 9'b1101;
parameter    ap_const_lv9_E = 9'b1110;
parameter    ap_const_lv59_7 = 59'b111;
parameter    ap_const_lv9_F = 9'b1111;
parameter    ap_const_lv9_F0 = 9'b11110000;
parameter    ap_const_lv32_11 = 32'b10001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_Addr_A;
output   a_EN_A;
output  [3:0] a_WEN_A;
output  [31:0] a_Din_A;
input  [31:0] a_Dout_A;
output   a_Clk_A;
output   a_Rst_A;
output  [31:0] b_Addr_A;
output   b_EN_A;
output  [3:0] b_WEN_A;
output  [31:0] b_Din_A;
input  [31:0] b_Dout_A;
output   b_Clk_A;
output   b_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_EN_A;
reg b_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [8:0] indvar_flatten_reg_414;
reg   [4:0] i_reg_425;
reg   [4:0] j_reg_436;
reg   [31:0] reg_468;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_2483;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage7;
wire   [0:0] ap_CS_fsm_pp0_stage10;
wire   [0:0] ap_CS_fsm_pp0_stage13;
reg   [31:0] reg_474;
reg   [31:0] reg_480;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [0:0] ap_CS_fsm_pp0_stage8;
wire   [0:0] ap_CS_fsm_pp0_stage11;
wire   [0:0] ap_CS_fsm_pp0_stage14;
reg   [31:0] reg_486;
reg   [31:0] reg_492;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [0:0] ap_CS_fsm_pp0_stage9;
wire   [0:0] ap_CS_fsm_pp0_stage12;
wire   [0:0] ap_CS_fsm_pp0_stage15;
reg   [31:0] reg_498;
wire   [31:0] grp_fu_447_p2;
reg   [31:0] reg_504;
reg   [0:0] sel_tmp_reg_2564;
reg   [0:0] sel_tmp2_reg_2584;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2483;
reg   [0:0] sel_tmp4_reg_2604;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp4_reg_2604;
reg   [0:0] sel_tmp6_reg_2629;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp6_reg_2629;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2483;
reg   [0:0] sel_tmp8_reg_2649;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp8_reg_2649;
reg   [0:0] sel_tmp1_reg_2675;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp1_reg_2675;
reg   [0:0] sel_tmp3_reg_2695;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp3_reg_2695;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2483;
reg   [0:0] sel_tmp5_reg_2715;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp5_reg_2715;
reg   [0:0] sel_tmp7_reg_2741;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp7_reg_2741;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] sel_tmp9_reg_2761;
reg   [0:0] ap_pipeline_reg_pp0_iter3_sel_tmp9_reg_2761;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2483;
reg   [0:0] sel_tmp10_reg_2781;
reg   [0:0] ap_pipeline_reg_pp0_iter3_sel_tmp10_reg_2781;
reg   [0:0] sel_tmp11_reg_2801;
reg   [0:0] ap_pipeline_reg_pp0_iter3_sel_tmp11_reg_2801;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2483;
reg   [0:0] sel_tmp12_reg_2821;
reg   [0:0] ap_pipeline_reg_pp0_iter4_sel_tmp12_reg_2821;
reg   [0:0] sel_tmp13_reg_2846;
reg   [0:0] ap_pipeline_reg_pp0_iter4_sel_tmp13_reg_2846;
reg   [0:0] sel_tmp14_reg_2867;
reg   [0:0] ap_pipeline_reg_pp0_iter5_sel_tmp14_reg_2867;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2483;
reg   [0:0] sel_tmp15_reg_2891;
reg   [0:0] ap_pipeline_reg_pp0_iter6_sel_tmp15_reg_2891;
wire   [0:0] exitcond_flatten_fu_508_p2;
wire   [8:0] indvar_flatten_next_fu_514_p2;
reg   [8:0] indvar_flatten_next_reg_2487;
wire   [4:0] j_mid2_fu_532_p3;
reg   [4:0] j_mid2_reg_2492;
wire   [4:0] tmp_mid2_v_fu_540_p3;
reg   [4:0] tmp_mid2_v_reg_2509;
wire   [8:0] tmp_fu_548_p3;
reg   [8:0] tmp_reg_2514;
wire   [0:0] sel_tmp_fu_700_p2;
wire   [6:0] tmp_3_cast4_cast_fu_720_p1;
reg   [6:0] tmp_3_cast4_cast_reg_2574;
wire   [0:0] sel_tmp2_fu_818_p2;
wire   [31:0] grp_fu_452_p2;
reg   [31:0] tmp_9_reg_2599;
wire   [0:0] sel_tmp4_fu_930_p2;
wire   [6:0] tmp_168_fu_950_p2;
reg   [6:0] tmp_168_reg_2614;
reg   [31:0] tmp_9_1_reg_2624;
wire   [0:0] sel_tmp6_fu_1044_p2;
reg   [31:0] tmp_9_2_reg_2644;
wire   [0:0] sel_tmp8_fu_1156_p2;
wire   [7:0] tmp_3_cast4_fu_1176_p1;
reg   [7:0] tmp_3_cast4_reg_2659;
reg   [31:0] tmp_9_3_reg_2670;
wire   [0:0] sel_tmp1_fu_1274_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp1_reg_2675;
reg   [31:0] tmp_9_4_reg_2690;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_4_reg_2690;
wire   [0:0] sel_tmp3_fu_1386_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp3_reg_2695;
reg   [31:0] tmp_9_5_reg_2710;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_5_reg_2710;
wire   [0:0] sel_tmp5_fu_1500_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp5_reg_2715;
wire   [31:0] tmp_s_fu_1528_p3;
reg   [31:0] tmp_s_reg_2730;
reg   [31:0] tmp_9_6_reg_2736;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_6_reg_2736;
wire   [0:0] sel_tmp7_fu_1619_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp7_reg_2741;
reg   [0:0] ap_pipeline_reg_pp0_iter3_sel_tmp7_reg_2741;
reg   [31:0] tmp_9_7_reg_2756;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_7_reg_2756;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_7_reg_2756;
wire   [0:0] sel_tmp9_fu_1733_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp9_reg_2761;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp9_reg_2761;
reg   [31:0] tmp_9_8_reg_2776;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_8_reg_2776;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_8_reg_2776;
wire   [0:0] sel_tmp10_fu_1845_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp10_reg_2781;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp10_reg_2781;
reg   [31:0] tmp_9_9_reg_2796;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_9_reg_2796;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_9_reg_2796;
wire   [0:0] sel_tmp11_fu_1957_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp11_reg_2801;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp11_reg_2801;
reg   [31:0] tmp_9_s_reg_2816;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_s_reg_2816;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_s_reg_2816;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_s_reg_2816;
wire   [0:0] sel_tmp12_fu_2069_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp12_reg_2821;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp12_reg_2821;
reg   [0:0] ap_pipeline_reg_pp0_iter3_sel_tmp12_reg_2821;
wire   [9:0] tmp_178_fu_2109_p2;
reg   [9:0] tmp_178_reg_2836;
reg   [9:0] ap_pipeline_reg_pp0_iter1_tmp_178_reg_2836;
reg   [9:0] ap_pipeline_reg_pp0_iter2_tmp_178_reg_2836;
reg   [9:0] ap_pipeline_reg_pp0_iter3_tmp_178_reg_2836;
reg   [9:0] ap_pipeline_reg_pp0_iter4_tmp_178_reg_2836;
reg   [9:0] ap_pipeline_reg_pp0_iter5_tmp_178_reg_2836;
reg   [31:0] tmp_9_10_reg_2841;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_9_10_reg_2841;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_10_reg_2841;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_10_reg_2841;
wire   [0:0] sel_tmp13_fu_2199_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_sel_tmp13_reg_2846;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp13_reg_2846;
reg   [0:0] ap_pipeline_reg_pp0_iter3_sel_tmp13_reg_2846;
wire   [4:0] j_1_fu_2205_p2;
reg   [4:0] j_1_reg_2851;
wire   [31:0] tmp_1_1_fu_2210_p3;
reg   [31:0] tmp_1_1_reg_2856;
reg   [31:0] tmp_9_11_reg_2862;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_11_reg_2862;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_11_reg_2862;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_9_11_reg_2862;
wire   [0:0] sel_tmp14_fu_2300_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp14_reg_2867;
reg   [0:0] ap_pipeline_reg_pp0_iter3_sel_tmp14_reg_2867;
reg   [0:0] ap_pipeline_reg_pp0_iter4_sel_tmp14_reg_2867;
reg   [31:0] a_load_15_reg_2872;
reg   [31:0] b_load_15_reg_2879;
reg   [31:0] tmp_9_12_reg_2886;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_12_reg_2886;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_12_reg_2886;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_9_12_reg_2886;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_9_12_reg_2886;
wire   [0:0] sel_tmp15_fu_2388_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sel_tmp15_reg_2891;
reg   [0:0] ap_pipeline_reg_pp0_iter3_sel_tmp15_reg_2891;
reg   [0:0] ap_pipeline_reg_pp0_iter4_sel_tmp15_reg_2891;
reg   [0:0] ap_pipeline_reg_pp0_iter5_sel_tmp15_reg_2891;
reg   [31:0] tmp_9_13_reg_2896;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_13_reg_2896;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_13_reg_2896;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_9_13_reg_2896;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_9_13_reg_2896;
reg   [31:0] tmp_9_14_reg_2901;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_9_14_reg_2901;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_9_14_reg_2901;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_9_14_reg_2901;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_9_14_reg_2901;
wire   [31:0] tmp_1_2_fu_2394_p3;
reg   [31:0] tmp_1_2_reg_2906;
wire   [31:0] tmp_1_3_fu_2400_p3;
reg   [31:0] tmp_1_3_reg_2912;
wire   [31:0] tmp_1_4_fu_2406_p3;
reg   [31:0] tmp_1_4_reg_2918;
wire   [31:0] tmp_1_5_fu_2412_p3;
reg   [31:0] tmp_1_5_reg_2924;
wire   [31:0] tmp_1_6_fu_2418_p3;
reg   [31:0] tmp_1_6_reg_2930;
wire   [31:0] tmp_1_7_fu_2424_p3;
reg   [31:0] tmp_1_7_reg_2936;
wire   [31:0] tmp_1_8_fu_2430_p3;
reg   [31:0] tmp_1_8_reg_2942;
wire   [31:0] tmp_1_9_fu_2436_p3;
reg   [31:0] tmp_1_9_reg_2948;
wire   [31:0] tmp_1_s_fu_2442_p3;
reg   [31:0] tmp_1_s_reg_2954;
wire   [31:0] tmp_1_10_fu_2448_p3;
reg   [31:0] tmp_1_10_reg_2960;
wire   [31:0] tmp_1_11_fu_2454_p3;
reg   [31:0] tmp_1_11_reg_2966;
wire   [31:0] tmp_1_12_fu_2460_p3;
reg   [31:0] tmp_1_12_reg_2972;
wire   [31:0] tmp_1_13_fu_2466_p3;
reg   [31:0] tmp_1_13_reg_2978;
reg   [8:0] indvar_flatten_phi_fu_418_p4;
reg   [4:0] i_phi_fu_429_p4;
reg   [4:0] j_phi_fu_440_p4;
wire   [63:0] tmp_5_fu_556_p1;
wire   [63:0] tmp_3_fu_561_p1;
wire   [63:0] tmp_16_fu_571_p3;
wire   [63:0] tmp_196_cast_fu_589_p1;
wire   [63:0] tmp_26_fu_599_p3;
wire   [63:0] tmp_165_fu_608_p3;
wire   [63:0] tmp_36_fu_711_p3;
wire   [63:0] tmp_198_cast_fu_729_p1;
wire   [63:0] tmp_46_fu_829_p3;
wire   [63:0] tmp_167_fu_838_p3;
wire   [63:0] tmp_56_fu_941_p3;
wire   [63:0] tmp_200_cast_fu_955_p1;
wire   [63:0] tmp_66_fu_1055_p3;
wire   [63:0] tmp_169_fu_1064_p3;
wire   [63:0] tmp_76_fu_1167_p3;
wire   [63:0] tmp_202_cast_fu_1185_p1;
wire   [63:0] tmp_86_fu_1285_p3;
wire   [63:0] tmp_171_fu_1294_p3;
wire   [63:0] tmp_96_fu_1397_p3;
wire   [63:0] tmp_204_cast_fu_1411_p1;
wire   [63:0] tmp_106_fu_1511_p3;
wire   [63:0] tmp_173_fu_1520_p3;
wire   [63:0] tmp_116_fu_1630_p3;
wire   [63:0] tmp_206_cast_fu_1644_p1;
wire   [63:0] tmp_126_fu_1744_p3;
wire   [63:0] tmp_175_fu_1753_p3;
wire   [63:0] tmp_136_fu_1856_p3;
wire   [63:0] tmp_208_cast_fu_1868_p1;
wire   [63:0] tmp_146_fu_1968_p3;
wire   [63:0] tmp_176_fu_1977_p3;
wire   [63:0] tmp_156_fu_2083_p3;
wire   [63:0] tmp_210_cast_fu_2104_p1;
wire   [63:0] tmp_211_cast_fu_2472_p1;
reg   [31:0] a_Addr_A_orig;
reg   [31:0] b_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [31:0] grp_fu_447_p0;
reg   [31:0] grp_fu_447_p1;
reg   [31:0] grp_fu_458_p0;
reg   [31:0] grp_fu_463_p0;
wire   [0:0] exitcond_fu_526_p2;
wire   [4:0] i_1_fu_520_p2;
wire   [8:0] tmp_11_fu_566_p2;
wire   [5:0] tmp_3_cast_fu_580_p1;
wire   [5:0] tmp_161_fu_583_p2;
wire   [8:0] tmp_21_fu_594_p2;
wire   [31:0] a_load_to_int_fu_616_p1;
wire   [7:0] tmp_4_fu_620_p4;
wire   [22:0] tmp_179_fu_630_p1;
wire   [0:0] notrhs_fu_640_p2;
wire   [0:0] notlhs_fu_634_p2;
wire   [0:0] tmp_6_fu_646_p2;
wire   [0:0] grp_fu_458_p2;
wire   [31:0] b_load_to_int_fu_658_p1;
wire   [7:0] tmp_10_fu_662_p4;
wire   [22:0] tmp_180_fu_672_p1;
wire   [0:0] notrhs1_fu_682_p2;
wire   [0:0] notlhs1_fu_676_p2;
wire   [0:0] tmp_12_fu_688_p2;
wire   [0:0] grp_fu_463_p2;
wire   [0:0] tmp_8_fu_652_p2;
wire   [0:0] tmp_14_fu_694_p2;
wire   [8:0] tmp_31_fu_706_p2;
wire   [6:0] tmp_166_fu_723_p2;
wire   [31:0] a_load_1_to_int_fu_734_p1;
wire   [7:0] tmp_15_fu_738_p4;
wire   [22:0] tmp_181_fu_748_p1;
wire   [0:0] notrhs2_fu_758_p2;
wire   [0:0] notlhs2_fu_752_p2;
wire   [0:0] tmp_17_fu_764_p2;
wire   [31:0] b_load_1_to_int_fu_776_p1;
wire   [7:0] tmp_20_fu_780_p4;
wire   [22:0] tmp_182_fu_790_p1;
wire   [0:0] notrhs3_fu_800_p2;
wire   [0:0] notlhs3_fu_794_p2;
wire   [0:0] tmp_22_fu_806_p2;
wire   [0:0] tmp_19_fu_770_p2;
wire   [0:0] tmp_24_fu_812_p2;
wire   [8:0] tmp_41_fu_824_p2;
wire   [31:0] a_load_2_to_int_fu_846_p1;
wire   [7:0] tmp_25_fu_850_p4;
wire   [22:0] tmp_183_fu_860_p1;
wire   [0:0] notrhs4_fu_870_p2;
wire   [0:0] notlhs4_fu_864_p2;
wire   [0:0] tmp_27_fu_876_p2;
wire   [31:0] b_load_2_to_int_fu_888_p1;
wire   [7:0] tmp_30_fu_892_p4;
wire   [22:0] tmp_184_fu_902_p1;
wire   [0:0] notrhs5_fu_912_p2;
wire   [0:0] notlhs5_fu_906_p2;
wire   [0:0] tmp_32_fu_918_p2;
wire   [0:0] tmp_29_fu_882_p2;
wire   [0:0] tmp_34_fu_924_p2;
wire   [8:0] tmp_51_fu_936_p2;
wire   [31:0] a_load_3_to_int_fu_960_p1;
wire   [7:0] tmp_35_fu_964_p4;
wire   [22:0] tmp_185_fu_974_p1;
wire   [0:0] notrhs6_fu_984_p2;
wire   [0:0] notlhs6_fu_978_p2;
wire   [0:0] tmp_37_fu_990_p2;
wire   [31:0] b_load_3_to_int_fu_1002_p1;
wire   [7:0] tmp_40_fu_1006_p4;
wire   [22:0] tmp_186_fu_1016_p1;
wire   [0:0] notrhs7_fu_1026_p2;
wire   [0:0] notlhs7_fu_1020_p2;
wire   [0:0] tmp_42_fu_1032_p2;
wire   [0:0] tmp_39_fu_996_p2;
wire   [0:0] tmp_44_fu_1038_p2;
wire   [8:0] tmp_61_fu_1050_p2;
wire   [31:0] a_load_4_to_int_fu_1072_p1;
wire   [7:0] tmp_45_fu_1076_p4;
wire   [22:0] tmp_187_fu_1086_p1;
wire   [0:0] notrhs8_fu_1096_p2;
wire   [0:0] notlhs8_fu_1090_p2;
wire   [0:0] tmp_47_fu_1102_p2;
wire   [31:0] b_load_4_to_int_fu_1114_p1;
wire   [7:0] tmp_50_fu_1118_p4;
wire   [22:0] tmp_188_fu_1128_p1;
wire   [0:0] notrhs9_fu_1138_p2;
wire   [0:0] notlhs9_fu_1132_p2;
wire   [0:0] tmp_52_fu_1144_p2;
wire   [0:0] tmp_49_fu_1108_p2;
wire   [0:0] tmp_54_fu_1150_p2;
wire   [8:0] tmp_71_fu_1162_p2;
wire   [7:0] tmp_170_fu_1179_p2;
wire   [31:0] a_load_5_to_int_fu_1190_p1;
wire   [7:0] tmp_55_fu_1194_p4;
wire   [22:0] tmp_189_fu_1204_p1;
wire   [0:0] notrhs10_fu_1214_p2;
wire   [0:0] notlhs10_fu_1208_p2;
wire   [0:0] tmp_57_fu_1220_p2;
wire   [31:0] b_load_5_to_int_fu_1232_p1;
wire   [7:0] tmp_60_fu_1236_p4;
wire   [22:0] tmp_190_fu_1246_p1;
wire   [0:0] notrhs11_fu_1256_p2;
wire   [0:0] notlhs11_fu_1250_p2;
wire   [0:0] tmp_62_fu_1262_p2;
wire   [0:0] tmp_59_fu_1226_p2;
wire   [0:0] tmp_64_fu_1268_p2;
wire   [8:0] tmp_81_fu_1280_p2;
wire   [31:0] a_load_6_to_int_fu_1302_p1;
wire   [7:0] tmp_65_fu_1306_p4;
wire   [22:0] tmp_191_fu_1316_p1;
wire   [0:0] notrhs12_fu_1326_p2;
wire   [0:0] notlhs12_fu_1320_p2;
wire   [0:0] tmp_67_fu_1332_p2;
wire   [31:0] b_load_6_to_int_fu_1344_p1;
wire   [7:0] tmp_70_fu_1348_p4;
wire   [22:0] tmp_192_fu_1358_p1;
wire   [0:0] notrhs13_fu_1368_p2;
wire   [0:0] notlhs13_fu_1362_p2;
wire   [0:0] tmp_72_fu_1374_p2;
wire   [0:0] tmp_69_fu_1338_p2;
wire   [0:0] tmp_74_fu_1380_p2;
wire   [8:0] tmp_91_fu_1392_p2;
wire   [7:0] tmp_172_fu_1406_p2;
wire   [31:0] a_load_7_to_int_fu_1416_p1;
wire   [7:0] tmp_75_fu_1420_p4;
wire   [22:0] tmp_193_fu_1430_p1;
wire   [0:0] notrhs14_fu_1440_p2;
wire   [0:0] notlhs14_fu_1434_p2;
wire   [0:0] tmp_77_fu_1446_p2;
wire   [31:0] b_load_7_to_int_fu_1458_p1;
wire   [7:0] tmp_80_fu_1462_p4;
wire   [22:0] tmp_194_fu_1472_p1;
wire   [0:0] notrhs15_fu_1482_p2;
wire   [0:0] notlhs15_fu_1476_p2;
wire   [0:0] tmp_82_fu_1488_p2;
wire   [0:0] tmp_79_fu_1452_p2;
wire   [0:0] tmp_84_fu_1494_p2;
wire   [8:0] tmp_101_fu_1506_p2;
wire   [31:0] a_load_8_to_int_fu_1535_p1;
wire   [7:0] tmp_85_fu_1539_p4;
wire   [22:0] tmp_195_fu_1549_p1;
wire   [0:0] notrhs16_fu_1559_p2;
wire   [0:0] notlhs16_fu_1553_p2;
wire   [0:0] tmp_87_fu_1565_p2;
wire   [31:0] b_load_8_to_int_fu_1577_p1;
wire   [7:0] tmp_90_fu_1581_p4;
wire   [22:0] tmp_196_fu_1591_p1;
wire   [0:0] notrhs17_fu_1601_p2;
wire   [0:0] notlhs17_fu_1595_p2;
wire   [0:0] tmp_92_fu_1607_p2;
wire   [0:0] tmp_89_fu_1571_p2;
wire   [0:0] tmp_94_fu_1613_p2;
wire   [8:0] tmp_111_fu_1625_p2;
wire   [7:0] tmp_174_fu_1639_p2;
wire   [31:0] a_load_9_to_int_fu_1649_p1;
wire   [7:0] tmp_95_fu_1653_p4;
wire   [22:0] tmp_197_fu_1663_p1;
wire   [0:0] notrhs18_fu_1673_p2;
wire   [0:0] notlhs18_fu_1667_p2;
wire   [0:0] tmp_97_fu_1679_p2;
wire   [31:0] b_load_9_to_int_fu_1691_p1;
wire   [7:0] tmp_100_fu_1695_p4;
wire   [22:0] tmp_198_fu_1705_p1;
wire   [0:0] notrhs19_fu_1715_p2;
wire   [0:0] notlhs19_fu_1709_p2;
wire   [0:0] tmp_102_fu_1721_p2;
wire   [0:0] tmp_99_fu_1685_p2;
wire   [0:0] tmp_104_fu_1727_p2;
wire   [8:0] tmp_121_fu_1739_p2;
wire   [31:0] a_load_10_to_int_fu_1761_p1;
wire   [7:0] tmp_105_fu_1765_p4;
wire   [22:0] tmp_199_fu_1775_p1;
wire   [0:0] notrhs20_fu_1785_p2;
wire   [0:0] notlhs20_fu_1779_p2;
wire   [0:0] tmp_107_fu_1791_p2;
wire   [31:0] b_load_10_to_int_fu_1803_p1;
wire   [7:0] tmp_110_fu_1807_p4;
wire   [22:0] tmp_200_fu_1817_p1;
wire   [0:0] notrhs21_fu_1827_p2;
wire   [0:0] notlhs21_fu_1821_p2;
wire   [0:0] tmp_112_fu_1833_p2;
wire   [0:0] tmp_109_fu_1797_p2;
wire   [0:0] tmp_114_fu_1839_p2;
wire   [8:0] tmp_131_fu_1851_p2;
wire  signed [7:0] tmp_208_cast7_fu_1865_p1;
wire   [31:0] a_load_11_to_int_fu_1873_p1;
wire   [7:0] tmp_115_fu_1877_p4;
wire   [22:0] tmp_201_fu_1887_p1;
wire   [0:0] notrhs22_fu_1897_p2;
wire   [0:0] notlhs22_fu_1891_p2;
wire   [0:0] tmp_117_fu_1903_p2;
wire   [31:0] b_load_11_to_int_fu_1915_p1;
wire   [7:0] tmp_120_fu_1919_p4;
wire   [22:0] tmp_202_fu_1929_p1;
wire   [0:0] notrhs23_fu_1939_p2;
wire   [0:0] notlhs23_fu_1933_p2;
wire   [0:0] tmp_122_fu_1945_p2;
wire   [0:0] tmp_119_fu_1909_p2;
wire   [0:0] tmp_124_fu_1951_p2;
wire   [8:0] tmp_141_fu_1963_p2;
wire   [31:0] a_load_12_to_int_fu_1985_p1;
wire   [7:0] tmp_125_fu_1989_p4;
wire   [22:0] tmp_203_fu_1999_p1;
wire   [0:0] notrhs24_fu_2009_p2;
wire   [0:0] notlhs24_fu_2003_p2;
wire   [0:0] tmp_127_fu_2015_p2;
wire   [31:0] b_load_12_to_int_fu_2027_p1;
wire   [7:0] tmp_130_fu_2031_p4;
wire   [22:0] tmp_204_fu_2041_p1;
wire   [0:0] notrhs25_fu_2051_p2;
wire   [0:0] notlhs25_fu_2045_p2;
wire   [0:0] tmp_132_fu_2057_p2;
wire   [0:0] tmp_129_fu_2021_p2;
wire   [0:0] tmp_134_fu_2063_p2;
wire   [8:0] tmp_151_fu_2078_p2;
wire   [8:0] tmp_3_cast5_fu_2095_p1;
wire   [8:0] tmp_177_fu_2098_p2;
wire   [9:0] tmp_3_cast6_fu_2092_p1;
wire   [9:0] tmp_165_cast_fu_2075_p1;
wire   [31:0] a_load_13_to_int_fu_2115_p1;
wire   [7:0] tmp_135_fu_2119_p4;
wire   [22:0] tmp_205_fu_2129_p1;
wire   [0:0] notrhs26_fu_2139_p2;
wire   [0:0] notlhs26_fu_2133_p2;
wire   [0:0] tmp_137_fu_2145_p2;
wire   [31:0] b_load_13_to_int_fu_2157_p1;
wire   [7:0] tmp_140_fu_2161_p4;
wire   [22:0] tmp_206_fu_2171_p1;
wire   [0:0] notrhs27_fu_2181_p2;
wire   [0:0] notlhs27_fu_2175_p2;
wire   [0:0] tmp_142_fu_2187_p2;
wire   [0:0] tmp_139_fu_2151_p2;
wire   [0:0] tmp_144_fu_2193_p2;
wire   [31:0] a_load_14_to_int_fu_2216_p1;
wire   [7:0] tmp_145_fu_2220_p4;
wire   [22:0] tmp_207_fu_2230_p1;
wire   [0:0] notrhs28_fu_2240_p2;
wire   [0:0] notlhs28_fu_2234_p2;
wire   [0:0] tmp_147_fu_2246_p2;
wire   [31:0] b_load_14_to_int_fu_2258_p1;
wire   [7:0] tmp_150_fu_2262_p4;
wire   [22:0] tmp_208_fu_2272_p1;
wire   [0:0] notrhs29_fu_2282_p2;
wire   [0:0] notlhs29_fu_2276_p2;
wire   [0:0] tmp_152_fu_2288_p2;
wire   [0:0] tmp_149_fu_2252_p2;
wire   [0:0] tmp_154_fu_2294_p2;
wire   [31:0] a_load_15_to_int_fu_2306_p1;
wire   [7:0] tmp_155_fu_2309_p4;
wire   [22:0] tmp_209_fu_2319_p1;
wire   [0:0] notrhs30_fu_2329_p2;
wire   [0:0] notlhs30_fu_2323_p2;
wire   [0:0] tmp_157_fu_2335_p2;
wire   [31:0] b_load_15_to_int_fu_2347_p1;
wire   [7:0] tmp_160_fu_2350_p4;
wire   [22:0] tmp_210_fu_2360_p1;
wire   [0:0] notrhs31_fu_2370_p2;
wire   [0:0] notlhs31_fu_2364_p2;
wire   [0:0] tmp_162_fu_2376_p2;
wire   [0:0] tmp_159_fu_2341_p2;
wire   [0:0] tmp_164_fu_2382_p2;
wire   [0:0] ap_CS_fsm_state104;
reg   [17:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

matmul_hw_fadd_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_447_p0),
    .din1(grp_fu_447_p1),
    .ce(1'b1),
    .dout(grp_fu_447_p2)
);

matmul_hw_fmul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32cud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_Dout_A),
    .din1(b_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_452_p2)
);

matmul_hw_fcmp_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
matmul_hw_fcmp_32dEe_U3(
    .din0(grp_fu_458_p0),
    .din1(ap_const_lv32_0),
    .opcode(ap_const_lv5_1),
    .dout(grp_fu_458_p2)
);

matmul_hw_fcmp_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
matmul_hw_fcmp_32dEe_U4(
    .din0(grp_fu_463_p0),
    .din1(ap_const_lv32_0),
    .opcode(ap_const_lv5_1),
    .dout(grp_fu_463_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_508_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & ~(exitcond_flatten_reg_2483 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_425 <= tmp_mid2_v_reg_2509;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_425 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_414 <= indvar_flatten_next_reg_2487;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_414 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_436 <= j_1_reg_2851;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_436 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_load_15_reg_2872 <= a_Dout_A;
        b_load_15_reg_2879 <= b_Dout_A;
        tmp_9_11_reg_2862 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2483 <= exitcond_flatten_reg_2483;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2483 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2483;
        ap_pipeline_reg_pp0_iter2_sel_tmp14_reg_2867 <= sel_tmp14_reg_2867;
        ap_pipeline_reg_pp0_iter2_tmp_9_11_reg_2862 <= tmp_9_11_reg_2862;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2483 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2483;
        ap_pipeline_reg_pp0_iter3_sel_tmp14_reg_2867 <= ap_pipeline_reg_pp0_iter2_sel_tmp14_reg_2867;
        ap_pipeline_reg_pp0_iter3_tmp_9_11_reg_2862 <= ap_pipeline_reg_pp0_iter2_tmp_9_11_reg_2862;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2483 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2483;
        ap_pipeline_reg_pp0_iter4_sel_tmp14_reg_2867 <= ap_pipeline_reg_pp0_iter3_sel_tmp14_reg_2867;
        ap_pipeline_reg_pp0_iter4_tmp_9_11_reg_2862 <= ap_pipeline_reg_pp0_iter3_tmp_9_11_reg_2862;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2483 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2483;
        ap_pipeline_reg_pp0_iter5_sel_tmp14_reg_2867 <= ap_pipeline_reg_pp0_iter4_sel_tmp14_reg_2867;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2483 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2483;
        exitcond_flatten_reg_2483 <= exitcond_flatten_fu_508_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp10_reg_2781 <= sel_tmp10_reg_2781;
        ap_pipeline_reg_pp0_iter1_tmp_9_8_reg_2776 <= tmp_9_8_reg_2776;
        ap_pipeline_reg_pp0_iter2_sel_tmp10_reg_2781 <= ap_pipeline_reg_pp0_iter1_sel_tmp10_reg_2781;
        ap_pipeline_reg_pp0_iter2_tmp_9_8_reg_2776 <= ap_pipeline_reg_pp0_iter1_tmp_9_8_reg_2776;
        ap_pipeline_reg_pp0_iter3_sel_tmp10_reg_2781 <= ap_pipeline_reg_pp0_iter2_sel_tmp10_reg_2781;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp11_reg_2801 <= sel_tmp11_reg_2801;
        ap_pipeline_reg_pp0_iter1_tmp_9_9_reg_2796 <= tmp_9_9_reg_2796;
        ap_pipeline_reg_pp0_iter2_sel_tmp11_reg_2801 <= ap_pipeline_reg_pp0_iter1_sel_tmp11_reg_2801;
        ap_pipeline_reg_pp0_iter2_tmp_9_9_reg_2796 <= ap_pipeline_reg_pp0_iter1_tmp_9_9_reg_2796;
        ap_pipeline_reg_pp0_iter3_sel_tmp11_reg_2801 <= ap_pipeline_reg_pp0_iter2_sel_tmp11_reg_2801;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp12_reg_2821 <= sel_tmp12_reg_2821;
        ap_pipeline_reg_pp0_iter1_tmp_9_s_reg_2816 <= tmp_9_s_reg_2816;
        ap_pipeline_reg_pp0_iter2_sel_tmp12_reg_2821 <= ap_pipeline_reg_pp0_iter1_sel_tmp12_reg_2821;
        ap_pipeline_reg_pp0_iter2_tmp_9_s_reg_2816 <= ap_pipeline_reg_pp0_iter1_tmp_9_s_reg_2816;
        ap_pipeline_reg_pp0_iter3_sel_tmp12_reg_2821 <= ap_pipeline_reg_pp0_iter2_sel_tmp12_reg_2821;
        ap_pipeline_reg_pp0_iter3_tmp_9_s_reg_2816 <= ap_pipeline_reg_pp0_iter2_tmp_9_s_reg_2816;
        ap_pipeline_reg_pp0_iter4_sel_tmp12_reg_2821 <= ap_pipeline_reg_pp0_iter3_sel_tmp12_reg_2821;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp13_reg_2846 <= sel_tmp13_reg_2846;
        ap_pipeline_reg_pp0_iter1_tmp_178_reg_2836 <= tmp_178_reg_2836;
        ap_pipeline_reg_pp0_iter1_tmp_9_10_reg_2841 <= tmp_9_10_reg_2841;
        ap_pipeline_reg_pp0_iter2_sel_tmp13_reg_2846 <= ap_pipeline_reg_pp0_iter1_sel_tmp13_reg_2846;
        ap_pipeline_reg_pp0_iter2_tmp_178_reg_2836 <= ap_pipeline_reg_pp0_iter1_tmp_178_reg_2836;
        ap_pipeline_reg_pp0_iter2_tmp_9_10_reg_2841 <= ap_pipeline_reg_pp0_iter1_tmp_9_10_reg_2841;
        ap_pipeline_reg_pp0_iter3_sel_tmp13_reg_2846 <= ap_pipeline_reg_pp0_iter2_sel_tmp13_reg_2846;
        ap_pipeline_reg_pp0_iter3_tmp_178_reg_2836 <= ap_pipeline_reg_pp0_iter2_tmp_178_reg_2836;
        ap_pipeline_reg_pp0_iter3_tmp_9_10_reg_2841 <= ap_pipeline_reg_pp0_iter2_tmp_9_10_reg_2841;
        ap_pipeline_reg_pp0_iter4_sel_tmp13_reg_2846 <= ap_pipeline_reg_pp0_iter3_sel_tmp13_reg_2846;
        ap_pipeline_reg_pp0_iter4_tmp_178_reg_2836 <= ap_pipeline_reg_pp0_iter3_tmp_178_reg_2836;
        ap_pipeline_reg_pp0_iter5_tmp_178_reg_2836 <= ap_pipeline_reg_pp0_iter4_tmp_178_reg_2836;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp1_reg_2675 <= sel_tmp1_reg_2675;
        ap_pipeline_reg_pp0_iter2_sel_tmp1_reg_2675 <= ap_pipeline_reg_pp0_iter1_sel_tmp1_reg_2675;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp3_reg_2695 <= sel_tmp3_reg_2695;
        ap_pipeline_reg_pp0_iter1_tmp_9_4_reg_2690 <= tmp_9_4_reg_2690;
        ap_pipeline_reg_pp0_iter2_sel_tmp3_reg_2695 <= ap_pipeline_reg_pp0_iter1_sel_tmp3_reg_2695;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp4_reg_2604 <= sel_tmp4_reg_2604;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp5_reg_2715 <= sel_tmp5_reg_2715;
        ap_pipeline_reg_pp0_iter1_tmp_9_5_reg_2710 <= tmp_9_5_reg_2710;
        ap_pipeline_reg_pp0_iter2_sel_tmp5_reg_2715 <= ap_pipeline_reg_pp0_iter1_sel_tmp5_reg_2715;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp6_reg_2629 <= sel_tmp6_reg_2629;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp7_reg_2741 <= sel_tmp7_reg_2741;
        ap_pipeline_reg_pp0_iter1_tmp_9_6_reg_2736 <= tmp_9_6_reg_2736;
        ap_pipeline_reg_pp0_iter2_sel_tmp7_reg_2741 <= ap_pipeline_reg_pp0_iter1_sel_tmp7_reg_2741;
        ap_pipeline_reg_pp0_iter3_sel_tmp7_reg_2741 <= ap_pipeline_reg_pp0_iter2_sel_tmp7_reg_2741;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp8_reg_2649 <= sel_tmp8_reg_2649;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
        ap_pipeline_reg_pp0_iter1_sel_tmp9_reg_2761 <= sel_tmp9_reg_2761;
        ap_pipeline_reg_pp0_iter1_tmp_9_7_reg_2756 <= tmp_9_7_reg_2756;
        ap_pipeline_reg_pp0_iter2_sel_tmp9_reg_2761 <= ap_pipeline_reg_pp0_iter1_sel_tmp9_reg_2761;
        ap_pipeline_reg_pp0_iter2_tmp_9_7_reg_2756 <= ap_pipeline_reg_pp0_iter1_tmp_9_7_reg_2756;
        ap_pipeline_reg_pp0_iter3_sel_tmp9_reg_2761 <= ap_pipeline_reg_pp0_iter2_sel_tmp9_reg_2761;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_sel_tmp15_reg_2891 <= sel_tmp15_reg_2891;
        ap_pipeline_reg_pp0_iter2_tmp_9_12_reg_2886 <= tmp_9_12_reg_2886;
        ap_pipeline_reg_pp0_iter3_sel_tmp15_reg_2891 <= ap_pipeline_reg_pp0_iter2_sel_tmp15_reg_2891;
        ap_pipeline_reg_pp0_iter3_tmp_9_12_reg_2886 <= ap_pipeline_reg_pp0_iter2_tmp_9_12_reg_2886;
        ap_pipeline_reg_pp0_iter4_sel_tmp15_reg_2891 <= ap_pipeline_reg_pp0_iter3_sel_tmp15_reg_2891;
        ap_pipeline_reg_pp0_iter4_tmp_9_12_reg_2886 <= ap_pipeline_reg_pp0_iter3_tmp_9_12_reg_2886;
        ap_pipeline_reg_pp0_iter5_sel_tmp15_reg_2891 <= ap_pipeline_reg_pp0_iter4_sel_tmp15_reg_2891;
        ap_pipeline_reg_pp0_iter5_tmp_9_12_reg_2886 <= ap_pipeline_reg_pp0_iter4_tmp_9_12_reg_2886;
        ap_pipeline_reg_pp0_iter6_sel_tmp15_reg_2891 <= ap_pipeline_reg_pp0_iter5_sel_tmp15_reg_2891;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_9_13_reg_2896 <= tmp_9_13_reg_2896;
        ap_pipeline_reg_pp0_iter3_tmp_9_13_reg_2896 <= ap_pipeline_reg_pp0_iter2_tmp_9_13_reg_2896;
        ap_pipeline_reg_pp0_iter4_tmp_9_13_reg_2896 <= ap_pipeline_reg_pp0_iter3_tmp_9_13_reg_2896;
        ap_pipeline_reg_pp0_iter5_tmp_9_13_reg_2896 <= ap_pipeline_reg_pp0_iter4_tmp_9_13_reg_2896;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_9_14_reg_2901 <= tmp_9_14_reg_2901;
        ap_pipeline_reg_pp0_iter3_tmp_9_14_reg_2901 <= ap_pipeline_reg_pp0_iter2_tmp_9_14_reg_2901;
        ap_pipeline_reg_pp0_iter4_tmp_9_14_reg_2901 <= ap_pipeline_reg_pp0_iter3_tmp_9_14_reg_2901;
        ap_pipeline_reg_pp0_iter5_tmp_9_14_reg_2901 <= ap_pipeline_reg_pp0_iter4_tmp_9_14_reg_2901;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_2487 <= indvar_flatten_next_fu_514_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        j_1_reg_2851 <= j_1_fu_2205_p2;
        tmp_9_10_reg_2841 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_508_p2))) begin
        j_mid2_reg_2492 <= j_mid2_fu_532_p3;
        tmp_reg_2514[8 : 4] <= tmp_fu_548_p3[8 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_468 <= a_Dout_A;
        reg_474 <= b_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_480 <= a_Dout_A;
        reg_486 <= b_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_492 <= a_Dout_A;
        reg_498 <= b_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == sel_tmp_reg_2564)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == sel_tmp2_reg_2584)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2483) & (1'b0 == ap_pipeline_reg_pp0_iter1_sel_tmp4_reg_2604)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2483) & (1'b0 == ap_pipeline_reg_pp0_iter1_sel_tmp6_reg_2629)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2483) & (1'b0 == ap_pipeline_reg_pp0_iter1_sel_tmp8_reg_2649)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2483) & (1'b0 == ap_pipeline_reg_pp0_iter1_sel_tmp1_reg_2675)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2483) & (1'b0 == ap_pipeline_reg_pp0_iter2_sel_tmp3_reg_2695)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2483) & (1'b0 == ap_pipeline_reg_pp0_iter2_sel_tmp5_reg_2715)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2483) & (1'b0 == ap_pipeline_reg_pp0_iter2_sel_tmp7_reg_2741)) | ((1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2483) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_sel_tmp9_reg_2761)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2483) & (1'b0 == ap_pipeline_reg_pp0_iter3_sel_tmp10_reg_2781)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2483) & (1'b0 == ap_pipeline_reg_pp0_iter3_sel_tmp11_reg_2801)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2483) & (1'b0 == ap_pipeline_reg_pp0_iter4_sel_tmp12_reg_2821)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2483) & (1'b0 == ap_pipeline_reg_pp0_iter4_sel_tmp13_reg_2846)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2483) & (1'b0 == ap_pipeline_reg_pp0_iter5_sel_tmp14_reg_2867)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2483) & (1'b0 == ap_pipeline_reg_pp0_iter6_sel_tmp15_reg_2891)))) begin
        reg_504 <= grp_fu_447_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        sel_tmp10_reg_2781 <= sel_tmp10_fu_1845_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        sel_tmp11_reg_2801 <= sel_tmp11_fu_1957_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        sel_tmp12_reg_2821 <= sel_tmp12_fu_2069_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        sel_tmp13_reg_2846 <= sel_tmp13_fu_2199_p2;
        tmp_178_reg_2836 <= tmp_178_fu_2109_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sel_tmp14_reg_2867 <= sel_tmp14_fu_2300_p2;
        tmp_1_1_reg_2856 <= tmp_1_1_fu_2210_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2483))) begin
        sel_tmp15_reg_2891 <= sel_tmp15_fu_2388_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        sel_tmp1_reg_2675 <= sel_tmp1_fu_1274_p2;
        tmp_3_cast4_reg_2659[4 : 0] <= tmp_3_cast4_fu_1176_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sel_tmp2_reg_2584 <= sel_tmp2_fu_818_p2;
        tmp_3_cast4_cast_reg_2574[4 : 0] <= tmp_3_cast4_cast_fu_720_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        sel_tmp3_reg_2695 <= sel_tmp3_fu_1386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sel_tmp4_reg_2604 <= sel_tmp4_fu_930_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        sel_tmp5_reg_2715 <= sel_tmp5_fu_1500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sel_tmp6_reg_2629 <= sel_tmp6_fu_1044_p2;
        tmp_168_reg_2614 <= tmp_168_fu_950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        sel_tmp7_reg_2741 <= sel_tmp7_fu_1619_p2;
        tmp_s_reg_2730 <= tmp_s_fu_1528_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        sel_tmp8_reg_2649 <= sel_tmp8_fu_1156_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        sel_tmp9_reg_2761 <= sel_tmp9_fu_1733_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sel_tmp_reg_2564 <= sel_tmp_fu_700_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2483))) begin
        tmp_1_10_reg_2960 <= tmp_1_10_fu_2448_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2483))) begin
        tmp_1_11_reg_2966 <= tmp_1_11_fu_2454_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2483))) begin
        tmp_1_12_reg_2972 <= tmp_1_12_fu_2460_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2483))) begin
        tmp_1_13_reg_2978 <= tmp_1_13_fu_2466_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2483))) begin
        tmp_1_2_reg_2906 <= tmp_1_2_fu_2394_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2483))) begin
        tmp_1_3_reg_2912 <= tmp_1_3_fu_2400_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2483))) begin
        tmp_1_4_reg_2918 <= tmp_1_4_fu_2406_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2483))) begin
        tmp_1_5_reg_2924 <= tmp_1_5_fu_2412_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2483))) begin
        tmp_1_6_reg_2930 <= tmp_1_6_fu_2418_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2483))) begin
        tmp_1_7_reg_2936 <= tmp_1_7_fu_2424_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2483))) begin
        tmp_1_8_reg_2942 <= tmp_1_8_fu_2430_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2483))) begin
        tmp_1_9_reg_2948 <= tmp_1_9_fu_2436_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2483))) begin
        tmp_1_s_reg_2954 <= tmp_1_s_fu_2442_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2483))) begin
        tmp_9_12_reg_2886 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2483))) begin
        tmp_9_13_reg_2896 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2483))) begin
        tmp_9_14_reg_2901 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_9_1_reg_2624 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_9_2_reg_2644 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_9_3_reg_2670 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_9_4_reg_2690 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_9_5_reg_2710 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_9_6_reg_2736 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_9_7_reg_2756 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_9_8_reg_2776 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_9_9_reg_2796 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_9_reg_2599 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_9_s_reg_2816 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_508_p2))) begin
        tmp_mid2_v_reg_2509 <= tmp_mid2_v_fu_540_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_Addr_A_orig = tmp_156_fu_2083_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_Addr_A_orig = tmp_146_fu_1968_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_Addr_A_orig = tmp_136_fu_1856_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_Addr_A_orig = tmp_126_fu_1744_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_Addr_A_orig = tmp_116_fu_1630_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_Addr_A_orig = tmp_106_fu_1511_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_Addr_A_orig = tmp_96_fu_1397_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_Addr_A_orig = tmp_86_fu_1285_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_Addr_A_orig = tmp_76_fu_1167_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_Addr_A_orig = tmp_66_fu_1055_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_Addr_A_orig = tmp_56_fu_941_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_Addr_A_orig = tmp_46_fu_829_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_Addr_A_orig = tmp_36_fu_711_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_Addr_A_orig = tmp_26_fu_599_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_Addr_A_orig = tmp_16_fu_571_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_Addr_A_orig = tmp_5_fu_556_p1;
        end else begin
            a_Addr_A_orig = 'bx;
        end
    end else begin
        a_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_EN_A = 1'b1;
    end else begin
        a_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_Addr_A_orig = tmp_210_cast_fu_2104_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_Addr_A_orig = tmp_176_fu_1977_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_Addr_A_orig = tmp_208_cast_fu_1868_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_Addr_A_orig = tmp_175_fu_1753_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_Addr_A_orig = tmp_206_cast_fu_1644_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_Addr_A_orig = tmp_173_fu_1520_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_Addr_A_orig = tmp_204_cast_fu_1411_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_Addr_A_orig = tmp_171_fu_1294_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_Addr_A_orig = tmp_202_cast_fu_1185_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_Addr_A_orig = tmp_169_fu_1064_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_Addr_A_orig = tmp_200_cast_fu_955_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_Addr_A_orig = tmp_167_fu_838_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_Addr_A_orig = tmp_198_cast_fu_729_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_Addr_A_orig = tmp_165_fu_608_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_Addr_A_orig = tmp_196_cast_fu_589_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_Addr_A_orig = tmp_3_fu_561_p1;
        end else begin
            b_Addr_A_orig = 'bx;
        end
    end else begin
        b_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_EN_A = 1'b1;
    end else begin
        b_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2483))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_447_p0 = tmp_1_13_reg_2978;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_447_p0 = tmp_1_12_reg_2972;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_447_p0 = tmp_1_11_reg_2966;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_447_p0 = tmp_1_10_reg_2960;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_447_p0 = tmp_1_s_reg_2954;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_447_p0 = tmp_1_9_reg_2948;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_447_p0 = tmp_1_8_reg_2942;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_447_p0 = tmp_1_7_reg_2936;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_447_p0 = tmp_1_6_reg_2930;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_447_p0 = tmp_1_5_reg_2924;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_447_p0 = tmp_1_4_reg_2918;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_447_p0 = tmp_1_3_reg_2912;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_447_p0 = tmp_1_2_reg_2906;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_447_p0 = tmp_1_1_reg_2856;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_447_p0 = tmp_s_reg_2730;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_447_p0 = tmp_9_reg_2599;
    end else begin
        grp_fu_447_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_447_p1 = ap_pipeline_reg_pp0_iter5_tmp_9_14_reg_2901;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_447_p1 = ap_pipeline_reg_pp0_iter5_tmp_9_13_reg_2896;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_447_p1 = ap_pipeline_reg_pp0_iter5_tmp_9_12_reg_2886;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_447_p1 = ap_pipeline_reg_pp0_iter4_tmp_9_11_reg_2862;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_447_p1 = ap_pipeline_reg_pp0_iter3_tmp_9_10_reg_2841;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_447_p1 = ap_pipeline_reg_pp0_iter3_tmp_9_s_reg_2816;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_447_p1 = ap_pipeline_reg_pp0_iter2_tmp_9_9_reg_2796;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_447_p1 = ap_pipeline_reg_pp0_iter2_tmp_9_8_reg_2776;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_447_p1 = ap_pipeline_reg_pp0_iter2_tmp_9_7_reg_2756;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_447_p1 = ap_pipeline_reg_pp0_iter1_tmp_9_6_reg_2736;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_447_p1 = ap_pipeline_reg_pp0_iter1_tmp_9_5_reg_2710;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_447_p1 = ap_pipeline_reg_pp0_iter1_tmp_9_4_reg_2690;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_447_p1 = tmp_9_3_reg_2670;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_447_p1 = tmp_9_2_reg_2644;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_447_p1 = tmp_9_1_reg_2624;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_447_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_447_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_458_p0 = a_load_15_reg_2872;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_458_p0 = reg_492;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_458_p0 = reg_480;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_458_p0 = reg_468;
    end else begin
        grp_fu_458_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_463_p0 = b_load_15_reg_2879;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_463_p0 = reg_498;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_463_p0 = reg_486;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_463_p0 = reg_474;
    end else begin
        grp_fu_463_p0 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_phi_fu_429_p4 = tmp_mid2_v_reg_2509;
    end else begin
        i_phi_fu_429_p4 = i_reg_425;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_phi_fu_418_p4 = indvar_flatten_next_reg_2487;
    end else begin
        indvar_flatten_phi_fu_418_p4 = indvar_flatten_reg_414;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2483 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_phi_fu_440_p4 = j_1_reg_2851;
    end else begin
        j_phi_fu_440_p4 = j_reg_436;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_508_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter6) & ~(1'b1 == ap_enable_reg_pp0_iter5))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage8;
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage11;
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_Addr_A = a_Addr_A_orig << ap_const_lv32_2;

assign a_Clk_A = ap_clk;

assign a_Din_A = ap_const_lv32_0;

assign a_Rst_A = ap_rst;

assign a_WEN_A = ap_const_lv4_0;

assign a_load_10_to_int_fu_1761_p1 = reg_480;

assign a_load_11_to_int_fu_1873_p1 = reg_492;

assign a_load_12_to_int_fu_1985_p1 = reg_468;

assign a_load_13_to_int_fu_2115_p1 = reg_480;

assign a_load_14_to_int_fu_2216_p1 = reg_492;

assign a_load_15_to_int_fu_2306_p1 = a_load_15_reg_2872;

assign a_load_1_to_int_fu_734_p1 = reg_480;

assign a_load_2_to_int_fu_846_p1 = reg_492;

assign a_load_3_to_int_fu_960_p1 = reg_468;

assign a_load_4_to_int_fu_1072_p1 = reg_480;

assign a_load_5_to_int_fu_1190_p1 = reg_492;

assign a_load_6_to_int_fu_1302_p1 = reg_468;

assign a_load_7_to_int_fu_1416_p1 = reg_480;

assign a_load_8_to_int_fu_1535_p1 = reg_492;

assign a_load_9_to_int_fu_1649_p1 = reg_468;

assign a_load_to_int_fu_616_p1 = reg_468;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state104 = ap_CS_fsm[ap_const_lv32_11];

assign b_Addr_A = b_Addr_A_orig << ap_const_lv32_2;

assign b_Clk_A = ap_clk;

assign b_Din_A = ap_const_lv32_0;

assign b_Rst_A = ap_rst;

assign b_WEN_A = ap_const_lv4_0;

assign b_load_10_to_int_fu_1803_p1 = reg_486;

assign b_load_11_to_int_fu_1915_p1 = reg_498;

assign b_load_12_to_int_fu_2027_p1 = reg_474;

assign b_load_13_to_int_fu_2157_p1 = reg_486;

assign b_load_14_to_int_fu_2258_p1 = reg_498;

assign b_load_15_to_int_fu_2347_p1 = b_load_15_reg_2879;

assign b_load_1_to_int_fu_776_p1 = reg_486;

assign b_load_2_to_int_fu_888_p1 = reg_498;

assign b_load_3_to_int_fu_1002_p1 = reg_474;

assign b_load_4_to_int_fu_1114_p1 = reg_486;

assign b_load_5_to_int_fu_1232_p1 = reg_498;

assign b_load_6_to_int_fu_1344_p1 = reg_474;

assign b_load_7_to_int_fu_1458_p1 = reg_486;

assign b_load_8_to_int_fu_1577_p1 = reg_498;

assign b_load_9_to_int_fu_1691_p1 = reg_474;

assign b_load_to_int_fu_658_p1 = reg_474;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_211_cast_fu_2472_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = ((ap_pipeline_reg_pp0_iter6_sel_tmp15_reg_2891[0:0] === 1'b1) ? tmp_1_13_reg_2978 : reg_504);

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_508_p2 = ((indvar_flatten_phi_fu_418_p4 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_fu_526_p2 = ((j_phi_fu_440_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign i_1_fu_520_p2 = (ap_const_lv5_1 + i_phi_fu_429_p4);

assign indvar_flatten_next_fu_514_p2 = (indvar_flatten_phi_fu_418_p4 + ap_const_lv9_1);

assign j_1_fu_2205_p2 = (ap_const_lv5_1 + j_mid2_reg_2492);

assign j_mid2_fu_532_p3 = ((exitcond_fu_526_p2[0:0] === 1'b1) ? ap_const_lv5_0 : j_phi_fu_440_p4);

assign notlhs10_fu_1208_p2 = ((tmp_55_fu_1194_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs11_fu_1250_p2 = ((tmp_60_fu_1236_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs12_fu_1320_p2 = ((tmp_65_fu_1306_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs13_fu_1362_p2 = ((tmp_70_fu_1348_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs14_fu_1434_p2 = ((tmp_75_fu_1420_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs15_fu_1476_p2 = ((tmp_80_fu_1462_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs16_fu_1553_p2 = ((tmp_85_fu_1539_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs17_fu_1595_p2 = ((tmp_90_fu_1581_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs18_fu_1667_p2 = ((tmp_95_fu_1653_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs19_fu_1709_p2 = ((tmp_100_fu_1695_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs1_fu_676_p2 = ((tmp_10_fu_662_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs20_fu_1779_p2 = ((tmp_105_fu_1765_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs21_fu_1821_p2 = ((tmp_110_fu_1807_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs22_fu_1891_p2 = ((tmp_115_fu_1877_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs23_fu_1933_p2 = ((tmp_120_fu_1919_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs24_fu_2003_p2 = ((tmp_125_fu_1989_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs25_fu_2045_p2 = ((tmp_130_fu_2031_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs26_fu_2133_p2 = ((tmp_135_fu_2119_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs27_fu_2175_p2 = ((tmp_140_fu_2161_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs28_fu_2234_p2 = ((tmp_145_fu_2220_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs29_fu_2276_p2 = ((tmp_150_fu_2262_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs2_fu_752_p2 = ((tmp_15_fu_738_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs30_fu_2323_p2 = ((tmp_155_fu_2309_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs31_fu_2364_p2 = ((tmp_160_fu_2350_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs3_fu_794_p2 = ((tmp_20_fu_780_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs4_fu_864_p2 = ((tmp_25_fu_850_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs5_fu_906_p2 = ((tmp_30_fu_892_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs6_fu_978_p2 = ((tmp_35_fu_964_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs7_fu_1020_p2 = ((tmp_40_fu_1006_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs8_fu_1090_p2 = ((tmp_45_fu_1076_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs9_fu_1132_p2 = ((tmp_50_fu_1118_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs_fu_634_p2 = ((tmp_4_fu_620_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notrhs10_fu_1214_p2 = ((tmp_189_fu_1204_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs11_fu_1256_p2 = ((tmp_190_fu_1246_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs12_fu_1326_p2 = ((tmp_191_fu_1316_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs13_fu_1368_p2 = ((tmp_192_fu_1358_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs14_fu_1440_p2 = ((tmp_193_fu_1430_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs15_fu_1482_p2 = ((tmp_194_fu_1472_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs16_fu_1559_p2 = ((tmp_195_fu_1549_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs17_fu_1601_p2 = ((tmp_196_fu_1591_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs18_fu_1673_p2 = ((tmp_197_fu_1663_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs19_fu_1715_p2 = ((tmp_198_fu_1705_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs1_fu_682_p2 = ((tmp_180_fu_672_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs20_fu_1785_p2 = ((tmp_199_fu_1775_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs21_fu_1827_p2 = ((tmp_200_fu_1817_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs22_fu_1897_p2 = ((tmp_201_fu_1887_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs23_fu_1939_p2 = ((tmp_202_fu_1929_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs24_fu_2009_p2 = ((tmp_203_fu_1999_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs25_fu_2051_p2 = ((tmp_204_fu_2041_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs26_fu_2139_p2 = ((tmp_205_fu_2129_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs27_fu_2181_p2 = ((tmp_206_fu_2171_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs28_fu_2240_p2 = ((tmp_207_fu_2230_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs29_fu_2282_p2 = ((tmp_208_fu_2272_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs2_fu_758_p2 = ((tmp_181_fu_748_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs30_fu_2329_p2 = ((tmp_209_fu_2319_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs31_fu_2370_p2 = ((tmp_210_fu_2360_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs3_fu_800_p2 = ((tmp_182_fu_790_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs4_fu_870_p2 = ((tmp_183_fu_860_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs5_fu_912_p2 = ((tmp_184_fu_902_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs6_fu_984_p2 = ((tmp_185_fu_974_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs7_fu_1026_p2 = ((tmp_186_fu_1016_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs8_fu_1096_p2 = ((tmp_187_fu_1086_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs9_fu_1138_p2 = ((tmp_188_fu_1128_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs_fu_640_p2 = ((tmp_179_fu_630_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign sel_tmp10_fu_1845_p2 = (tmp_109_fu_1797_p2 | tmp_114_fu_1839_p2);

assign sel_tmp11_fu_1957_p2 = (tmp_119_fu_1909_p2 | tmp_124_fu_1951_p2);

assign sel_tmp12_fu_2069_p2 = (tmp_129_fu_2021_p2 | tmp_134_fu_2063_p2);

assign sel_tmp13_fu_2199_p2 = (tmp_139_fu_2151_p2 | tmp_144_fu_2193_p2);

assign sel_tmp14_fu_2300_p2 = (tmp_149_fu_2252_p2 | tmp_154_fu_2294_p2);

assign sel_tmp15_fu_2388_p2 = (tmp_159_fu_2341_p2 | tmp_164_fu_2382_p2);

assign sel_tmp1_fu_1274_p2 = (tmp_59_fu_1226_p2 | tmp_64_fu_1268_p2);

assign sel_tmp2_fu_818_p2 = (tmp_19_fu_770_p2 | tmp_24_fu_812_p2);

assign sel_tmp3_fu_1386_p2 = (tmp_69_fu_1338_p2 | tmp_74_fu_1380_p2);

assign sel_tmp4_fu_930_p2 = (tmp_29_fu_882_p2 | tmp_34_fu_924_p2);

assign sel_tmp5_fu_1500_p2 = (tmp_79_fu_1452_p2 | tmp_84_fu_1494_p2);

assign sel_tmp6_fu_1044_p2 = (tmp_39_fu_996_p2 | tmp_44_fu_1038_p2);

assign sel_tmp7_fu_1619_p2 = (tmp_89_fu_1571_p2 | tmp_94_fu_1613_p2);

assign sel_tmp8_fu_1156_p2 = (tmp_49_fu_1108_p2 | tmp_54_fu_1150_p2);

assign sel_tmp9_fu_1733_p2 = (tmp_99_fu_1685_p2 | tmp_104_fu_1727_p2);

assign sel_tmp_fu_700_p2 = (tmp_8_fu_652_p2 | tmp_14_fu_694_p2);

assign tmp_100_fu_1695_p4 = {{b_load_9_to_int_fu_1691_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_101_fu_1506_p2 = (tmp_reg_2514 | ap_const_lv9_A);

assign tmp_102_fu_1721_p2 = (notrhs19_fu_1715_p2 | notlhs19_fu_1709_p2);

assign tmp_104_fu_1727_p2 = (tmp_102_fu_1721_p2 & grp_fu_463_p2);

assign tmp_105_fu_1765_p4 = {{a_load_10_to_int_fu_1761_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_106_fu_1511_p3 = {{ap_const_lv55_0}, {tmp_101_fu_1506_p2}};

assign tmp_107_fu_1791_p2 = (notrhs20_fu_1785_p2 | notlhs20_fu_1779_p2);

assign tmp_109_fu_1797_p2 = (tmp_107_fu_1791_p2 & grp_fu_458_p2);

assign tmp_10_fu_662_p4 = {{b_load_to_int_fu_658_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_110_fu_1807_p4 = {{b_load_10_to_int_fu_1803_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_111_fu_1625_p2 = (tmp_reg_2514 | ap_const_lv9_B);

assign tmp_112_fu_1833_p2 = (notrhs21_fu_1827_p2 | notlhs21_fu_1821_p2);

assign tmp_114_fu_1839_p2 = (tmp_112_fu_1833_p2 & grp_fu_463_p2);

assign tmp_115_fu_1877_p4 = {{a_load_11_to_int_fu_1873_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_116_fu_1630_p3 = {{ap_const_lv55_0}, {tmp_111_fu_1625_p2}};

assign tmp_117_fu_1903_p2 = (notrhs22_fu_1897_p2 | notlhs22_fu_1891_p2);

assign tmp_119_fu_1909_p2 = (tmp_117_fu_1903_p2 & grp_fu_458_p2);

assign tmp_11_fu_566_p2 = (tmp_reg_2514 | ap_const_lv9_1);

assign tmp_120_fu_1919_p4 = {{b_load_11_to_int_fu_1915_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_121_fu_1739_p2 = (tmp_reg_2514 | ap_const_lv9_C);

assign tmp_122_fu_1945_p2 = (notrhs23_fu_1939_p2 | notlhs23_fu_1933_p2);

assign tmp_124_fu_1951_p2 = (tmp_122_fu_1945_p2 & grp_fu_463_p2);

assign tmp_125_fu_1989_p4 = {{a_load_12_to_int_fu_1985_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_126_fu_1744_p3 = {{ap_const_lv55_0}, {tmp_121_fu_1739_p2}};

assign tmp_127_fu_2015_p2 = (notrhs24_fu_2009_p2 | notlhs24_fu_2003_p2);

assign tmp_129_fu_2021_p2 = (tmp_127_fu_2015_p2 & grp_fu_458_p2);

assign tmp_12_fu_688_p2 = (notrhs1_fu_682_p2 | notlhs1_fu_676_p2);

assign tmp_130_fu_2031_p4 = {{b_load_12_to_int_fu_2027_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_131_fu_1851_p2 = (tmp_reg_2514 | ap_const_lv9_D);

assign tmp_132_fu_2057_p2 = (notrhs25_fu_2051_p2 | notlhs25_fu_2045_p2);

assign tmp_134_fu_2063_p2 = (tmp_132_fu_2057_p2 & grp_fu_463_p2);

assign tmp_135_fu_2119_p4 = {{a_load_13_to_int_fu_2115_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_136_fu_1856_p3 = {{ap_const_lv55_0}, {tmp_131_fu_1851_p2}};

assign tmp_137_fu_2145_p2 = (notrhs26_fu_2139_p2 | notlhs26_fu_2133_p2);

assign tmp_139_fu_2151_p2 = (tmp_137_fu_2145_p2 & grp_fu_458_p2);

assign tmp_140_fu_2161_p4 = {{b_load_13_to_int_fu_2157_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_141_fu_1963_p2 = (tmp_reg_2514 | ap_const_lv9_E);

assign tmp_142_fu_2187_p2 = (notrhs27_fu_2181_p2 | notlhs27_fu_2175_p2);

assign tmp_144_fu_2193_p2 = (tmp_142_fu_2187_p2 & grp_fu_463_p2);

assign tmp_145_fu_2220_p4 = {{a_load_14_to_int_fu_2216_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_146_fu_1968_p3 = {{ap_const_lv55_0}, {tmp_141_fu_1963_p2}};

assign tmp_147_fu_2246_p2 = (notrhs28_fu_2240_p2 | notlhs28_fu_2234_p2);

assign tmp_149_fu_2252_p2 = (tmp_147_fu_2246_p2 & grp_fu_458_p2);

assign tmp_14_fu_694_p2 = (tmp_12_fu_688_p2 & grp_fu_463_p2);

assign tmp_150_fu_2262_p4 = {{b_load_14_to_int_fu_2258_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_151_fu_2078_p2 = (tmp_reg_2514 | ap_const_lv9_F);

assign tmp_152_fu_2288_p2 = (notrhs29_fu_2282_p2 | notlhs29_fu_2276_p2);

assign tmp_154_fu_2294_p2 = (tmp_152_fu_2288_p2 & grp_fu_463_p2);

assign tmp_155_fu_2309_p4 = {{a_load_15_to_int_fu_2306_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_156_fu_2083_p3 = {{ap_const_lv55_0}, {tmp_151_fu_2078_p2}};

assign tmp_157_fu_2335_p2 = (notrhs30_fu_2329_p2 | notlhs30_fu_2323_p2);

assign tmp_159_fu_2341_p2 = (tmp_157_fu_2335_p2 & grp_fu_458_p2);

assign tmp_15_fu_738_p4 = {{a_load_1_to_int_fu_734_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_160_fu_2350_p4 = {{b_load_15_to_int_fu_2347_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_161_fu_583_p2 = (ap_const_lv6_10 + tmp_3_cast_fu_580_p1);

assign tmp_162_fu_2376_p2 = (notrhs31_fu_2370_p2 | notlhs31_fu_2364_p2);

assign tmp_164_fu_2382_p2 = (tmp_162_fu_2376_p2 & grp_fu_463_p2);

assign tmp_165_cast_fu_2075_p1 = tmp_reg_2514;

assign tmp_165_fu_608_p3 = {{ap_const_lv59_1}, {j_mid2_reg_2492}};

assign tmp_166_fu_723_p2 = (ap_const_lv7_30 + tmp_3_cast4_cast_fu_720_p1);

assign tmp_167_fu_838_p3 = {{ap_const_lv59_2}, {j_mid2_reg_2492}};

assign tmp_168_fu_950_p2 = ($signed(ap_const_lv7_50) + $signed(tmp_3_cast4_cast_reg_2574));

assign tmp_169_fu_1064_p3 = {{ap_const_lv59_3}, {j_mid2_reg_2492}};

assign tmp_16_fu_571_p3 = {{ap_const_lv55_0}, {tmp_11_fu_566_p2}};

assign tmp_170_fu_1179_p2 = (ap_const_lv8_70 + tmp_3_cast4_fu_1176_p1);

assign tmp_171_fu_1294_p3 = {{ap_const_lv59_4}, {j_mid2_reg_2492}};

assign tmp_172_fu_1406_p2 = ($signed(ap_const_lv8_90) + $signed(tmp_3_cast4_reg_2659));

assign tmp_173_fu_1520_p3 = {{ap_const_lv59_5}, {j_mid2_reg_2492}};

assign tmp_174_fu_1639_p2 = ($signed(ap_const_lv8_B0) + $signed(tmp_3_cast4_reg_2659));

assign tmp_175_fu_1753_p3 = {{ap_const_lv59_6}, {j_mid2_reg_2492}};

assign tmp_176_fu_1977_p3 = {{ap_const_lv59_7}, {j_mid2_reg_2492}};

assign tmp_177_fu_2098_p2 = (ap_const_lv9_F0 + tmp_3_cast5_fu_2095_p1);

assign tmp_178_fu_2109_p2 = (tmp_3_cast6_fu_2092_p1 + tmp_165_cast_fu_2075_p1);

assign tmp_179_fu_630_p1 = a_load_to_int_fu_616_p1[22:0];

assign tmp_17_fu_764_p2 = (notrhs2_fu_758_p2 | notlhs2_fu_752_p2);

assign tmp_180_fu_672_p1 = b_load_to_int_fu_658_p1[22:0];

assign tmp_181_fu_748_p1 = a_load_1_to_int_fu_734_p1[22:0];

assign tmp_182_fu_790_p1 = b_load_1_to_int_fu_776_p1[22:0];

assign tmp_183_fu_860_p1 = a_load_2_to_int_fu_846_p1[22:0];

assign tmp_184_fu_902_p1 = b_load_2_to_int_fu_888_p1[22:0];

assign tmp_185_fu_974_p1 = a_load_3_to_int_fu_960_p1[22:0];

assign tmp_186_fu_1016_p1 = b_load_3_to_int_fu_1002_p1[22:0];

assign tmp_187_fu_1086_p1 = a_load_4_to_int_fu_1072_p1[22:0];

assign tmp_188_fu_1128_p1 = b_load_4_to_int_fu_1114_p1[22:0];

assign tmp_189_fu_1204_p1 = a_load_5_to_int_fu_1190_p1[22:0];

assign tmp_190_fu_1246_p1 = b_load_5_to_int_fu_1232_p1[22:0];

assign tmp_191_fu_1316_p1 = a_load_6_to_int_fu_1302_p1[22:0];

assign tmp_192_fu_1358_p1 = b_load_6_to_int_fu_1344_p1[22:0];

assign tmp_193_fu_1430_p1 = a_load_7_to_int_fu_1416_p1[22:0];

assign tmp_194_fu_1472_p1 = b_load_7_to_int_fu_1458_p1[22:0];

assign tmp_195_fu_1549_p1 = a_load_8_to_int_fu_1535_p1[22:0];

assign tmp_196_cast_fu_589_p1 = tmp_161_fu_583_p2;

assign tmp_196_fu_1591_p1 = b_load_8_to_int_fu_1577_p1[22:0];

assign tmp_197_fu_1663_p1 = a_load_9_to_int_fu_1649_p1[22:0];

assign tmp_198_cast_fu_729_p1 = tmp_166_fu_723_p2;

assign tmp_198_fu_1705_p1 = b_load_9_to_int_fu_1691_p1[22:0];

assign tmp_199_fu_1775_p1 = a_load_10_to_int_fu_1761_p1[22:0];

assign tmp_19_fu_770_p2 = (tmp_17_fu_764_p2 & grp_fu_458_p2);

assign tmp_1_10_fu_2448_p3 = ((ap_pipeline_reg_pp0_iter3_sel_tmp11_reg_2801[0:0] === 1'b1) ? tmp_1_s_reg_2954 : reg_504);

assign tmp_1_11_fu_2454_p3 = ((ap_pipeline_reg_pp0_iter4_sel_tmp12_reg_2821[0:0] === 1'b1) ? tmp_1_10_reg_2960 : reg_504);

assign tmp_1_12_fu_2460_p3 = ((ap_pipeline_reg_pp0_iter4_sel_tmp13_reg_2846[0:0] === 1'b1) ? tmp_1_11_reg_2966 : reg_504);

assign tmp_1_13_fu_2466_p3 = ((ap_pipeline_reg_pp0_iter5_sel_tmp14_reg_2867[0:0] === 1'b1) ? tmp_1_12_reg_2972 : reg_504);

assign tmp_1_1_fu_2210_p3 = ((sel_tmp2_reg_2584[0:0] === 1'b1) ? tmp_s_reg_2730 : reg_504);

assign tmp_1_2_fu_2394_p3 = ((ap_pipeline_reg_pp0_iter1_sel_tmp4_reg_2604[0:0] === 1'b1) ? tmp_1_1_reg_2856 : reg_504);

assign tmp_1_3_fu_2400_p3 = ((ap_pipeline_reg_pp0_iter1_sel_tmp6_reg_2629[0:0] === 1'b1) ? tmp_1_2_reg_2906 : reg_504);

assign tmp_1_4_fu_2406_p3 = ((ap_pipeline_reg_pp0_iter1_sel_tmp8_reg_2649[0:0] === 1'b1) ? tmp_1_3_reg_2912 : reg_504);

assign tmp_1_5_fu_2412_p3 = ((ap_pipeline_reg_pp0_iter2_sel_tmp1_reg_2675[0:0] === 1'b1) ? tmp_1_4_reg_2918 : reg_504);

assign tmp_1_6_fu_2418_p3 = ((ap_pipeline_reg_pp0_iter2_sel_tmp3_reg_2695[0:0] === 1'b1) ? tmp_1_5_reg_2924 : reg_504);

assign tmp_1_7_fu_2424_p3 = ((ap_pipeline_reg_pp0_iter2_sel_tmp5_reg_2715[0:0] === 1'b1) ? tmp_1_6_reg_2930 : reg_504);

assign tmp_1_8_fu_2430_p3 = ((ap_pipeline_reg_pp0_iter3_sel_tmp7_reg_2741[0:0] === 1'b1) ? tmp_1_7_reg_2936 : reg_504);

assign tmp_1_9_fu_2436_p3 = ((ap_pipeline_reg_pp0_iter3_sel_tmp9_reg_2761[0:0] === 1'b1) ? tmp_1_8_reg_2942 : reg_504);

assign tmp_1_s_fu_2442_p3 = ((ap_pipeline_reg_pp0_iter3_sel_tmp10_reg_2781[0:0] === 1'b1) ? tmp_1_9_reg_2948 : reg_504);

assign tmp_200_cast_fu_955_p1 = tmp_168_fu_950_p2;

assign tmp_200_fu_1817_p1 = b_load_10_to_int_fu_1803_p1[22:0];

assign tmp_201_fu_1887_p1 = a_load_11_to_int_fu_1873_p1[22:0];

assign tmp_202_cast_fu_1185_p1 = tmp_170_fu_1179_p2;

assign tmp_202_fu_1929_p1 = b_load_11_to_int_fu_1915_p1[22:0];

assign tmp_203_fu_1999_p1 = a_load_12_to_int_fu_1985_p1[22:0];

assign tmp_204_cast_fu_1411_p1 = tmp_172_fu_1406_p2;

assign tmp_204_fu_2041_p1 = b_load_12_to_int_fu_2027_p1[22:0];

assign tmp_205_fu_2129_p1 = a_load_13_to_int_fu_2115_p1[22:0];

assign tmp_206_cast_fu_1644_p1 = tmp_174_fu_1639_p2;

assign tmp_206_fu_2171_p1 = b_load_13_to_int_fu_2157_p1[22:0];

assign tmp_207_fu_2230_p1 = a_load_14_to_int_fu_2216_p1[22:0];

assign tmp_208_cast7_fu_1865_p1 = $signed(tmp_168_reg_2614);

assign tmp_208_cast_fu_1868_p1 = $unsigned(tmp_208_cast7_fu_1865_p1);

assign tmp_208_fu_2272_p1 = b_load_14_to_int_fu_2258_p1[22:0];

assign tmp_209_fu_2319_p1 = a_load_15_to_int_fu_2306_p1[22:0];

assign tmp_20_fu_780_p4 = {{b_load_1_to_int_fu_776_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_210_cast_fu_2104_p1 = tmp_177_fu_2098_p2;

assign tmp_210_fu_2360_p1 = b_load_15_to_int_fu_2347_p1[22:0];

assign tmp_211_cast_fu_2472_p1 = ap_pipeline_reg_pp0_iter5_tmp_178_reg_2836;

assign tmp_21_fu_594_p2 = (tmp_reg_2514 | ap_const_lv9_2);

assign tmp_22_fu_806_p2 = (notrhs3_fu_800_p2 | notlhs3_fu_794_p2);

assign tmp_24_fu_812_p2 = (tmp_22_fu_806_p2 & grp_fu_463_p2);

assign tmp_25_fu_850_p4 = {{a_load_2_to_int_fu_846_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_26_fu_599_p3 = {{ap_const_lv55_0}, {tmp_21_fu_594_p2}};

assign tmp_27_fu_876_p2 = (notrhs4_fu_870_p2 | notlhs4_fu_864_p2);

assign tmp_29_fu_882_p2 = (tmp_27_fu_876_p2 & grp_fu_458_p2);

assign tmp_30_fu_892_p4 = {{b_load_2_to_int_fu_888_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_31_fu_706_p2 = (tmp_reg_2514 | ap_const_lv9_3);

assign tmp_32_fu_918_p2 = (notrhs5_fu_912_p2 | notlhs5_fu_906_p2);

assign tmp_34_fu_924_p2 = (tmp_32_fu_918_p2 & grp_fu_463_p2);

assign tmp_35_fu_964_p4 = {{a_load_3_to_int_fu_960_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_36_fu_711_p3 = {{ap_const_lv55_0}, {tmp_31_fu_706_p2}};

assign tmp_37_fu_990_p2 = (notrhs6_fu_984_p2 | notlhs6_fu_978_p2);

assign tmp_39_fu_996_p2 = (tmp_37_fu_990_p2 & grp_fu_458_p2);

assign tmp_3_cast4_cast_fu_720_p1 = j_mid2_reg_2492;

assign tmp_3_cast4_fu_1176_p1 = j_mid2_reg_2492;

assign tmp_3_cast5_fu_2095_p1 = j_mid2_reg_2492;

assign tmp_3_cast6_fu_2092_p1 = j_mid2_reg_2492;

assign tmp_3_cast_fu_580_p1 = j_mid2_reg_2492;

assign tmp_3_fu_561_p1 = j_mid2_fu_532_p3;

assign tmp_40_fu_1006_p4 = {{b_load_3_to_int_fu_1002_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_41_fu_824_p2 = (tmp_reg_2514 | ap_const_lv9_4);

assign tmp_42_fu_1032_p2 = (notrhs7_fu_1026_p2 | notlhs7_fu_1020_p2);

assign tmp_44_fu_1038_p2 = (tmp_42_fu_1032_p2 & grp_fu_463_p2);

assign tmp_45_fu_1076_p4 = {{a_load_4_to_int_fu_1072_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_46_fu_829_p3 = {{ap_const_lv55_0}, {tmp_41_fu_824_p2}};

assign tmp_47_fu_1102_p2 = (notrhs8_fu_1096_p2 | notlhs8_fu_1090_p2);

assign tmp_49_fu_1108_p2 = (tmp_47_fu_1102_p2 & grp_fu_458_p2);

assign tmp_4_fu_620_p4 = {{a_load_to_int_fu_616_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_50_fu_1118_p4 = {{b_load_4_to_int_fu_1114_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_51_fu_936_p2 = (tmp_reg_2514 | ap_const_lv9_5);

assign tmp_52_fu_1144_p2 = (notrhs9_fu_1138_p2 | notlhs9_fu_1132_p2);

assign tmp_54_fu_1150_p2 = (tmp_52_fu_1144_p2 & grp_fu_463_p2);

assign tmp_55_fu_1194_p4 = {{a_load_5_to_int_fu_1190_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_56_fu_941_p3 = {{ap_const_lv55_0}, {tmp_51_fu_936_p2}};

assign tmp_57_fu_1220_p2 = (notrhs10_fu_1214_p2 | notlhs10_fu_1208_p2);

assign tmp_59_fu_1226_p2 = (tmp_57_fu_1220_p2 & grp_fu_458_p2);

assign tmp_5_fu_556_p1 = tmp_fu_548_p3;

assign tmp_60_fu_1236_p4 = {{b_load_5_to_int_fu_1232_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_61_fu_1050_p2 = (tmp_reg_2514 | ap_const_lv9_6);

assign tmp_62_fu_1262_p2 = (notrhs11_fu_1256_p2 | notlhs11_fu_1250_p2);

assign tmp_64_fu_1268_p2 = (tmp_62_fu_1262_p2 & grp_fu_463_p2);

assign tmp_65_fu_1306_p4 = {{a_load_6_to_int_fu_1302_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_66_fu_1055_p3 = {{ap_const_lv55_0}, {tmp_61_fu_1050_p2}};

assign tmp_67_fu_1332_p2 = (notrhs12_fu_1326_p2 | notlhs12_fu_1320_p2);

assign tmp_69_fu_1338_p2 = (tmp_67_fu_1332_p2 & grp_fu_458_p2);

assign tmp_6_fu_646_p2 = (notrhs_fu_640_p2 | notlhs_fu_634_p2);

assign tmp_70_fu_1348_p4 = {{b_load_6_to_int_fu_1344_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_71_fu_1162_p2 = (tmp_reg_2514 | ap_const_lv9_7);

assign tmp_72_fu_1374_p2 = (notrhs13_fu_1368_p2 | notlhs13_fu_1362_p2);

assign tmp_74_fu_1380_p2 = (tmp_72_fu_1374_p2 & grp_fu_463_p2);

assign tmp_75_fu_1420_p4 = {{a_load_7_to_int_fu_1416_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_76_fu_1167_p3 = {{ap_const_lv55_0}, {tmp_71_fu_1162_p2}};

assign tmp_77_fu_1446_p2 = (notrhs14_fu_1440_p2 | notlhs14_fu_1434_p2);

assign tmp_79_fu_1452_p2 = (tmp_77_fu_1446_p2 & grp_fu_458_p2);

assign tmp_80_fu_1462_p4 = {{b_load_7_to_int_fu_1458_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_81_fu_1280_p2 = (tmp_reg_2514 | ap_const_lv9_8);

assign tmp_82_fu_1488_p2 = (notrhs15_fu_1482_p2 | notlhs15_fu_1476_p2);

assign tmp_84_fu_1494_p2 = (tmp_82_fu_1488_p2 & grp_fu_463_p2);

assign tmp_85_fu_1539_p4 = {{a_load_8_to_int_fu_1535_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_86_fu_1285_p3 = {{ap_const_lv55_0}, {tmp_81_fu_1280_p2}};

assign tmp_87_fu_1565_p2 = (notrhs16_fu_1559_p2 | notlhs16_fu_1553_p2);

assign tmp_89_fu_1571_p2 = (tmp_87_fu_1565_p2 & grp_fu_458_p2);

assign tmp_8_fu_652_p2 = (tmp_6_fu_646_p2 & grp_fu_458_p2);

assign tmp_90_fu_1581_p4 = {{b_load_8_to_int_fu_1577_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_91_fu_1392_p2 = (tmp_reg_2514 | ap_const_lv9_9);

assign tmp_92_fu_1607_p2 = (notrhs17_fu_1601_p2 | notlhs17_fu_1595_p2);

assign tmp_94_fu_1613_p2 = (tmp_92_fu_1607_p2 & grp_fu_463_p2);

assign tmp_95_fu_1653_p4 = {{a_load_9_to_int_fu_1649_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_96_fu_1397_p3 = {{ap_const_lv55_0}, {tmp_91_fu_1392_p2}};

assign tmp_97_fu_1679_p2 = (notrhs18_fu_1673_p2 | notlhs18_fu_1667_p2);

assign tmp_99_fu_1685_p2 = (tmp_97_fu_1679_p2 & grp_fu_458_p2);

assign tmp_fu_548_p3 = {{tmp_mid2_v_fu_540_p3}, {ap_const_lv4_0}};

assign tmp_mid2_v_fu_540_p3 = ((exitcond_fu_526_p2[0:0] === 1'b1) ? i_1_fu_520_p2 : i_phi_fu_429_p4);

assign tmp_s_fu_1528_p3 = ((sel_tmp_reg_2564[0:0] === 1'b1) ? ap_const_lv32_0 : reg_504);

always @ (posedge ap_clk) begin
    tmp_reg_2514[3:0] <= 4'b0000;
    tmp_3_cast4_cast_reg_2574[6:5] <= 2'b00;
    tmp_3_cast4_reg_2659[7:5] <= 3'b000;
end

endmodule //matmul_hw
