// Seed: 4279108505
module module_0;
  assign id_1 = 1;
  supply0 id_2 = 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge id_4) begin
    id_8 = 1;
  end
  always @(negedge 1) id_7 = id_6;
  module_0();
endmodule
