#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Sep 27 14:05:35 2022
# Process ID: 2896561
# Current directory: /home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/handengke/HLS/simdArray_simple/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xcu50-fsvh2104-2-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2896730
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3222.492 ; gain = 170.688 ; free physical = 30447 ; free virtual = 234520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'simd_array' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array.v:12]
INFO: [Synth 8-6157] synthesizing module 'simd_array_control_s_axi' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_control_s_axi.v:234]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_control_s_axi' (1#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem0_m_axi' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem0_m_axi_write' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:1653]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem0_m_axi_fifo' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem0_m_axi_fifo' (2#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem0_m_axi_reg_slice' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem0_m_axi_reg_slice' (3#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem0_m_axi_fifo__parameterized0' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem0_m_axi_fifo__parameterized0' (3#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem0_m_axi_buffer' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem0_m_axi_buffer' (4#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem0_m_axi_fifo__parameterized1' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem0_m_axi_fifo__parameterized1' (4#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem0_m_axi_fifo__parameterized2' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem0_m_axi_fifo__parameterized2' (4#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem0_m_axi_write' (5#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:1653]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem0_m_axi_read' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:931]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem0_m_axi_buffer__parameterized0' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem0_m_axi_buffer__parameterized0' (5#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem0_m_axi_reg_slice__parameterized0' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem0_m_axi_reg_slice__parameterized0' (5#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem0_m_axi_read' (6#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:931]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem0_m_axi_throttle' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:709]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem0_m_axi_throttle' (7#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:709]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem0_m_axi' (8#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem1_m_axi' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem1_m_axi_write' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:1653]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem1_m_axi_fifo' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem1_m_axi_fifo' (9#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem1_m_axi_reg_slice' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem1_m_axi_reg_slice' (10#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem1_m_axi_fifo__parameterized0' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem1_m_axi_fifo__parameterized0' (10#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem1_m_axi_buffer' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem1_m_axi_buffer' (11#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem1_m_axi_fifo__parameterized1' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem1_m_axi_fifo__parameterized1' (11#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem1_m_axi_fifo__parameterized2' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem1_m_axi_fifo__parameterized2' (11#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem1_m_axi_write' (12#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:1653]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem1_m_axi_read' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:931]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem1_m_axi_buffer__parameterized0' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem1_m_axi_buffer__parameterized0' (12#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem1_m_axi_reg_slice__parameterized0' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem1_m_axi_reg_slice__parameterized0' (12#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem1_m_axi_read' (13#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:931]
INFO: [Synth 8-6157] synthesizing module 'simd_array_gmem1_m_axi_throttle' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:709]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem1_m_axi_throttle' (14#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:709]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_gmem1_m_axi' (15#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'simd_array_fadd_32ns_32ns_32_10_full_dsp_1' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_fadd_32ns_32ns_32_10_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/ip/simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (16#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip' (35#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/ip/simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_fadd_32ns_32ns_32_10_full_dsp_1' (36#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_fadd_32ns_32ns_32_10_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'simd_array_fmul_32ns_32ns_32_5_max_dsp_1' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_fmul_32ns_32ns_32_5_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/ip/simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip' (44#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/ip/simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_fmul_32ns_32ns_32_5_max_dsp_1' (45#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_fmul_32ns_32ns_32_5_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'simd_array_fdiv_32ns_32ns_32_16_no_dsp_1' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip' [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/ip/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip' (52#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/ip/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'simd_array_fdiv_32ns_32ns_32_16_no_dsp_1' (53#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'simd_array' (54#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/aff0/hdl/verilog/simd_array.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (55#1) [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3370.398 ; gain = 318.594 ; free physical = 31229 ; free virtual = 235305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3388.211 ; gain = 336.406 ; free physical = 31222 ; free virtual = 235297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3388.211 ; gain = 336.406 ; free physical = 31222 ; free virtual = 235297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3394.148 ; gain = 0.000 ; free physical = 31201 ; free virtual = 235277
INFO: [Netlist 29-17] Analyzing 1461 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/simd_array_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3562.867 ; gain = 0.000 ; free physical = 31058 ; free virtual = 235133
Finished Parsing XDC File [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/simd_array_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3562.867 ; gain = 0.000 ; free physical = 31058 ; free virtual = 235133
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 13 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3562.867 ; gain = 0.000 ; free physical = 31053 ; free virtual = 235129
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3562.867 ; gain = 511.062 ; free physical = 31203 ; free virtual = 235279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3562.867 ; gain = 511.062 ; free physical = 31203 ; free virtual = 235279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3562.867 ; gain = 511.062 ; free physical = 31203 ; free virtual = 235279
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'simd_array_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'simd_array_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simd_array_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simd_array_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simd_array_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simd_array_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'simd_array_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'simd_array_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simd_array_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simd_array_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simd_array_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simd_array_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 3562.867 ; gain = 511.062 ; free physical = 31184 ; free virtual = 235262
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_10_full_dsp_1_U1/simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_10_full_dsp_1_U1/simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_10_full_dsp_1_U1/simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_10_full_dsp_1_U1/simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_5_max_dsp_1_U2/simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_5_max_dsp_1_U2/simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_5_max_dsp_1_U2/simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_5_max_dsp_1_U2/simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized36) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized36) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 3562.867 ; gain = 511.062 ; free physical = 31138 ; free virtual = 235229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 3777.008 ; gain = 725.203 ; free physical = 30678 ; free virtual = 234769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 3869.023 ; gain = 817.219 ; free physical = 30603 ; free virtual = 234694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 3885.039 ; gain = 833.234 ; free physical = 30603 ; free virtual = 234694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 3888.008 ; gain = 836.203 ; free physical = 30603 ; free virtual = 234694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 3888.008 ; gain = 836.203 ; free physical = 30603 ; free virtual = 234694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 3888.008 ; gain = 836.203 ; free physical = 30604 ; free virtual = 234696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 3888.008 ; gain = 836.203 ; free physical = 30604 ; free virtual = 234696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 3888.008 ; gain = 836.203 ; free physical = 30604 ; free virtual = 234696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 3888.008 ; gain = 836.203 ; free physical = 30604 ; free virtual = 234696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |   167|
|2     |DSP48E1  |     5|
|3     |LUT1     |    73|
|4     |LUT2     |   457|
|5     |LUT3     |  1926|
|6     |LUT4     |   298|
|7     |LUT5     |   256|
|8     |LUT6     |   841|
|9     |MUXCY    |   732|
|10    |MUXF7    |     2|
|11    |RAMB18E2 |     3|
|12    |SRL16E   |   300|
|13    |SRLC32E  |   248|
|14    |XORCY    |   707|
|15    |FDE      |    13|
|16    |FDRE     |  5960|
|17    |FDSE     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 3888.008 ; gain = 836.203 ; free physical = 30604 ; free virtual = 234695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 3888.008 ; gain = 661.547 ; free physical = 30639 ; free virtual = 234730
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 3888.016 ; gain = 836.203 ; free physical = 30639 ; free virtual = 234730
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3888.016 ; gain = 0.000 ; free physical = 30725 ; free virtual = 234816
INFO: [Netlist 29-17] Analyzing 1626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3971.555 ; gain = 0.000 ; free physical = 30633 ; free virtual = 234725
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 141 instances were transformed.
  (CARRY4) => CARRY8: 123 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 13 instances

Synth Design complete, checksum: 1500bf9b
INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:43 . Memory (MB): peak = 3971.555 ; gain = 1366.109 ; free physical = 30821 ; free virtual = 234912
INFO: [Common 17-1381] The checkpoint '/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 800ffc54e32f4094
INFO: [Coretcl 2-1174] Renamed 313 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 27 14:07:39 2022...
