Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue May  7 13:31:27 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RS232top_timing_summary_routed.rpt -rpx RS232top_timing_summary_routed.rpx
| Design       : RS232top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/data_count_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/data_count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/data_count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/data_count_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Receiver/estado_a_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Receiver/estado_a_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     45.992        0.000                      0                   83        0.139        0.000                      0                   83        3.000        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
Clk100MHz           {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_Gen  {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_Gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100MHz                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_Clk_Gen       45.992        0.000                      0                   83        0.139        0.000                      0                   83       24.500        0.000                       0                    62  
  clkfbout_Clk_Gen                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100MHz
  To Clock:  Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen
  To Clock:  clk_out1_Clk_Gen

Setup :            0  Failing Endpoints,  Worst Slack       45.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.992ns  (required time - arrival time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.828ns (21.599%)  route 3.005ns (78.401%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 47.927 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.634    -1.405    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y79         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.949 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           1.273     0.324    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gc0.count_d1_reg[3][1]
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.124     0.448 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_4/O
                         net (fo=1, routed)           0.799     1.248    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_4_n_0
    SLICE_X10Y79         LUT3 (Prop_lut3_I1_O)        0.124     1.372 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2/O
                         net (fo=2, routed)           0.599     1.971    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I1_O)        0.124     2.095 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.334     2.429    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_reg
    SLICE_X10Y76         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.512    47.927    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y76         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.642    48.568    
                         clock uncertainty           -0.103    48.466    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)       -0.045    48.421    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         48.421    
                         arrival time                          -2.429    
  -------------------------------------------------------------------
                         slack                                 45.992    

Slack (MET) :             46.002ns  (required time - arrival time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.828ns (21.580%)  route 3.009ns (78.420%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 47.927 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.634    -1.405    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y79         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.949 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           1.273     0.324    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gc0.count_d1_reg[3][1]
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.124     0.448 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_4/O
                         net (fo=1, routed)           0.799     1.248    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_4_n_0
    SLICE_X10Y79         LUT3 (Prop_lut3_I1_O)        0.124     1.372 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2/O
                         net (fo=2, routed)           0.602     1.974    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.098 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.335     2.432    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y76         FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.512    47.927    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y76         FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.642    48.568    
                         clock uncertainty           -0.103    48.466    
    SLICE_X10Y76         FDSE (Setup_fdse_C_D)       -0.031    48.435    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         48.435    
                         arrival time                          -2.432    
  -------------------------------------------------------------------
                         slack                                 46.002    

Slack (MET) :             46.336ns  (required time - arrival time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.642ns (21.176%)  route 2.390ns (78.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 47.971 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.633    -1.406    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y78         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.888 f  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.749    -0.139    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.124    -0.015 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          1.641     1.626    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.557    47.971    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.626    48.597    
                         clock uncertainty           -0.103    48.494    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    47.962    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.962    
                         arrival time                          -1.626    
  -------------------------------------------------------------------
                         slack                                 46.336    

Slack (MET) :             46.429ns  (required time - arrival time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.642ns (21.848%)  route 2.297ns (78.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 47.971 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.633    -1.406    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y78         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.888 f  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.749    -0.139    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.124    -0.015 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          1.547     1.533    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.557    47.971    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.626    48.597    
                         clock uncertainty           -0.103    48.494    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    47.962    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.962    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                 46.429    

Slack (MET) :             46.448ns  (required time - arrival time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.828ns (23.641%)  route 2.674ns (76.359%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 47.930 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.634    -1.405    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y79         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.949 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           1.273     0.324    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gc0.count_d1_reg[3][1]
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.124     0.448 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_4/O
                         net (fo=1, routed)           0.799     1.248    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_4_n_0
    SLICE_X10Y79         LUT3 (Prop_lut3_I1_O)        0.124     1.372 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2/O
                         net (fo=2, routed)           0.602     1.974    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.098 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.000     2.098    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y78         FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.515    47.930    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y78         FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.642    48.571    
                         clock uncertainty           -0.103    48.469    
    SLICE_X10Y78         FDSE (Setup_fdse_C_D)        0.077    48.546    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         48.546    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 46.448    

Slack (MET) :             46.455ns  (required time - arrival time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.828ns (23.661%)  route 2.671ns (76.339%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 47.930 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.634    -1.405    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y79         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.949 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           1.273     0.324    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gc0.count_d1_reg[3][1]
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.124     0.448 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_4/O
                         net (fo=1, routed)           0.799     1.248    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_4_n_0
    SLICE_X10Y79         LUT3 (Prop_lut3_I1_O)        0.124     1.372 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2/O
                         net (fo=2, routed)           0.599     1.971    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I1_O)        0.124     2.095 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.000     2.095    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_reg
    SLICE_X10Y78         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.515    47.930    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y78         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.642    48.571    
                         clock uncertainty           -0.103    48.469    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.081    48.550    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         48.550    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                 46.455    

Slack (MET) :             46.726ns  (required time - arrival time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.642ns (24.303%)  route 2.000ns (75.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 47.971 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.633    -1.406    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y78         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.888 f  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.749    -0.139    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.124    -0.015 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          1.251     1.236    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.557    47.971    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.626    48.597    
                         clock uncertainty           -0.103    48.494    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    47.962    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.962    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                 46.726    

Slack (MET) :             47.027ns  (required time - arrival time)
  Source:                 Transmitter/pulse_width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.704ns (24.495%)  route 2.170ns (75.505%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 48.012 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.322ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.717    -1.322    Transmitter/CLK
    SLICE_X3Y83          FDCE                                         r  Transmitter/pulse_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456    -0.866 f  Transmitter/pulse_width_reg[0]/Q
                         net (fo=6, routed)           0.950     0.084    Transmitter/pulse_width[0]
    SLICE_X4Y84          LUT4 (Prop_lut4_I1_O)        0.124     0.208 r  Transmitter/pulse_width[7]_i_3/O
                         net (fo=8, routed)           1.220     1.428    Transmitter/pulse_width[7]_i_3_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.124     1.552 r  Transmitter/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.552    Transmitter/data_count[2]_i_1_n_0
    SLICE_X3Y82          FDCE                                         r  Transmitter/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.597    48.012    Transmitter/CLK
    SLICE_X3Y82          FDCE                                         r  Transmitter/data_count_reg[2]/C
                         clock pessimism              0.642    48.653    
                         clock uncertainty           -0.103    48.551    
    SLICE_X3Y82          FDCE (Setup_fdce_C_D)        0.029    48.580    Transmitter/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         48.580    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                 47.027    

Slack (MET) :             47.036ns  (required time - arrival time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.642ns (26.523%)  route 1.779ns (73.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 47.971 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.406ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.633    -1.406    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y78         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.888 f  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.749    -0.139    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.124    -0.015 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          1.029     1.015    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.557    47.971    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.626    48.597    
                         clock uncertainty           -0.103    48.494    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    48.051    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.051    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 47.036    

Slack (MET) :             47.095ns  (required time - arrival time)
  Source:                 Transmitter/estado_a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/pulse_width_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.773ns (30.028%)  route 1.801ns (69.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 48.013 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.716    -1.323    Transmitter/CLK
    SLICE_X2Y82          FDCE                                         r  Transmitter/estado_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.478    -0.845 r  Transmitter/estado_a_reg[1]/Q
                         net (fo=14, routed)          1.126     0.282    Transmitter/estado_a[1]
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.295     0.577 r  Transmitter/pulse_width[7]_i_1/O
                         net (fo=8, routed)           0.675     1.252    Transmitter/pulse_width[7]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  Transmitter/pulse_width_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.598    48.013    Transmitter/CLK
    SLICE_X3Y83          FDCE                                         r  Transmitter/pulse_width_reg[0]/C
                         clock pessimism              0.642    48.654    
                         clock uncertainty           -0.103    48.552    
    SLICE_X3Y83          FDCE (Setup_fdce_C_CE)      -0.205    48.347    Transmitter/pulse_width_reg[0]
  -------------------------------------------------------------------
                         required time                         48.347    
                         arrival time                          -1.252    
  -------------------------------------------------------------------
                         slack                                 47.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.621%)  route 0.240ns (59.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.566    -0.615    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y79         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.240    -0.211    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][2]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.881    -0.807    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.533    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.350    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.073%)  route 0.237ns (64.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.566    -0.615    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.237    -0.250    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.809    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.556    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.426    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.164ns (64.768%)  route 0.089ns (35.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.566    -0.615    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDSE (Prop_fdse_C_Q)         0.164    -0.451 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.089    -0.361    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[0]
    SLICE_X8Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.835    -0.853    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.239    -0.615    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.060    -0.555    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.803%)  route 0.294ns (64.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.567    -0.614    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y80         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.294    -0.155    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.809    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.535    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.352    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Transmitter/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.598    -0.583    Transmitter/CLK
    SLICE_X5Y83          FDCE                                         r  Transmitter/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.442 f  Transmitter/pulse_width_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.321    Transmitter/pulse_width[7]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.045    -0.276 r  Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    Transmitter/pulse_siguiente[5]
    SLICE_X4Y83          FDCE                                         r  Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.867    -0.821    Transmitter/CLK
    SLICE_X4Y83          FDCE                                         r  Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X4Y83          FDCE (Hold_fdce_C_D)         0.092    -0.478    Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Transmitter/pulse_width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/pulse_width_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.659%)  route 0.142ns (43.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.599    -0.582    Transmitter/CLK
    SLICE_X3Y83          FDCE                                         r  Transmitter/pulse_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  Transmitter/pulse_width_reg[0]/Q
                         net (fo=6, routed)           0.142    -0.298    Transmitter/pulse_width[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  Transmitter/pulse_width[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    Transmitter/pulse_siguiente[1]
    SLICE_X4Y83          FDCE                                         r  Transmitter/pulse_width_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.867    -0.821    Transmitter/CLK
    SLICE_X4Y83          FDCE                                         r  Transmitter/pulse_width_reg[1]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X4Y83          FDCE (Hold_fdce_C_D)         0.092    -0.456    Transmitter/pulse_width_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.790%)  route 0.115ns (35.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.566    -0.615    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y79          FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDSE (Prop_fdse_C_Q)         0.164    -0.451 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.115    -0.335    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[0]
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.048    -0.287 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.835    -0.853    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.252    -0.602    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.107    -0.495    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.803%)  route 0.332ns (70.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.566    -0.615    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y79         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.332    -0.141    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][1]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.881    -0.807    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.533    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.350    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.566    -0.615    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.334    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[2]
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.835    -0.853    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.239    -0.615    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.071    -0.544    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.544%)  route 0.311ns (65.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.566    -0.615    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y79         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.311    -0.140    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][3]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.881    -0.807    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.533    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.350    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_Gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y32     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y32     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X2Y82      Ack_in_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y83      Data_FF_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y84      Data_FF_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y83      Data_FF_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y83      Data_FF_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y80      Data_FF_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X8Y83      LineRD_in_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y83      Receiver/contador_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y81     Receiver/data_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y81     Receiver/data_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y81     Receiver/data_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y84      Receiver/estado_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y84      Receiver/estado_a_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y83      Data_FF_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y83      Data_FF_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y83      Data_FF_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X2Y82      Ack_in_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y83      Data_FF_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y84      Data_FF_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y83      Data_FF_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y83      Data_FF_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y84      Data_FF_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y83      Data_FF_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y83      Data_FF_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y79     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y79     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_Gen
  To Clock:  clkfbout_Clk_Gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_Gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



