	Branch	RegDst	RegWrite ALUSrc	MemWr MemtoReg MemtoRead
ADD	0	1	1	0	0	0	0

SUB	0	1	1	0	0	0	0
------------------------------------------------------------------
ADDI	0	0	1	1	0	0	0

LW	0	0	1	1	0	1	1		// Check again
------------------------------------------------------------------
SW	0	0	0	1	1	0	0

AND	0
------------------------------------------------------------------
OR	0	1	1	0	0	0	0

ANDI	0	
------------------------------------------------------------------
ORI	0	0	1	1	0	0	0

SLT	0	1	1	0	0	0	0
------------------------------------------------------------------
SLTI	0	0	1	1	0	0	0

BEQ
------------------------------------------------------------------
J	1

JAL	1
------------------------------------------------------------------
JR	1