Analysis & Synthesis report for PiLC
Wed May 19 10:17:28 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |PILC|Delay_Gategenerator:inst4|Gate_State
 12. State Machine - |PILC|Delay_Gategenerator:inst|Gate_State
 13. State Machine - |PILC|PiLC_Firmware_1_3:inst1|SDRAM_Read
 14. State Machine - |PILC|PiLC_Firmware_1_3:inst1|SDRAM_Write
 15. State Machine - |PILC|PiLC_Firmware_1_3:inst1|PiLC_Time_Flow
 16. State Machine - |PILC|PiLC_Firmware_1_3:inst1|State_counter
 17. State Machine - |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Physical Synthesis Netlist Optimizations
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component
 26. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component|ddio_out_gck:auto_generated
 27. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM
 28. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER
 29. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE
 30. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component
 31. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated
 32. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p
 33. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p
 34. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram
 35. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 36. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12
 37. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
 38. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15
 39. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component
 40. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated
 41. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p
 42. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p
 43. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram
 44. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp
 45. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12
 46. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp
 47. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe15
 48. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component
 49. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated
 50. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p
 51. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p
 52. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram
 53. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 54. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12
 55. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
 56. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15
 57. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component
 58. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated
 59. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p
 60. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p
 61. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram
 62. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 63. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6
 64. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg
 65. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp
 66. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp
 67. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 68. Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11
 69. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1
 70. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM
 71. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component
 72. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM
 73. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER
 74. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE
 75. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component
 76. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component
 77. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component
 78. Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component
 79. Parameter Settings for User Entity Instance: PLL:inst2|altpll:altpll_component
 80. Parameter Settings for Inferred Entity Instance: Delay_Gategenerator:inst|lpm_mult:Mult0
 81. Parameter Settings for Inferred Entity Instance: Delay_Gategenerator:inst|lpm_mult:Mult1
 82. Parameter Settings for Inferred Entity Instance: Delay_Gategenerator:inst4|lpm_mult:Mult0
 83. Parameter Settings for Inferred Entity Instance: Delay_Gategenerator:inst4|lpm_mult:Mult1
 84. dcfifo Parameter Settings by Entity Instance
 85. altpll Parameter Settings by Entity Instance
 86. lpm_mult Parameter Settings by Entity Instance
 87. Port Connectivity Checks: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK"
 88. Post-Synthesis Netlist Statistics for Top Partition
 89. Elapsed Time Per Partition
 90. Analysis & Synthesis Messages
 91. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 19 10:17:28 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; PiLC                                        ;
; Top-level Entity Name              ; PILC                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,956                                       ;
;     Total combinational functions  ; 2,926                                       ;
;     Dedicated logic registers      ; 2,093                                       ;
; Total registers                    ; 2095                                        ;
; Total pins                         ; 85                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,160                                       ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; PILC               ; PiLC               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+-----------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                               ; Library ;
+-----------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+
; ../../PiLC VHDL Lib/SDRam/SYNCH.vhd           ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SYNCH.vhd                                 ;         ;
; ../../PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd   ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd                         ;         ;
; ../../PiLC VHDL Lib/SDRam/RESET_SYNCH.vhd     ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/RESET_SYNCH.vhd                           ;         ;
; ../../PiLC VHDL Lib/SDRam/PKG_SDRAM.vhd       ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/PKG_SDRAM.vhd                             ;         ;
; ../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd ; yes             ; User Wizard-Generated File         ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd                       ;         ;
; ../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd  ; yes             ; User Wizard-Generated File         ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd                        ;         ;
; ../../PiLC VHDL Lib/SDRam/ODDR.vhd            ; yes             ; User Wizard-Generated File         ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd                                  ;         ;
; ../../PiLC VHDL Lib/SDRam/IOBUF.vhd           ; yes             ; User Wizard-Generated File         ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd                                 ;         ;
; ../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd    ; yes             ; User Wizard-Generated File         ; D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd                          ;         ;
; ../../PiLC VHDL Lib/PiLC_Firmware_1_3.vhd     ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd                           ;         ;
; ../../PiLC VHDL Lib/Output_Unit.vhd           ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/Output_Unit.vhd                                 ;         ;
; ../../PiLC VHDL Lib/Input_Unit.vhd            ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/Input_Unit.vhd                                  ;         ;
; ../../PiLC VHDL Lib/inout_unit.vhd            ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd                                  ;         ;
; PLL.vhd                                       ; yes             ; User Wizard-Generated File         ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PLL.vhd                     ;         ;
; PILC.bdf                                      ; yes             ; User Block Diagram/Schematic File  ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PILC.bdf                    ;         ;
; Delay_Gategenerator.vhd                       ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/Delay_Gategenerator.vhd     ;         ;
; mux.vhd                                       ; yes             ; User VHDL File                     ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/mux.vhd                     ;         ;
; altddio_out.tdf                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf     ;         ;
; aglobal201.inc                                ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;         ;
; stratix_ddio.inc                              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ddio.inc    ;         ;
; cyclone_ddio.inc                              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cyclone_ddio.inc    ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc         ;         ;
; stratix_lcell.inc                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_lcell.inc   ;         ;
; db/ddio_out_gck.tdf                           ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/ddio_out_gck.tdf         ;         ;
; dcfifo.tdf                                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                                ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc                           ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; db/dcfifo_p2k1.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_p2k1.tdf          ;         ;
; db/a_graycounter_p57.tdf                      ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/a_graycounter_p57.tdf    ;         ;
; db/a_graycounter_ljc.tdf                      ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/a_graycounter_ljc.tdf    ;         ;
; db/altsyncram_vn41.tdf                        ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/altsyncram_vn41.tdf      ;         ;
; db/alt_synch_pipe_snl.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_snl.tdf   ;         ;
; db/dffpipe_dd9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_dd9.tdf          ;         ;
; db/alt_synch_pipe_tnl.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_tnl.tdf   ;         ;
; db/dffpipe_ed9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_ed9.tdf          ;         ;
; db/cmpr_b66.tdf                               ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/cmpr_b66.tdf             ;         ;
; db/dcfifo_63k1.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_63k1.tdf          ;         ;
; db/a_graycounter_r57.tdf                      ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/a_graycounter_r57.tdf    ;         ;
; db/a_graycounter_njc.tdf                      ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/a_graycounter_njc.tdf    ;         ;
; db/altsyncram_9o41.tdf                        ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/altsyncram_9o41.tdf      ;         ;
; db/alt_synch_pipe_unl.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_unl.tdf   ;         ;
; db/dffpipe_fd9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_fd9.tdf          ;         ;
; db/alt_synch_pipe_vnl.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_vnl.tdf   ;         ;
; db/dffpipe_gd9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_gd9.tdf          ;         ;
; db/cmpr_d66.tdf                               ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/cmpr_d66.tdf             ;         ;
; db/dcfifo_iam1.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_iam1.tdf          ;         ;
; db/a_gray2bin_sgb.tdf                         ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/a_gray2bin_sgb.tdf       ;         ;
; db/altsyncram_ho41.tdf                        ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/altsyncram_ho41.tdf      ;         ;
; db/alt_synch_pipe_0ol.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_0ol.tdf   ;         ;
; db/dffpipe_hd9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_hd9.tdf          ;         ;
; db/dffpipe_8d9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_8d9.tdf          ;         ;
; db/dffpipe_id9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf          ;         ;
; db/alt_synch_pipe_1ol.tdf                     ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_1ol.tdf   ;         ;
; db/dffpipe_jd9.tdf                            ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_jd9.tdf          ;         ;
; altpll.tdf                                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; stratix_pll.inc                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/pll_altpll.v                               ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/pll_altpll.v             ;         ;
; lpm_mult.tdf                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf        ;         ;
; multcore.inc                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc        ;         ;
; bypassff.inc                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc        ;         ;
; altshift.inc                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc        ;         ;
; db/mult_fft.tdf                               ; yes             ; Auto-Generated Megafunction        ; D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/mult_fft.tdf             ;         ;
+-----------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,956                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 2926                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 1487                                                                         ;
;     -- 3 input functions                    ; 818                                                                          ;
;     -- <=2 input functions                  ; 621                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 2329                                                                         ;
;     -- arithmetic mode                      ; 597                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 2095                                                                         ;
;     -- Dedicated logic registers            ; 2093                                                                         ;
;     -- I/O registers                        ; 4                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 85                                                                           ;
; Total memory bits                           ; 4160                                                                         ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 16                                                                           ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; PLL:inst2|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2122                                                                         ;
; Total fan-out                               ; 17192                                                                        ;
; Average fan-out                             ; 3.22                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                  ; Entity Name           ; Library Name ;
+---------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |PILC                                                               ; 2926 (3)            ; 2093 (0)                  ; 4160        ; 16           ; 0       ; 8         ; 85   ; 0            ; |PILC                                                                                                                                                                                ; PILC                  ; work         ;
;    |Delay_Gategenerator:inst4|                                      ; 322 (294)           ; 139 (139)                 ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |PILC|Delay_Gategenerator:inst4                                                                                                                                                      ; Delay_Gategenerator   ; work         ;
;       |lpm_mult:Mult0|                                              ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PILC|Delay_Gategenerator:inst4|lpm_mult:Mult0                                                                                                                                       ; lpm_mult              ; work         ;
;          |mult_fft:auto_generated|                                  ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PILC|Delay_Gategenerator:inst4|lpm_mult:Mult0|mult_fft:auto_generated                                                                                                               ; mult_fft              ; work         ;
;       |lpm_mult:Mult1|                                              ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PILC|Delay_Gategenerator:inst4|lpm_mult:Mult1                                                                                                                                       ; lpm_mult              ; work         ;
;          |mult_fft:auto_generated|                                  ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PILC|Delay_Gategenerator:inst4|lpm_mult:Mult1|mult_fft:auto_generated                                                                                                               ; mult_fft              ; work         ;
;    |Delay_Gategenerator:inst|                                       ; 314 (286)           ; 141 (141)                 ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |PILC|Delay_Gategenerator:inst                                                                                                                                                       ; Delay_Gategenerator   ; work         ;
;       |lpm_mult:Mult0|                                              ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PILC|Delay_Gategenerator:inst|lpm_mult:Mult0                                                                                                                                        ; lpm_mult              ; work         ;
;          |mult_fft:auto_generated|                                  ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PILC|Delay_Gategenerator:inst|lpm_mult:Mult0|mult_fft:auto_generated                                                                                                                ; mult_fft              ; work         ;
;       |lpm_mult:Mult1|                                              ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PILC|Delay_Gategenerator:inst|lpm_mult:Mult1                                                                                                                                        ; lpm_mult              ; work         ;
;          |mult_fft:auto_generated|                                  ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PILC|Delay_Gategenerator:inst|lpm_mult:Mult1|mult_fft:auto_generated                                                                                                                ; mult_fft              ; work         ;
;    |PLL:inst2|                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PLL:inst2                                                                                                                                                                      ; PLL                   ; work         ;
;       |altpll:altpll_component|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PLL:inst2|altpll:altpll_component                                                                                                                                              ; altpll                ; work         ;
;          |PLL_altpll:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PLL:inst2|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                    ; PLL_altpll            ; work         ;
;    |PiLC_Firmware_1_3:inst1|                                        ; 2286 (1806)         ; 1813 (1383)               ; 4160        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1                                                                                                                                                        ; PiLC_Firmware_1_3     ; work         ;
;       |SDRAM_CONTROL:DRAM|                                          ; 480 (338)           ; 430 (239)                 ; 4160        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM                                                                                                                                     ; SDRAM_CONTROL         ; work         ;
;          |COMMAND_FIFO:FIFO_CMD_READ|                               ; 31 (0)              ; 51 (0)                    ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ                                                                                                          ; COMMAND_FIFO          ; work         ;
;             |dcfifo:dcfifo_component|                               ; 31 (0)              ; 51 (0)                    ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component                                                                                  ; dcfifo                ; work         ;
;                |dcfifo_p2k1:auto_generated|                         ; 31 (6)              ; 51 (15)                   ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated                                                       ; dcfifo_p2k1           ; work         ;
;                   |a_graycounter_ljc:wrptr_g1p|                     ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p                           ; a_graycounter_ljc     ; work         ;
;                   |a_graycounter_p57:rdptr_g1p|                     ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p                           ; a_graycounter_p57     ; work         ;
;                   |alt_synch_pipe_snl:rs_dgwp|                      ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp                            ; alt_synch_pipe_snl    ; work         ;
;                      |dffpipe_dd9:dffpipe12|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12      ; dffpipe_dd9           ; work         ;
;                   |alt_synch_pipe_tnl:ws_dgrp|                      ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp                            ; alt_synch_pipe_tnl    ; work         ;
;                      |dffpipe_ed9:dffpipe15|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15      ; dffpipe_ed9           ; work         ;
;                   |altsyncram_vn41:fifo_ram|                        ; 0 (0)               ; 0 (0)                     ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram                              ; altsyncram_vn41       ; work         ;
;                   |cmpr_b66:rdempty_eq_comp|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|cmpr_b66:rdempty_eq_comp                              ; cmpr_b66              ; work         ;
;                   |cmpr_b66:wrfull_eq_comp|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|cmpr_b66:wrfull_eq_comp                               ; cmpr_b66              ; work         ;
;          |COMMAND_FIFO:FIFO_CMD_WRITE|                              ; 21 (0)              ; 23 (0)                    ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE                                                                                                         ; COMMAND_FIFO          ; work         ;
;             |dcfifo:dcfifo_component|                               ; 21 (0)              ; 23 (0)                    ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component                                                                                 ; dcfifo                ; work         ;
;                |dcfifo_p2k1:auto_generated|                         ; 21 (3)              ; 23 (5)                    ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated                                                      ; dcfifo_p2k1           ; work         ;
;                   |a_graycounter_p57:rdptr_g1p|                     ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p                          ; a_graycounter_p57     ; work         ;
;                   |alt_synch_pipe_snl:rs_dgwp|                      ; 5 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp                           ; alt_synch_pipe_snl    ; work         ;
;                      |dffpipe_dd9:dffpipe12|                        ; 5 (5)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12     ; dffpipe_dd9           ; work         ;
;                   |altsyncram_vn41:fifo_ram|                        ; 0 (0)               ; 0 (0)                     ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram                             ; altsyncram_vn41       ; work         ;
;                   |cmpr_b66:rdempty_eq_comp|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|cmpr_b66:rdempty_eq_comp                             ; cmpr_b66              ; work         ;
;          |IOBUF:IOBUF_DATA|                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|IOBUF:IOBUF_DATA                                                                                                                    ; IOBUF                 ; work         ;
;             |IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|IOBUF:IOBUF_DATA|IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component                                                              ; IOBUF_iobuf_bidir_p1p ; work         ;
;          |ODDR:ODDR_CLK|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK                                                                                                                       ; ODDR                  ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component                                                                                     ; altddio_out           ; work         ;
;                |ddio_out_gck:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component|ddio_out_gck:auto_generated                                                         ; ddio_out_gck          ; work         ;
;          |READ_DATA_FIFO:FIFO_RD_DATA_OUT|                          ; 59 (0)              ; 76 (0)                    ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT                                                                                                     ; READ_DATA_FIFO        ; work         ;
;             |dcfifo:dcfifo_component|                               ; 59 (0)              ; 76 (0)                    ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;                |dcfifo_iam1:auto_generated|                         ; 59 (10)             ; 76 (27)                   ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated                                                  ; dcfifo_iam1           ; work         ;
;                   |a_gray2bin_sgb:wrptr_g_gray2bin|                 ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin                  ; a_gray2bin_sgb        ; work         ;
;                   |a_gray2bin_sgb:ws_dgrp_gray2bin|                 ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_gray2bin_sgb:ws_dgrp_gray2bin                  ; a_gray2bin_sgb        ; work         ;
;                   |a_graycounter_njc:wrptr_g1p|                     ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p                      ; a_graycounter_njc     ; work         ;
;                   |a_graycounter_r57:rdptr_g1p|                     ; 14 (14)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p                      ; a_graycounter_r57     ; work         ;
;                   |alt_synch_pipe_0ol:rs_dgwp|                      ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol    ; work         ;
;                      |dffpipe_hd9:dffpipe6|                         ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6  ; dffpipe_hd9           ; work         ;
;                   |alt_synch_pipe_1ol:ws_dgrp|                      ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol    ; work         ;
;                      |dffpipe_jd9:dffpipe11|                        ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11 ; dffpipe_jd9           ; work         ;
;                   |altsyncram_ho41:fifo_ram|                        ; 0 (0)               ; 0 (0)                     ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram                         ; altsyncram_ho41       ; work         ;
;                   |cmpr_d66:rdempty_eq_comp|                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|cmpr_d66:rdempty_eq_comp                         ; cmpr_d66              ; work         ;
;                   |cmpr_d66:wrfull_eq_comp|                         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|cmpr_d66:wrfull_eq_comp                          ; cmpr_d66              ; work         ;
;                   |dffpipe_8d9:wrfull_reg|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg                           ; dffpipe_8d9           ; work         ;
;          |RESET_SYNCH:RESET_SYNCH_DRAM|                             ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM                                                                                                        ; RESET_SYNCH           ; work         ;
;          |RESET_SYNCH:RESET_SYNCH_USER|                             ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER                                                                                                        ; RESET_SYNCH           ; work         ;
;          |SYNCH:SYNCH_INIT_DONE|                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE                                                                                                               ; SYNCH                 ; work         ;
;          |WRITE_DATA_FIFO:FIFO_WR_DATA_IN|                          ; 29 (0)              ; 31 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN                                                                                                     ; WRITE_DATA_FIFO       ; work         ;
;             |dcfifo:dcfifo_component|                               ; 29 (0)              ; 31 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;                |dcfifo_63k1:auto_generated|                         ; 29 (3)              ; 31 (7)                    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated                                                  ; dcfifo_63k1           ; work         ;
;                   |a_graycounter_r57:rdptr_g1p|                     ; 14 (14)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p                      ; a_graycounter_r57     ; work         ;
;                   |alt_synch_pipe_unl:rs_dgwp|                      ; 7 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp                       ; alt_synch_pipe_unl    ; work         ;
;                      |dffpipe_fd9:dffpipe12|                        ; 7 (7)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12 ; dffpipe_fd9           ; work         ;
;                   |altsyncram_9o41:fifo_ram|                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram                         ; altsyncram_9o41       ; work         ;
;                   |cmpr_d66:rdempty_eq_comp|                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|cmpr_d66:rdempty_eq_comp                         ; cmpr_d66              ; work         ;
;    |mux:inst3|                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PILC|mux:inst3                                                                                                                                                                      ; mux                   ; work         ;
+---------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 16           ; 22           ; 16           ; 22           ; 352  ; None ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 16           ; 22           ; 16           ; 22           ; 352  ; None ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 38           ; 64           ; 38           ; 2432 ; None ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 8           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------+-----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                  ; IP Include File                               ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------+-----------------------------------------------+
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ      ; ../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd    ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE     ; ../../PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd    ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT ; ../../PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd  ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN ; ../../PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd ;
; Altera ; ALTIOBUF     ; 20.1    ; N/A          ; N/A          ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|IOBUF:IOBUF_DATA                ; ../../PiLC VHDL Lib/SDRam/IOBUF.vhd           ;
; Altera ; ALTDDIO_OUT  ; 20.1    ; N/A          ; N/A          ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK                   ; ../../PiLC VHDL Lib/SDRam/ODDR.vhd            ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |PILC|PLL:inst2                                                                  ; PLL.vhd                                       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|Delay_Gategenerator:inst4|Gate_State                                                                                                                       ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+
; Name                           ; Gate_State.Wait_For_Reset ; Gate_State.Wait_For_Time ; Gate_State.Wait_For_Gate_Delay ; Gate_State.Wait_For_Trigger ; Gate_State.Wait_For_Start ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+
; Gate_State.Wait_For_Start      ; 0                         ; 0                        ; 0                              ; 0                           ; 0                         ;
; Gate_State.Wait_For_Trigger    ; 0                         ; 0                        ; 0                              ; 1                           ; 1                         ;
; Gate_State.Wait_For_Gate_Delay ; 0                         ; 0                        ; 1                              ; 0                           ; 1                         ;
; Gate_State.Wait_For_Time       ; 0                         ; 1                        ; 0                              ; 0                           ; 1                         ;
; Gate_State.Wait_For_Reset      ; 1                         ; 0                        ; 0                              ; 0                           ; 1                         ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|Delay_Gategenerator:inst|Gate_State                                                                                                                        ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+
; Name                           ; Gate_State.Wait_For_Reset ; Gate_State.Wait_For_Time ; Gate_State.Wait_For_Gate_Delay ; Gate_State.Wait_For_Trigger ; Gate_State.Wait_For_Start ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+
; Gate_State.Wait_For_Start      ; 0                         ; 0                        ; 0                              ; 0                           ; 0                         ;
; Gate_State.Wait_For_Trigger    ; 0                         ; 0                        ; 0                              ; 1                           ; 1                         ;
; Gate_State.Wait_For_Gate_Delay ; 0                         ; 0                        ; 1                              ; 0                           ; 1                         ;
; Gate_State.Wait_For_Time       ; 0                         ; 1                        ; 0                              ; 0                           ; 1                         ;
; Gate_State.Wait_For_Reset      ; 1                         ; 0                        ; 0                              ; 0                           ; 1                         ;
+--------------------------------+---------------------------+--------------------------+--------------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|PiLC_Firmware_1_3:inst1|SDRAM_Read                                                                                                                                                                                  ;
+-----------------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------------+-------------------------+------------------------+-----------------------+
; Name                        ; SDRAM_Read.Wait_RD_St_L ; SDRAM_Read.RD_Data_2_L ; SDRAM_Read.RD_Data_2_H ; SDRAM_Read.RD_Data_1_L ; SDRAM_Read.RD_ADDR_Data_1_H ; SDRAM_Read.Wait_RD_St_H ; SDRAM_Read.CK_ADDR_Max ; SDRAM_Read.Wait_Start ;
+-----------------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------------+-------------------------+------------------------+-----------------------+
; SDRAM_Read.Wait_Start       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                           ; 0                       ; 0                      ; 0                     ;
; SDRAM_Read.CK_ADDR_Max      ; 0                       ; 0                      ; 0                      ; 0                      ; 0                           ; 0                       ; 1                      ; 1                     ;
; SDRAM_Read.Wait_RD_St_H     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                           ; 1                       ; 0                      ; 1                     ;
; SDRAM_Read.RD_ADDR_Data_1_H ; 0                       ; 0                      ; 0                      ; 0                      ; 1                           ; 0                       ; 0                      ; 1                     ;
; SDRAM_Read.RD_Data_1_L      ; 0                       ; 0                      ; 0                      ; 1                      ; 0                           ; 0                       ; 0                      ; 1                     ;
; SDRAM_Read.RD_Data_2_H      ; 0                       ; 0                      ; 1                      ; 0                      ; 0                           ; 0                       ; 0                      ; 1                     ;
; SDRAM_Read.RD_Data_2_L      ; 0                       ; 1                      ; 0                      ; 0                      ; 0                           ; 0                       ; 0                      ; 1                     ;
; SDRAM_Read.Wait_RD_St_L     ; 1                       ; 0                      ; 0                      ; 0                      ; 0                           ; 0                       ; 0                      ; 1                     ;
+-----------------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------------+-------------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|PiLC_Firmware_1_3:inst1|SDRAM_Write                                                                                                                                  ;
+----------------------------+-------------------------+----------------------------+-------------------------+-------------------------+-------------------------+--------------------------+
; Name                       ; SDRAM_Write.Wait_WR_S_L ; SDRAM_Write.Reset_Data_RDY ; SDRAM_Write.WR_Data_2_L ; SDRAM_Write.WR_Data_2_H ; SDRAM_Write.WR_Data_1_L ; SDRAM_Write.Wait_WR_St_H ;
+----------------------------+-------------------------+----------------------------+-------------------------+-------------------------+-------------------------+--------------------------+
; SDRAM_Write.Wait_WR_St_H   ; 0                       ; 0                          ; 0                       ; 0                       ; 0                       ; 0                        ;
; SDRAM_Write.WR_Data_1_L    ; 0                       ; 0                          ; 0                       ; 0                       ; 1                       ; 1                        ;
; SDRAM_Write.WR_Data_2_H    ; 0                       ; 0                          ; 0                       ; 1                       ; 0                       ; 1                        ;
; SDRAM_Write.WR_Data_2_L    ; 0                       ; 0                          ; 1                       ; 0                       ; 0                       ; 1                        ;
; SDRAM_Write.Reset_Data_RDY ; 0                       ; 1                          ; 0                       ; 0                       ; 0                       ; 1                        ;
; SDRAM_Write.Wait_WR_S_L    ; 1                       ; 0                          ; 0                       ; 0                       ; 0                       ; 1                        ;
+----------------------------+-------------------------+----------------------------+-------------------------+-------------------------+-------------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|PiLC_Firmware_1_3:inst1|PiLC_Time_Flow                                                                                                                                                                       ;
+---------------------------+------------------------+-----------------------+-----------------------+---------------------------+--------------------------+-------------------------+------------------------+---------------------+
; Name                      ; PiLC_Time_Flow.Running ; PiLC_Time_Flow.Tuning ; PiLC_Time_Flow.Windup ; PiLC_Time_Flow.Limit_Esum ; PiLC_Time_Flow.Calc_Esum ; PiLC_Time_Flow.Filter_e ; PiLC_Time_Flow.Compare ; PiLC_Time_Flow.Init ;
+---------------------------+------------------------+-----------------------+-----------------------+---------------------------+--------------------------+-------------------------+------------------------+---------------------+
; PiLC_Time_Flow.Init       ; 0                      ; 0                     ; 0                     ; 0                         ; 0                        ; 0                       ; 0                      ; 0                   ;
; PiLC_Time_Flow.Compare    ; 0                      ; 0                     ; 0                     ; 0                         ; 0                        ; 0                       ; 1                      ; 1                   ;
; PiLC_Time_Flow.Filter_e   ; 0                      ; 0                     ; 0                     ; 0                         ; 0                        ; 1                       ; 0                      ; 1                   ;
; PiLC_Time_Flow.Calc_Esum  ; 0                      ; 0                     ; 0                     ; 0                         ; 1                        ; 0                       ; 0                      ; 1                   ;
; PiLC_Time_Flow.Limit_Esum ; 0                      ; 0                     ; 0                     ; 1                         ; 0                        ; 0                       ; 0                      ; 1                   ;
; PiLC_Time_Flow.Windup     ; 0                      ; 0                     ; 1                     ; 0                         ; 0                        ; 0                       ; 0                      ; 1                   ;
; PiLC_Time_Flow.Tuning     ; 0                      ; 1                     ; 0                     ; 0                         ; 0                        ; 0                       ; 0                      ; 1                   ;
; PiLC_Time_Flow.Running    ; 1                      ; 0                     ; 0                     ; 0                         ; 0                        ; 0                       ; 0                      ; 1                   ;
+---------------------------+------------------------+-----------------------+-----------------------+---------------------------+--------------------------+-------------------------+------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|PiLC_Firmware_1_3:inst1|State_counter                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------+--------------------------------+-------------------------------+--------------------------+------------------------+------------------------------+---------------------------+--------------------------------+---------------------------------+-------------------------+------------------------------+
; Name                            ; State_counter.End_of_SPI_Trans ; State_counter.CRC_Data_I_check ; State_counter.MISO_Update_CRC ; State_counter.S_B_Config ; State_counter.CRC_calc ; State_counter.CRC_S_B_Config ; State_counter.WT_F_Data_I ; State_counter.MISO_Update_Data ; State_counter.CP_Data_O_to_MISO ; State_counter.LD_Data_O ; State_counter.WT_F_SPI_Trans ;
+---------------------------------+--------------------------------+--------------------------------+-------------------------------+--------------------------+------------------------+------------------------------+---------------------------+--------------------------------+---------------------------------+-------------------------+------------------------------+
; State_counter.WT_F_SPI_Trans    ; 0                              ; 0                              ; 0                             ; 0                        ; 0                      ; 0                            ; 0                         ; 0                              ; 0                               ; 0                       ; 0                            ;
; State_counter.LD_Data_O         ; 0                              ; 0                              ; 0                             ; 0                        ; 0                      ; 0                            ; 0                         ; 0                              ; 0                               ; 1                       ; 1                            ;
; State_counter.CP_Data_O_to_MISO ; 0                              ; 0                              ; 0                             ; 0                        ; 0                      ; 0                            ; 0                         ; 0                              ; 1                               ; 0                       ; 1                            ;
; State_counter.MISO_Update_Data  ; 0                              ; 0                              ; 0                             ; 0                        ; 0                      ; 0                            ; 0                         ; 1                              ; 0                               ; 0                       ; 1                            ;
; State_counter.WT_F_Data_I       ; 0                              ; 0                              ; 0                             ; 0                        ; 0                      ; 0                            ; 1                         ; 0                              ; 0                               ; 0                       ; 1                            ;
; State_counter.CRC_S_B_Config    ; 0                              ; 0                              ; 0                             ; 0                        ; 0                      ; 1                            ; 0                         ; 0                              ; 0                               ; 0                       ; 1                            ;
; State_counter.CRC_calc          ; 0                              ; 0                              ; 0                             ; 0                        ; 1                      ; 0                            ; 0                         ; 0                              ; 0                               ; 0                       ; 1                            ;
; State_counter.S_B_Config        ; 0                              ; 0                              ; 0                             ; 1                        ; 0                      ; 0                            ; 0                         ; 0                              ; 0                               ; 0                       ; 1                            ;
; State_counter.MISO_Update_CRC   ; 0                              ; 0                              ; 1                             ; 0                        ; 0                      ; 0                            ; 0                         ; 0                              ; 0                               ; 0                       ; 1                            ;
; State_counter.CRC_Data_I_check  ; 0                              ; 1                              ; 0                             ; 0                        ; 0                      ; 0                            ; 0                         ; 0                              ; 0                               ; 0                       ; 1                            ;
; State_counter.End_of_SPI_Trans  ; 1                              ; 0                              ; 0                             ; 0                        ; 0                      ; 0                            ; 0                         ; 0                              ; 0                               ; 0                       ; 1                            ;
+---------------------------------+--------------------------------+--------------------------------+-------------------------------+--------------------------+------------------------+------------------------------+---------------------------+--------------------------------+---------------------------------+-------------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------------------------+---------------------------+---------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+-----------------------+-------------------------+------------------------+-------------------------+------------------------+-------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+----------------------------------+-----------------------------+------------------------------+
; Name                             ; control_curr_state.RD2WR3 ; control_curr_state.RD2WR2 ; control_curr_state.RD2WR1 ; control_curr_state.RD3 ; control_curr_state.RD2 ; control_curr_state.RD1 ; control_curr_state.RD ; control_curr_state.WR3 ; control_curr_state.WR2 ; control_curr_state.WR1 ; control_curr_state.WR ; control_curr_state.ACT1 ; control_curr_state.ACT ; control_curr_state.PRE1 ; control_curr_state.PRE ; control_curr_state.IDLE ; control_curr_state.AUTO_REF6 ; control_curr_state.AUTO_REF5 ; control_curr_state.AUTO_REF4 ; control_curr_state.AUTO_REF3 ; control_curr_state.AUTO_REF2 ; control_curr_state.AUTO_REF1 ; control_curr_state.AUTO_REF ; control_curr_state.INIT_FINISHED ; control_curr_state.INIT_MRS ; control_curr_state.INIT_WAIT ;
+----------------------------------+---------------------------+---------------------------+---------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+-----------------------+-------------------------+------------------------+-------------------------+------------------------+-------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+----------------------------------+-----------------------------+------------------------------+
; control_curr_state.INIT_WAIT     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 0                            ;
; control_curr_state.INIT_MRS      ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 1                           ; 1                            ;
; control_curr_state.INIT_FINISHED ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 1                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF      ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF1     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF2     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF3     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF4     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF5     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.AUTO_REF6     ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.IDLE          ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 1                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.PRE           ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 1                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.PRE1          ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 1                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.ACT           ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 1                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.ACT1          ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 1                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.WR            ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 1                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.WR1           ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 1                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.WR2           ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 1                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.WR3           ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 1                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD            ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 1                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD1           ; 0                         ; 0                         ; 0                         ; 0                      ; 0                      ; 1                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD2           ; 0                         ; 0                         ; 0                         ; 0                      ; 1                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD3           ; 0                         ; 0                         ; 0                         ; 1                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD2WR1        ; 0                         ; 0                         ; 1                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD2WR2        ; 0                         ; 1                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
; control_curr_state.RD2WR3        ; 1                         ; 0                         ; 0                         ; 0                      ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ; 0                      ; 0                     ; 0                       ; 0                      ; 0                       ; 0                      ; 0                       ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                           ; 0                                ; 0                           ; 1                            ;
+----------------------------------+---------------------------+---------------------------+---------------------------+------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+------------------------+-----------------------+-------------------------+------------------------+-------------------------+------------------------+-------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------+----------------------------------+-----------------------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3]                                                                                                          ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[6] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[4] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[5] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[2] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[3] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[0] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[1] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[2]                                                                                                          ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]     ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[6] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[4] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[5] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[2] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[3] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[0] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[1] ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[1]                                                                                                          ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER|synch[3]                                                                                                          ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE|synch[1]                                                                                                                 ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1]      ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[0]                                                                                                          ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER|synch[2]                                                                                                          ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE|synch[0]                                                                                                                 ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[6]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[4]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[5]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[2]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[3]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[0]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe8a[1]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER|synch[1]                                                                                                          ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]   ; yes                                                              ; yes                                        ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER|synch[0]                                                                                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 82                                                                                                                                                 ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+
; Register name                                                                                                                                                                ; Reason for Removal                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+
; PiLC_Firmware_1_3:inst1|lfsr_q[0]                                                                                                                                            ; Stuck at GND due to stuck port data_in                   ;
; PiLC_Firmware_1_3:inst1|PI_RESET                                                                                                                                             ; Stuck at GND due to stuck port data_in                   ;
; PiLC_Firmware_1_3:inst1|SDRAM_Last_ADDR_buffer[0..31]                                                                                                                        ; Stuck at GND due to stuck port data_in                   ;
; PiLC_Firmware_1_3:inst1|lfsr_q[1..7]                                                                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[3]                                                                                                                 ; Stuck at GND due to stuck port data_in                   ;
; PiLC_Firmware_1_3:inst1|SDRAM_Read_Busy                                                                                                                                      ; Lost fanout                                              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[6]                  ; Lost fanout                                              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[6]                  ; Lost fanout                                              ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[31]                                                                                                                                     ; Merged with PiLC_Firmware_1_3:inst1|PiLC_Time_eF[30]     ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[31]                                                                                                                                      ; Merged with PiLC_Firmware_1_3:inst1|PiLC_Time_e[30]      ;
; Delay_Gategenerator:inst|Freerun_Gate_Start                                                                                                                                  ; Merged with Delay_Gategenerator:inst4|Freerun_Gate_Start ;
; Delay_Gategenerator:inst|Trigger_Gate_Start                                                                                                                                  ; Merged with Delay_Gategenerator:inst4|Trigger_Gate_Start ;
; Delay_Gategenerator:inst|Trigger_sr[1]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Trigger_sr[1]      ;
; Delay_Gategenerator:inst|Trigger_sr[0]                                                                                                                                       ; Merged with Delay_Gategenerator:inst4|Trigger_sr[0]      ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[31]                                                                                                                                  ; Merged with PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[30]  ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[31]                                                                                                                                  ; Merged with PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[30]  ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[31]                                                                                                                                   ; Merged with PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[30]   ;
; PiLC_Firmware_1_3:inst1|PI_DATA_IN[1..15]                                                                                                                                    ; Merged with PiLC_Firmware_1_3:inst1|PI_DATA_IN[0]        ;
; PiLC_Firmware_1_3:inst1|PI_DATA_RDY                                                                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; PiLC_Firmware_1_3:inst1|PI_WR                                                                                                                                                ; Stuck at GND due to stuck port data_in                   ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[0..6]                                  ; Stuck at GND due to stuck port clock_enable              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[0..4]                                      ; Stuck at GND due to stuck port clock_enable              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[0..6]                          ; Stuck at GND due to stuck port data_in                   ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1         ; Stuck at GND due to stuck port clock_enable              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[0..4]                              ; Stuck at GND due to stuck port data_in                   ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a1             ; Stuck at GND due to stuck port clock_enable              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2         ; Stuck at GND due to stuck port clock_enable              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a2             ; Stuck at GND due to stuck port clock_enable              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3         ; Stuck at GND due to stuck port clock_enable              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a3             ; Stuck at GND due to stuck port clock_enable              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a4             ; Stuck at GND due to stuck port clock_enable              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4         ; Stuck at GND due to stuck port clock_enable              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5         ; Stuck at GND due to stuck port clock_enable              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6         ; Stuck at GND due to stuck port clock_enable              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0,1] ; Stuck at GND due to stuck port data_in                   ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|sub_parity10a[0,1]     ; Stuck at GND due to stuck port data_in                   ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0         ; Lost fanout                                              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9            ; Lost fanout                                              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a0             ; Lost fanout                                              ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|parity9                ; Lost fanout                                              ;
; PiLC_Firmware_1_3:inst1|PI_DATA_IN[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                   ;
; PiLC_Firmware_1_3:inst1|SDRAM_Write.WR_Data_1_L                                                                                                                              ; Lost fanout                                              ;
; PiLC_Firmware_1_3:inst1|SDRAM_Write.WR_Data_2_H                                                                                                                              ; Lost fanout                                              ;
; PiLC_Firmware_1_3:inst1|SDRAM_Write.WR_Data_2_L                                                                                                                              ; Lost fanout                                              ;
; PiLC_Firmware_1_3:inst1|SDRAM_Write.Reset_Data_RDY                                                                                                                           ; Lost fanout                                              ;
; PiLC_Firmware_1_3:inst1|SDRAM_Write.Wait_WR_S_L                                                                                                                              ; Stuck at GND due to stuck port data_in                   ;
; PiLC_Firmware_1_3:inst1|SDRAM_Write.Wait_WR_St_H                                                                                                                             ; Lost fanout                                              ;
; Total Number of Removed Registers = 120                                                                                                                                      ;                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PiLC_Firmware_1_3:inst1|PI_DATA_RDY                                                                                                                                  ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[6],                             ;
;                                                                                                                                                                      ; due to stuck port data_in      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[5],                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[4],                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[3],                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[2],                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[1],                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|wrptr_g[0],                             ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[6],                     ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[5],                     ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[4],                     ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[3],                     ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[2],                     ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|delayed_wrptr_g[0],                     ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0, ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9     ;
; PiLC_Firmware_1_3:inst1|PI_WR                                                                                                                                        ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[4],                                 ;
;                                                                                                                                                                      ; due to stuck port data_in      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[3],                                 ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[2],                                 ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[1],                                 ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[0],                                 ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[4],                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[3],                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[2],                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[1],                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|delayed_wrptr_g[0],                         ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a0,     ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|parity9         ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1 ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2, ;
;                                                                                                                                                                      ; due to stuck port clock_enable ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3, ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4, ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5, ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6  ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a1     ; Stuck at GND                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a2,     ;
;                                                                                                                                                                      ; due to stuck port clock_enable ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a3,     ;
;                                                                                                                                                                      ;                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a4      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2093  ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 377   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1320  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                    ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3]                                                                                     ; 326     ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0 ; 7       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[2]                                                                                     ; 1       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0 ; 6       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0     ; 7       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0      ; 7       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6    ; 4       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[1]                                                                                     ; 1       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9    ; 4       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER|synch[3]                                                                                     ; 3       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6        ; 4       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a0      ; 6       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6         ; 4       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[0]                                                                                     ; 1       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0 ; 7       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER|synch[2]                                                                                     ; 1       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|parity9         ; 4       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6    ; 4       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER|synch[1]                                                                                     ; 1       ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER|synch[0]                                                                                     ; 1       ;
; Total number of inverted registers = 20                                                                                                                              ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                           ; Action           ; Reason              ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Delay_Gategenerator:inst4|Add0~1                                                                                                               ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Add1~1                                                                                                               ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Add2~1                                                                                                               ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[2]~4                                                                                                           ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[2]~5                                                                                                           ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[2]~5_RESYN1074_BDD1075                                                                                         ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[3]~6                                                                                                           ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[3]~7                                                                                                           ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[3]~7_RESYN1076_BDD1077                                                                                         ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[4]~8                                                                                                           ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[4]~9                                                                                                           ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[4]~9_RESYN1078_BDD1079                                                                                         ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[5]~10                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[5]~11                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[5]~11_RESYN1080_BDD1081                                                                                        ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[6]~12                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[6]~13                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[6]~13_RESYN1082_BDD1083                                                                                        ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[7]~14                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[7]~15                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[7]~15_RESYN1084_BDD1085                                                                                        ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[8]~16                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[8]~17                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[8]~17_RESYN1086_BDD1087                                                                                        ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[9]~18                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[9]~19                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[9]~19_RESYN1088_BDD1089                                                                                        ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[10]~20                                                                                                         ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[10]~21                                                                                                         ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[10]~21_RESYN1090_BDD1091                                                                                       ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[11]~22                                                                                                         ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[11]~23                                                                                                         ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[11]~23_RESYN1092_BDD1093                                                                                       ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[12]~24                                                                                                         ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[12]~25                                                                                                         ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[12]~25_RESYN1094_BDD1095                                                                                       ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[13]~26                                                                                                         ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[13]~27                                                                                                         ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[13]~27_RESYN1096_BDD1097                                                                                       ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[14]~28                                                                                                         ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[14]~29                                                                                                         ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[14]~29_RESYN1098_BDD1099                                                                                       ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[15]~30                                                                                                         ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[15]~31                                                                                                         ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[15]~31_RESYN1100_BDD1101                                                                                       ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[16]~32                                                                                                         ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[16]~33                                                                                                         ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[16]~33_RESYN1102_BDD1103                                                                                       ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[17]~34                                                                                                         ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[17]~35                                                                                                         ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[17]~35_RESYN1104_BDD1105                                                                                       ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[18]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[18]_OTERM571                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[18]_OTERM573                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[19]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[19]_OTERM145                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[19]_OTERM147_OTERM567                                                                                          ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[19]_OTERM147_OTERM569                                                                                          ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[20]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[20]_OTERM149                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[20]_OTERM151_OTERM575                                                                                          ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[20]_OTERM151_OTERM577                                                                                          ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[21]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[21]_OTERM137                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[21]_OTERM139_OTERM551                                                                                          ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[21]_OTERM139_OTERM553                                                                                          ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[22]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[22]_OTERM125                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[22]_OTERM127_OTERM547                                                                                          ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[22]_OTERM127_OTERM549                                                                                          ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[23]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[23]_OTERM113                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM535                                                                                          ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM537                                                                                          ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[24]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[24]_OTERM83                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[24]_OTERM85_OTERM507                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[24]_OTERM85_OTERM509                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[25]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[25]_OTERM141                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[25]_OTERM143                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[26]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[26]_OTERM133                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[26]_OTERM135                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[27]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[27]_OTERM121                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[27]_OTERM123                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[28]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[28]_OTERM117                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[28]_OTERM119                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[29]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[29]_OTERM101                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[29]_OTERM103                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[30]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[30]_OTERM95                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[30]_OTERM97                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[30]_OTERM99                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[31]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[31]_OTERM1                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[31]_OTERM3                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[31]_OTERM5_OTERM445                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[31]_OTERM5_OTERM447                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Delay[31]_OTERM5_OTERM449                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Gate_State.Wait_For_Trigger_OTERM669                                                                                 ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Selector31~0                                                                                                         ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Selector68~1                                                                                                         ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Selector68~2                                                                                                         ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Selector100~2                                                                                                        ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[2]_OTERM285                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[3]_OTERM287                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[4]_OTERM289                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[5]_OTERM291                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[6]_OTERM293                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[7]_OTERM295                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[8]_OTERM297                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[9]_OTERM299                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[10]_OTERM301                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[11]_OTERM303                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[12]_OTERM305                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[13]_OTERM283                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[14]_OTERM281                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[15]_OTERM279                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[16]_OTERM277                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[17]_OTERM275                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[18]_OTERM273                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[19]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[19]_OTERM271                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[19]_OTERM559                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[19]_OTERM561                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[20]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[20]_OTERM269                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[20]_OTERM539                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[20]_OTERM541                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[21]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[21]_OTERM267                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[21]_OTERM519                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[21]_OTERM521                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[22]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[22]_OTERM265                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[22]_OTERM511                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[22]_OTERM513                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[23]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[23]_OTERM263                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[23]_OTERM495                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[23]_OTERM497                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[24]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[24]_OTERM261                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[24]_OTERM503                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[24]_OTERM505                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[25]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[25]_OTERM259                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[25]_OTERM475                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[25]_OTERM477                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[26]                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[26]_OTERM257                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[26]_OTERM461                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[26]_OTERM463                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[26]_OTERM465                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[27]_OTERM255                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[28]_OTERM253                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[29]_OTERM251                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[30]_OTERM249                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|Time1[31]_OTERM247                                                                                                   ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst4|lpm_mult:Mult0|mult_fft:auto_generated|op_1~1                                                                        ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Add0~1                                                                                                                ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Add1~1                                                                                                                ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Add2~1                                                                                                                ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[2]~4                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[2]~5                                                                                                            ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[2]~5_RESYN1042_BDD1043                                                                                          ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[3]~6                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[3]~7                                                                                                            ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[3]~7_RESYN1044_BDD1045                                                                                          ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[4]~8                                                                                                            ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[4]~9                                                                                                            ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[4]~9_RESYN1046_BDD1047                                                                                          ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[5]~10                                                                                                           ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[5]~11                                                                                                           ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[5]~11_RESYN1048_BDD1049                                                                                         ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[6]~12                                                                                                           ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[6]~13                                                                                                           ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[6]~13_RESYN1050_BDD1051                                                                                         ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[7]~14                                                                                                           ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[7]~15                                                                                                           ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[7]~15_RESYN1052_BDD1053                                                                                         ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[8]~16                                                                                                           ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[8]~17                                                                                                           ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[8]~17_RESYN1054_BDD1055                                                                                         ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[9]~18                                                                                                           ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[9]~19                                                                                                           ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[9]~19_RESYN1056_BDD1057                                                                                         ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[10]~20                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[10]~21                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[10]~21_RESYN1058_BDD1059                                                                                        ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[11]~22                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[11]~23                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[11]~23_RESYN1060_BDD1061                                                                                        ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[12]~24                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[12]~25                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[12]~25_RESYN1062_BDD1063                                                                                        ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[13]~26                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[13]~27                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[13]~27_RESYN1064_BDD1065                                                                                        ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[14]~28                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[14]~29                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[14]~29_RESYN1066_BDD1067                                                                                        ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[15]~30                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[15]~31                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[15]~31_RESYN1068_BDD1069                                                                                        ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[16]~32                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[16]~33                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[16]~33_RESYN1070_BDD1071                                                                                        ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[17]~34                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[17]~35                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[17]~35_RESYN1072_BDD1073                                                                                        ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[18]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[18]_OTERM657                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[18]_OTERM659                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[19]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[19]_OTERM169                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[19]_OTERM171_OTERM665                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[19]_OTERM171_OTERM667                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[20]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[20]_OTERM165                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[20]_OTERM167_OTERM661                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[20]_OTERM167_OTERM663                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[21]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[21]_OTERM161                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[21]_OTERM163_OTERM653                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[21]_OTERM163_OTERM655                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[22]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[22]_OTERM157                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[22]_OTERM159_OTERM649                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[22]_OTERM159_OTERM651                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[23]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[23]_OTERM153                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[23]_OTERM155_OTERM645                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[23]_OTERM155_OTERM647                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[24]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[24]_OTERM129                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[24]_OTERM131_OTERM563                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[24]_OTERM131_OTERM565                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[25]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[25]_OTERM109                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[25]_OTERM111_OTERM531                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[25]_OTERM111_OTERM533                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[26]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[26]_OTERM105                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[26]_OTERM107_OTERM527                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[26]_OTERM107_OTERM529                                                                                           ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[27]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[27]_OTERM87                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[27]_OTERM89_OTERM515                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[27]_OTERM89_OTERM517                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[28]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[28]_OTERM91                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[28]_OTERM93_OTERM523                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[28]_OTERM93_OTERM525                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[29]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[29]_OTERM79                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[29]_OTERM81_OTERM483                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[29]_OTERM81_OTERM485                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[30]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[30]_OTERM75                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[30]_OTERM77_OTERM479                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[30]_OTERM77_OTERM481                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[31]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[31]_OTERM69                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[31]_OTERM71                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[31]_OTERM73_OTERM467                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[31]_OTERM73_OTERM469                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[31]_OTERM73_OTERM471                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Delay[31]_OTERM73_OTERM473                                                                                            ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Equal1~5                                                                                                              ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Equal1~6                                                                                                              ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Equal1~7                                                                                                              ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Equal1~7_RESYN1036_BDD1037                                                                                            ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Equal1~7_RESYN1038_BDD1039                                                                                            ; Created          ; Timing optimization ;
; Delay_Gategenerator:inst|Selector31~0                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Selector68~1                                                                                                          ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Selector68~2                                                                                                          ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Selector100~2                                                                                                         ; Modified         ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[2]_OTERM345                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[3]_OTERM347                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[4]_OTERM349                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[5]_OTERM351                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[6]_OTERM353                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[7]_OTERM355                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[8]_OTERM357                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[9]_OTERM359                                                                                                     ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[10]_OTERM361                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[11]_OTERM363                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[12]_OTERM365                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[13]_OTERM343                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[14]_OTERM341                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[15]_OTERM339                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[16]_OTERM337                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[17]_OTERM335                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[18]_OTERM333                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[19]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[19]_OTERM331                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[19]_OTERM579                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[19]_OTERM581                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[20]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[20]_OTERM329                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[20]_OTERM555                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[20]_OTERM557                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[21]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[21]_OTERM327                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[21]_OTERM543                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[21]_OTERM545                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[22]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[22]_OTERM325                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[22]_OTERM499                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[22]_OTERM501                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[23]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[23]_OTERM323                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[23]_OTERM487                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[23]_OTERM489                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[24]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[24]_OTERM321                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[24]_OTERM491                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[24]_OTERM493                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[25]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[25]_OTERM319                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[25]_OTERM457                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[25]_OTERM459                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[26]                                                                                                             ; Deleted          ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[26]_OTERM317                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[26]_OTERM451                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[26]_OTERM453                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[26]_OTERM455                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[27]_OTERM315                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[28]_OTERM313                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[29]_OTERM311                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[30]_OTERM309                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|Time1[31]_OTERM307                                                                                                    ; Retimed Register ; Timing optimization ;
; Delay_Gategenerator:inst|lpm_mult:Mult0|mult_fft:auto_generated|op_1~1                                                                         ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add2~1                                                                                                                 ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add2~16                                                                                                                ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add4~1                                                                                                                 ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~0                                                                                                                 ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~0_OTERM1035                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~2_OTERM1033                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~4_OTERM1031                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~6_OTERM1029                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~8_OTERM1027                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~10_OTERM1025                                                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~12_OTERM1023                                                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~14_OTERM1021                                                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~16_OTERM1019                                                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~18_OTERM1017                                                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~20_OTERM1015                                                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~22_OTERM1013                                                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~24_OTERM1011                                                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~26_OTERM1009                                                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~28_OTERM1007                                                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~30_OTERM1005                                                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~32_OTERM1003                                                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~34_OTERM1001                                                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~36_OTERM999                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~38_OTERM997                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~40_OTERM995                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~42_OTERM993                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~44_OTERM991                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~46_OTERM989                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~48_OTERM987                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~50_OTERM985                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~52_OTERM983                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~54_OTERM981                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~56_OTERM979                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~58_OTERM977                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~60_OTERM975                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add7~62_OTERM973                                                                                                       ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add8~1                                                                                                                 ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add10~0                                                                                                                ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add10~1                                                                                                                ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add13~1                                                                                                                ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add13~75                                                                                                               ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Add15~1                                                                                                                ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Adr_Data[1]~4                                                                                                          ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Adr_Data[2]_OTERM371                                                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Adr_Data[3]_OTERM375                                                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Adr_Data[4]_OTERM369                                                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Adr_Data[5]_OTERM379                                                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Adr_Data[6]_OTERM373                                                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Adr_Data[7]_OTERM377                                                                                                   ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Burst_Data[0]_OTERM367                                                                                                 ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Burst_Data[0]~5                                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[0]                                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[0]_OTERM7                                                                                                 ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[0]_OTERM67                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[1]                                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[1]_OTERM9                                                                                                 ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[2]                                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[2]_OTERM11                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[3]                                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[3]_OTERM13                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[4]                                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[4]_OTERM15                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[5]                                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[5]_OTERM17                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[6]                                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[6]_OTERM19                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[7]                                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[7]_OTERM21                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[8]                                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[8]_OTERM23                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[9]                                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[9]_OTERM25                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[10]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[10]_OTERM27                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[11]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[11]_OTERM29                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[12]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[12]_OTERM31                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[13]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[13]_OTERM33                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[14]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[14]_OTERM35                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[15]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[15]_OTERM37                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[16]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[16]_OTERM39                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[17]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[17]_OTERM41                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[18]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[18]_OTERM43                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[19]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[19]_OTERM45                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[20]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[20]_OTERM47                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[21]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[21]_OTERM49                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[22]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[22]_OTERM51                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[23]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[23]_OTERM53                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[24]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[24]_OTERM55                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[25]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[25]_OTERM57                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[26]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[26]_OTERM59                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[27]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[27]_OTERM61                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[28]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[28]_OTERM63                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[29]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[30]                                                                                                       ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[30]_OTERM65                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[0]_OTERM443                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[0]~32                                                                                                      ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[1]_OTERM793                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[2]_OTERM797                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[3]_OTERM801                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[4]_OTERM805                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[5]_OTERM809                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[6]_OTERM813                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[7]_OTERM817                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[8]_OTERM821                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[9]_OTERM825                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[10]_OTERM829                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[11]_OTERM833                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[12]_OTERM837                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[13]_OTERM841                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[14]_OTERM845                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[15]_OTERM849                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[16]_OTERM853                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[17]_OTERM857                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[18]_OTERM861                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[19]_OTERM865                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[20]_OTERM869                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[21]_OTERM873                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[22]_OTERM877                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[23]_OTERM881                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[24]_OTERM885                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[25]_OTERM889                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[26]_OTERM893                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[27]_OTERM897                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[28]_OTERM901                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[29]_OTERM905                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_e[30]_OTERM909                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[0]_OTERM437                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[1]_OTERM671                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[2]_OTERM675                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[3]_OTERM679                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[4]_OTERM683                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[5]_OTERM687                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[6]_OTERM691                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[7]_OTERM695                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[8]_OTERM699                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[9]_OTERM703                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[10]_OTERM707                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[11]_OTERM711                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[12]_OTERM715                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[13]_OTERM719                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[14]_OTERM723                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[15]_OTERM727                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[16]_OTERM731                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[17]_OTERM735                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[18]_OTERM739                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[19]_OTERM743                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[20]_OTERM747                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[21]_OTERM751                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[22]_OTERM755                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[23]_OTERM759                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[24]_OTERM763                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[25]_OTERM767                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[26]_OTERM771                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[27]_OTERM775                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[28]_OTERM779                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[29]_OTERM783                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[30]_OTERM787                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[0]_OTERM439                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[1]_OTERM673                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[2]_OTERM677                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[3]_OTERM681                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[4]_OTERM685                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[5]_OTERM689                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[6]_OTERM693                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[7]_OTERM697                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[8]_OTERM701                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[9]_OTERM705                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[10]_OTERM709                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[11]_OTERM713                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[12]_OTERM717                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[13]_OTERM721                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[14]_OTERM725                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[15]_OTERM729                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[16]_OTERM733                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[17]_OTERM737                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[18]_OTERM741                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[19]_OTERM745                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[20]_OTERM749                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[21]_OTERM753                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[22]_OTERM757                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[23]_OTERM761                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[24]_OTERM765                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[25]_OTERM769                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[26]_OTERM773                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[27]_OTERM777                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[28]_OTERM781                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[29]_OTERM785                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[30]_OTERM789                                                                                           ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[0]_OTERM441                                                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[1]_OTERM791                                                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[2]_OTERM795                                                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[3]_OTERM799                                                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[4]_OTERM803                                                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]_OTERM807                                                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[6]_OTERM811                                                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[7]_OTERM815                                                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[8]_OTERM819                                                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[9]_OTERM823                                                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[10]_OTERM827                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[11]_OTERM831                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[12]_OTERM835                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[13]_OTERM839                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[14]_OTERM843                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[15]_OTERM847                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[16]_OTERM851                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[17]_OTERM855                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[18]_OTERM859                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[19]_OTERM863                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[20]_OTERM867                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[21]_OTERM871                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[22]_OTERM875                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[23]_OTERM879                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[24]_OTERM883                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[25]_OTERM887                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[26]_OTERM891                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[27]_OTERM895                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[28]_OTERM899                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[29]_OTERM903                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[30]_OTERM907                                                                                            ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[0]_OTERM243                                                                                             ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[0]~0                                                                                                    ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[2]_OTERM239                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[3]_OTERM237                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[4]_OTERM235                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[5]_OTERM233                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[6]_OTERM231                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[7]_OTERM229                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[8]_OTERM227                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[9]_OTERM225                                                                                                ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[10]_OTERM223                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[11]_OTERM221                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[12]_OTERM219                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[13]_OTERM217                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[14]_OTERM215                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[15]_OTERM213                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[16]_OTERM211                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[17]_OTERM209                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[18]_OTERM207                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[19]_OTERM205                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[20]_OTERM203                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[21]_OTERM201                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[22]_OTERM199                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[23]_OTERM197                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[24]_OTERM195                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[25]_OTERM191                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[26]_OTERM189                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[27]_OTERM187                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[28]_OTERM185                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[29]_OTERM193                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[30]_NEW240_RESYN1106_BDD1107                                                                               ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[30]_OTERM241                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[30]~1                                                                                                      ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|PiLC_Time_y[31]_OTERM245                                                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Equal0~5                                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Equal0~6                                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Equal0~7                                                                                            ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Equal0~7_RESYN1116_BDD1117                                                                          ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Equal0~7_RESYN1118_BDD1119                                                                          ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Equal0~7_RESYN1120_BDD1121                                                                          ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Mux1~0                                                                                              ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Mux1~1                                                                                              ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Mux1~1_RESYN1112_BDD1113                                                                            ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Mux1~1_RESYN1114_BDD1115                                                                            ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Mux3~0                                                                                              ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Mux3~1                                                                                              ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Mux3~1_RESYN1108_BDD1109                                                                            ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Mux3~1_RESYN1110_BDD1111                                                                            ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Mux5~3                                                                                              ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|PROC_REGISTERS~4                                                                                    ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|PROC_REGISTERS~5                                                                                    ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|PROC_REGISTERS~5_RESYN1144_BDD1145                                                                  ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|PROC_REGISTERS~5_RESYN1146_BDD1147                                                                  ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|PROC_REGISTERS~6                                                                                    ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|PROC_REGISTERS~7                                                                                    ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0_OTERM183  ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~2_OTERM181  ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179  ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM177  ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM175  ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM173 ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Selector12~0                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Selector12~1                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Selector12~2                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Selector12~3                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Selector12~4                                                                                        ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Selector12~5                                                                                        ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Selector12~5_RESYN1132_BDD1133                                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Selector12~5_RESYN1134_BDD1135                                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Selector12~5_RESYN1136_BDD1137                                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Selector12~5_RESYN1138_BDD1139                                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Selector12~5_RESYN1140_BDD1141                                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Selector12~5_RESYN1142_BDD1143                                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]_OTERM387                                                                          ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]_NEW384_RESYN1158_BDD1159                                                          ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]_NEW384_RESYN1160_BDD1161                                                          ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]_OTERM385                                                                          ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]_NEW382_RESYN1154_BDD1155                                                          ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]_NEW382_RESYN1156_BDD1157                                                          ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]_OTERM383                                                                          ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]~1                                                                                 ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]~2                                                                                 ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]~2_RESYN1040_BDD1041                                                               ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]~2_RESYN1148_BDD1149                                                               ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]_NEW380_RESYN1150_BDD1151                                                          ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]_NEW380_RESYN1152_BDD1153                                                          ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]_OTERM381                                                                          ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record~0                                                                                    ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record~3                                                                                    ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record~4                                                                                    ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record~5                                                                                    ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state~41                                                                               ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state~42                                                                               ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state~42_RESYN1126_BDD1127                                                             ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state~42_RESYN1128_BDD1129                                                             ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state~42_RESYN1130_BDD1131                                                             ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]_NEW398_RESYN1176_BDD1177                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]_NEW398_RESYN1178_BDD1179                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]_OTERM399                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]_NEW402_RESYN1182_BDD1183                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]_NEW402_RESYN1184_BDD1185                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]_OTERM403                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]_NEW406_RESYN1188_BDD1189                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]_NEW406_RESYN1190_BDD1191                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]_OTERM407                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]_NEW408_RESYN1192_BDD1193                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]_NEW408_RESYN1194_BDD1195                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]_OTERM409                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]_NEW414_RESYN1200_BDD1201                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]_NEW414_RESYN1202_BDD1203                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]_OTERM415                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]_NEW418_RESYN1206_BDD1207                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]_NEW418_RESYN1208_BDD1209                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]_OTERM419                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]_NEW422_RESYN1212_BDD1213                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]_NEW422_RESYN1214_BDD1215                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]_OTERM423                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]_NEW388_RESYN1162_BDD1163                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]_NEW388_RESYN1164_BDD1165                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]_OTERM389                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]_NEW390_RESYN1166_BDD1167                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]_NEW390_RESYN1168_BDD1169                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]_OTERM391                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]_NEW392_RESYN1170_BDD1171                                                      ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]_OTERM393                                                                      ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]_NEW394_RESYN1172_BDD1173                                                     ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]_OTERM395                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]_NEW396_RESYN1174_BDD1175                                                     ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]_OTERM397                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]_NEW400_RESYN1180_BDD1181                                                     ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]_OTERM401                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]_NEW404_RESYN1186_BDD1187                                                     ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]_OTERM405                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]_NEW410_RESYN1196_BDD1197                                                     ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]_OTERM411                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]_NEW412_RESYN1198_BDD1199                                                     ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]_OTERM413                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]_NEW416_RESYN1204_BDD1205                                                     ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]_OTERM417                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]_NEW420_RESYN1210_BDD1211                                                     ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]_OTERM421                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]_NEW424_RESYN1216_BDD1217                                                     ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]_OTERM425                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]_NEW426_RESYN1218_BDD1219                                                     ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]_OTERM427                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]_NEW428_RESYN1220_BDD1221                                                     ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]_OTERM429                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]_NEW430_RESYN1222_BDD1223                                                     ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]_OTERM431                                                                     ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr~0                                                                                ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr~1                                                                                ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr~2                                                                                ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr~3                                                                                ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr~4                                                                                ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr~5                                                                                ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr~6                                                                                ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]_NEW432_RESYN1224_BDD1225                                                          ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]_NEW432_RESYN1226_BDD1227                                                          ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]_OTERM433                                                                          ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]_NEW434_RESYN1228_BDD1229                                                          ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]_NEW434_RESYN1230_BDD1231                                                          ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]_OTERM435                                                                          ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[7]~0                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[7]~0_Duplicate_16                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[8]~1                                                                            ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_cmd_address[8]~1_Duplicate_19                                                               ; Retimed Register ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift~4                                                                                    ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift~4_RESYN1122_BDD1123                                                                  ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift~4_RESYN1124_BDD1125                                                                  ; Created          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector127~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector128~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector129~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector130~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector131~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector132~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector133~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector134~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector135~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector136~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector137~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector138~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector139~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector140~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector141~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector142~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector143~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector144~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector145~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector146~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector147~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector148~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector149~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector150~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector151~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector152~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector153~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector154~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector155~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector156~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector157~1                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector159~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector160~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector161~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector162~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector163~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector164~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector165~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector166~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector167~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector168~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector169~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector170~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector171~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector172~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector173~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector174~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector175~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector176~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector177~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector178~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector179~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector180~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector181~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector182~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector183~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector184~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector185~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector186~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector187~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector188~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector189~1                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector191~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector192~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector193~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector194~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector195~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector196~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector197~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector198~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector199~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector200~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector201~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector202~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector203~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector204~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector205~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector206~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector207~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector208~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector209~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector210~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector211~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector212~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector213~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector214~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector215~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector216~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector217~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector218~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector219~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector220~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector221~0                                                                                                          ; Deleted          ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector259~0                                                                                                          ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|Selector325~1                                                                                                          ; Modified         ; Timing optimization ;
; PiLC_Firmware_1_3:inst1|WideOr12                                                                                                               ; Modified         ; Timing optimization ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|cnt_refresh[1]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|CRC_Data[21]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|CRC_Data[36]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[0] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|Burst_Data[3]                        ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |PILC|Delay_Gategenerator:inst4|Time1[28]                          ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |PILC|Delay_Gategenerator:inst|Time1[31]                           ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[18]               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SPI_Data_In_Buffer[25]               ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|PiLC_Time_Counter[20]                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|PiLC_Time_y[17]                      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |PILC|Delay_Gategenerator:inst4|Delay[13]                          ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |PILC|Delay_Gategenerator:inst4|Quantity[20]                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |PILC|Delay_Gategenerator:inst|Delay[16]                           ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |PILC|Delay_Gategenerator:inst|Quantity[17]                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|PiLC_Time_esum[13]                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|Adr_Data[2]                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|Burst_FiFO_Counter[2]                ;
; 273:1              ; 8 bits    ; 1456 LEs      ; 128 LEs              ; 1328 LEs               ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SPI_Data_OUT[28]                     ;
; 273:1              ; 6 bits    ; 1092 LEs      ; 96 LEs               ; 996 LEs                ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SPI_Data_OUT[19]                     ;
; 273:1              ; 16 bits   ; 2912 LEs      ; 432 LEs              ; 2480 LEs               ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SPI_Data_OUT[7]                      ;
; 78:1               ; 2 bits    ; 104 LEs       ; 32 LEs               ; 72 LEs                 ; Yes        ; |PILC|PiLC_Firmware_1_3:inst1|SPI_Data_OUT[31]                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |PILC|PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|Mux1              ;
; 257:1              ; 6 bits    ; 1026 LEs      ; 6 LEs                ; 1020 LEs               ; No         ; |PILC|PiLC_Firmware_1_3:inst1|PiLC_Time_Flow                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |PILC|Delay_Gategenerator:inst4|Selector35                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |PILC|Delay_Gategenerator:inst4|Selector33                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |PILC|Delay_Gategenerator:inst|Selector32                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |PILC|Delay_Gategenerator:inst|Selector33                          ;
; 260:1              ; 2 bits    ; 346 LEs       ; 4 LEs                ; 342 LEs                ; No         ; |PILC|PiLC_Firmware_1_3:inst1|PiLC_Time_Flow                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |PILC|PiLC_Firmware_1_3:inst1|Selector289                          ;
; 20:1               ; 7 bits    ; 91 LEs        ; 42 LEs               ; 49 LEs                 ; No         ; |PILC|PiLC_Firmware_1_3:inst1|Selector10                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component|ddio_out_gck:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM ;
+-------------------------+-------------+------+-------------------------------------------------+
; Assignment              ; Value       ; From ; To                                              ;
+-------------------------+-------------+------+-------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; synch[3]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[3]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[3]                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[2]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[2]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[2]                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[1]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[1]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[1]                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[0]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[0]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[0]                                        ;
+-------------------------+-------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER ;
+-------------------------+-------------+------+-------------------------------------------------+
; Assignment              ; Value       ; From ; To                                              ;
+-------------------------+-------------+------+-------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; synch[3]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[3]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[3]                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[2]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[2]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[2]                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[1]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[1]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[1]                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[0]                                        ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[0]                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[0]                                        ;
+-------------------------+-------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE ;
+-------------------------+-------------+------+------------------------------------------+
; Assignment              ; Value       ; From ; To                                       ;
+-------------------------+-------------+------+------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; synch[0]                                 ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[0]                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[0]                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; synch[1]                                 ;
; DONT_MERGE_REGISTER     ; on          ; -    ; synch[1]                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; synch[1]                                 ;
+-------------------------+-------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                            ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                       ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                  ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                            ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                       ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1 ;
+-----------------+-------+--------------------------------------------+
; Parameter Name  ; Value ; Type                                       ;
+-----------------+-------+--------------------------------------------+
; projekt_nr      ; 2     ; Signed Integer                             ;
; projekt_version ; 1     ; Signed Integer                             ;
+-----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM ;
+-----------------------+-------+---------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                    ;
+-----------------------+-------+---------------------------------------------------------+
; addr_width            ; 13    ; Signed Integer                                          ;
; data_width            ; 16    ; Signed Integer                                          ;
; num_of_banks          ; 4     ; Signed Integer                                          ;
; num_of_rows           ; 8192  ; Signed Integer                                          ;
; num_of_cols           ; 512   ; Signed Integer                                          ;
; num_wr_b4_rd          ; 4     ; Signed Integer                                          ;
; refresh_period        ; 64    ; Signed Integer                                          ;
; init_period           ; 100   ; Signed Integer                                          ;
; allow_data_corruption ; false ; Enumerated                                              ;
+-----------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                         ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                         ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_gck ; Untyped                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; NUM_STAGES     ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_USER ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; NUM_STAGES     ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; NUM_STAGES     ; 2     ; Signed Integer                                                                       ;
; RESET_VALUE    ; '0'   ; Enumerated                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; LPM_WIDTH               ; 22           ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                            ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                     ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                            ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_p2k1  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_63k1  ; Untyped                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                              ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                    ;
; LPM_WIDTH               ; 22           ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                           ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                           ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                    ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                           ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; dcfifo_p2k1  ; Untyped                                                                                           ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTH               ; 38           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_iam1  ; Untyped                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst2|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 3                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Delay_Gategenerator:inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------+
; Parameter Name                                 ; Value        ; Type                     ;
+------------------------------------------------+--------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 31           ; Untyped                  ;
; LPM_WIDTHB                                     ; 8            ; Untyped                  ;
; LPM_WIDTHP                                     ; 39           ; Untyped                  ;
; LPM_WIDTHR                                     ; 39           ; Untyped                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                  ;
; LATENCY                                        ; 0            ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                  ;
; USE_EAB                                        ; OFF          ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_fft     ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                  ;
+------------------------------------------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Delay_Gategenerator:inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------+
; Parameter Name                                 ; Value        ; Type                     ;
+------------------------------------------------+--------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 31           ; Untyped                  ;
; LPM_WIDTHB                                     ; 8            ; Untyped                  ;
; LPM_WIDTHP                                     ; 39           ; Untyped                  ;
; LPM_WIDTHR                                     ; 39           ; Untyped                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                  ;
; LATENCY                                        ; 0            ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                  ;
; USE_EAB                                        ; OFF          ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_fft     ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                  ;
+------------------------------------------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Delay_Gategenerator:inst4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 31           ; Untyped                   ;
; LPM_WIDTHB                                     ; 8            ; Untyped                   ;
; LPM_WIDTHP                                     ; 39           ; Untyped                   ;
; LPM_WIDTHR                                     ; 39           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_fft     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Delay_Gategenerator:inst4|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 31           ; Untyped                   ;
; LPM_WIDTHB                                     ; 8            ; Untyped                   ;
; LPM_WIDTHP                                     ; 39           ; Untyped                   ;
; LPM_WIDTHR                                     ; 39           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_fft     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                  ;
; Entity Instance            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component     ;
;     -- FIFO Type           ; Dual Clock                                                                                         ;
;     -- LPM_WIDTH           ; 22                                                                                                 ;
;     -- LPM_NUMWORDS        ; 16                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component      ;
;     -- FIFO Type           ; Dual Clock                                                                                         ;
;     -- LPM_WIDTH           ; 22                                                                                                 ;
;     -- LPM_NUMWORDS        ; 16                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                         ;
;     -- LPM_WIDTH           ; 38                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                   ;
+---------------------------------------+------------------------------------------+
; Name                                  ; Value                                    ;
+---------------------------------------+------------------------------------------+
; Number of entity instances            ; 4                                        ;
; Entity Instance                       ; Delay_Gategenerator:inst|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 31                                       ;
;     -- LPM_WIDTHB                     ; 8                                        ;
;     -- LPM_WIDTHP                     ; 39                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                      ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; Delay_Gategenerator:inst|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 31                                       ;
;     -- LPM_WIDTHB                     ; 8                                        ;
;     -- LPM_WIDTHP                     ; 39                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                      ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; Delay_Gategenerator:inst4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 31                                       ;
;     -- LPM_WIDTHB                     ; 8                                        ;
;     -- LPM_WIDTHP                     ; 39                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                      ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; Delay_Gategenerator:inst4|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 31                                       ;
;     -- LPM_WIDTHB                     ; 8                                        ;
;     -- LPM_WIDTHP                     ; 39                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                      ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
+---------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK" ;
+----------+-------+----------+--------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                ;
+----------+-------+----------+--------------------------------------------------------+
; datain_h ; Input ; Info     ; Stuck at VCC                                           ;
; datain_l ; Input ; Info     ; Stuck at GND                                           ;
+----------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 85                          ;
; cycloneiii_ddio_out   ; 1                           ;
; cycloneiii_ff         ; 2105                        ;
;     CLR               ; 235                         ;
;     CLR SLD           ; 5                           ;
;     ENA               ; 1156                        ;
;     ENA CLR           ; 143                         ;
;     ENA CLR SCLR SLD  ; 6                           ;
;     ENA SCLR          ; 15                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 30                          ;
;     plain             ; 514                         ;
; cycloneiii_io_ibuf    ; 16                          ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 2929                        ;
;     arith             ; 597                         ;
;         2 data inputs ; 363                         ;
;         3 data inputs ; 234                         ;
;     normal            ; 2332                        ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 215                         ;
;         3 data inputs ; 584                         ;
;         4 data inputs ; 1487                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 98                          ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 4.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 19 10:17:03 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PiLC -c PiLC
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/synch.vhd
    Info (12022): Found design unit 1: SYNCH-ARCH File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SYNCH.vhd Line: 17
    Info (12023): Found entity 1: SYNCH File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SYNCH.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/sdram_control.vhd
    Info (12022): Found design unit 1: SDRAM_CONTROL-arch File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 104
    Info (12023): Found entity 1: SDRAM_CONTROL File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/reset_synch.vhd
    Info (12022): Found design unit 1: RESET_SYNCH-ARCH File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/RESET_SYNCH.vhd Line: 15
    Info (12023): Found entity 1: RESET_SYNCH File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/RESET_SYNCH.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/pkg_sdram.vhd
    Info (12022): Found design unit 1: PKG_SDRAM File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/PKG_SDRAM.vhd Line: 4
    Info (12022): Found design unit 2: PKG_SDRAM-body File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/PKG_SDRAM.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/dram_pll.vhd
    Info (12022): Found design unit 1: dram_pll-SYN File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/DRAM_PLL.vhd Line: 55
    Info (12023): Found entity 1: DRAM_PLL File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/DRAM_PLL.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/write_data_fifo.vhd
    Info (12022): Found design unit 1: write_data_fifo-SYN File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd Line: 59
    Info (12023): Found entity 1: WRITE_DATA_FIFO File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/read_data_fifo.vhd
    Info (12022): Found design unit 1: read_data_fifo-SYN File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd Line: 59
    Info (12023): Found entity 1: READ_DATA_FIFO File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/oddr.vhd
    Info (12022): Found design unit 1: oddr-SYN File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd Line: 55
    Info (12023): Found entity 1: ODDR File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd Line: 43
Info (12021): Found 4 design units, including 2 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/iobuf.vhd
    Info (12022): Found design unit 1: IOBUF_iobuf_bidir_p1p-RTL File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd Line: 57
    Info (12022): Found design unit 2: iobuf-RTL File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd Line: 144
    Info (12023): Found entity 1: IOBUF_iobuf_bidir_p1p File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd Line: 47
    Info (12023): Found entity 2: IOBUF File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd Line: 133
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/sdram/command_fifo.vhd
    Info (12022): Found design unit 1: command_fifo-SYN File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd Line: 59
    Info (12023): Found entity 1: COMMAND_FIFO File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/pilc_firmware_1_3.vhd
    Info (12022): Found design unit 1: PiLC_Firmware_1_3-Verhalten File: D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd Line: 173
    Info (12023): Found entity 1: PiLC_Firmware_1_3 File: D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/output_unit.vhd
    Info (12022): Found design unit 1: Output_Unit-Behavioral File: D:/PiLC/PiLC/PiLC VHDL Lib/Output_Unit.vhd Line: 19
    Info (12023): Found entity 1: Output_Unit File: D:/PiLC/PiLC/PiLC VHDL Lib/Output_Unit.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/input_unit.vhd
    Info (12022): Found design unit 1: Input_Unit-Behavioral File: D:/PiLC/PiLC/PiLC VHDL Lib/Input_Unit.vhd Line: 16
    Info (12023): Found entity 1: Input_Unit File: D:/PiLC/PiLC/PiLC VHDL Lib/Input_Unit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/inout_unit.vhd
    Info (12022): Found design unit 1: InOut_Unit-Verhalten File: D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd Line: 23
    Info (12023): Found entity 1: InOut_Unit File: D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/dac_karte.vhd
    Info (12022): Found design unit 1: DAC_Karte-Verhalten File: D:/PiLC/PiLC/PiLC VHDL Lib/DAC_Karte.vhd Line: 21
    Info (12023): Found entity 1: DAC_Karte File: D:/PiLC/PiLC/PiLC VHDL Lib/DAC_Karte.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /pilc/pilc/pilc vhdl lib/adc_karte.vhd
    Info (12022): Found design unit 1: ADC_Karte-Verhalten File: D:/PiLC/PiLC/PiLC VHDL Lib/ADC_Karte.vhd Line: 22
    Info (12023): Found entity 1: ADC_Karte File: D:/PiLC/PiLC/PiLC VHDL Lib/ADC_Karte.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PLL.vhd Line: 53
    Info (12023): Found entity 1: PLL File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PLL.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pilc.bdf
    Info (12023): Found entity 1: PILC
Info (12021): Found 2 design units, including 1 entities, in source file gategenerator_2.vhd
    Info (12022): Found design unit 1: Gategenerator_2-Verhalten File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/Gategenerator_2.vhd Line: 45
    Info (12023): Found entity 1: Gategenerator_2 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/Gategenerator_2.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file gategenerator_3.vhd
    Info (12022): Found design unit 1: Gategenerator_3-Verhalten File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/Gategenerator_3.vhd Line: 45
    Info (12023): Found entity 1: Gategenerator_3 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/Gategenerator_3.vhd Line: 26
Warning (12019): Can't analyze file -- file Gate_Delay.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file delay_gategenerator.vhd
    Info (12022): Found design unit 1: Delay_Gategenerator-Verhalten File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/Delay_Gategenerator.vhd Line: 45
    Info (12023): Found entity 1: Delay_Gategenerator File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/Delay_Gategenerator.vhd Line: 25
Warning (12019): Can't analyze file -- file ../../../Delay_Gategenerator.vhd is missing
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-verhalten File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/mux.vhd Line: 14
    Info (12023): Found entity 1: mux File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/mux.vhd Line: 4
Info (12127): Elaborating entity "PILC" for the top level hierarchy
Info (12128): Elaborating entity "PiLC_Firmware_1_3" for hierarchy "PiLC_Firmware_1_3:inst1"
Info (12128): Elaborating entity "InOut_Unit" for hierarchy "PiLC_Firmware_1_3:inst1|InOut_Unit:IO1" File: D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd Line: 979
Info (12128): Elaborating entity "SDRAM_CONTROL" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM" File: D:/PiLC/PiLC/PiLC VHDL Lib/PiLC_Firmware_1_3.vhd Line: 1089
Info (12128): Elaborating entity "ODDR" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 379
Info (12128): Elaborating entity "altddio_out" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd Line: 62
Info (12133): Instantiated megafunction "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/ODDR.vhd Line: 62
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_gck.tdf
    Info (12023): Found entity 1: ddio_out_gck File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/ddio_out_gck.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_gck" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|ODDR:ODDR_CLK|altddio_out:ALTDDIO_OUT_component|ddio_out_gck:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "RESET_SYNCH" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 391
Info (12128): Elaborating entity "IOBUF" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|IOBUF:IOBUF_DATA" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 407
Info (12128): Elaborating entity "IOBUF_iobuf_bidir_p1p" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|IOBUF:IOBUF_DATA|IOBUF_iobuf_bidir_p1p:IOBUF_iobuf_bidir_p1p_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/IOBUF.vhd Line: 162
Info (12128): Elaborating entity "SYNCH" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|SYNCH:SYNCH_INIT_DONE" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 418
Info (12128): Elaborating entity "COMMAND_FIFO" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 427
Info (12128): Elaborating entity "dcfifo" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd Line: 101
Info (12133): Instantiated megafunction "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component" with the following parameter: File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/COMMAND_FIFO.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "22"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_p2k1.tdf
    Info (12023): Found entity 1: dcfifo_p2k1 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_p2k1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_p2k1" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_p57.tdf
    Info (12023): Found entity 1: a_graycounter_p57 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/a_graycounter_p57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_p57" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_p2k1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ljc.tdf
    Info (12023): Found entity 1: a_graycounter_ljc File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/a_graycounter_ljc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ljc" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_p2k1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vn41.tdf
    Info (12023): Found entity 1: altsyncram_vn41 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/altsyncram_vn41.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vn41" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_p2k1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_p2k1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_p2k1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/cmpr_b66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|cmpr_b66:rdempty_eq_comp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_p2k1.tdf Line: 61
Info (12128): Elaborating entity "WRITE_DATA_FIFO" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 441
Info (12128): Elaborating entity "dcfifo" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd Line: 101
Info (12133): Instantiated megafunction "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component" with the following parameter: File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/WRITE_DATA_FIFO.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_63k1.tdf
    Info (12023): Found entity 1: dcfifo_63k1 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_63k1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_63k1" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf
    Info (12023): Found entity 1: a_graycounter_r57 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/a_graycounter_r57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_r57" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_63k1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info (12023): Found entity 1: a_graycounter_njc File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/a_graycounter_njc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_njc" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_njc:wrptr_g1p" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_63k1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9o41.tdf
    Info (12023): Found entity 1: altsyncram_9o41 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/altsyncram_9o41.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9o41" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_63k1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_unl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_63k1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_fd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_unl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vnl File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_vnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_vnl" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_63k1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe15" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_vnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/cmpr_d66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|cmpr_d66:rdempty_eq_comp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_63k1.tdf Line: 61
Info (12128): Elaborating entity "READ_DATA_FIFO" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/SDRAM_CONTROL.vhd Line: 473
Info (12128): Elaborating entity "dcfifo" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd Line: 102
Info (12130): Elaborated megafunction instantiation "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component" File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd Line: 102
Info (12133): Instantiated megafunction "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component" with the following parameter: File: D:/PiLC/PiLC/PiLC VHDL Lib/SDRam/READ_DATA_FIFO.vhd Line: 102
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "38"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_iam1.tdf
    Info (12023): Found entity 1: dcfifo_iam1 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_iam1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_iam1" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf
    Info (12023): Found entity 1: a_gray2bin_sgb File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/a_gray2bin_sgb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_sgb" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_iam1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ho41.tdf
    Info (12023): Found entity 1: altsyncram_ho41 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/altsyncram_ho41.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ho41" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_iam1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_iam1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe6" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_8d9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_iam1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_iam1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dcfifo_iam1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_jd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst2|altpll:altpll_component" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PLL.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "PLL:inst2|altpll:altpll_component" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PLL.vhd Line: 142
Info (12133): Instantiated megafunction "PLL:inst2|altpll:altpll_component" with the following parameter: File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PLL.vhd Line: 142
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:inst2|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Input_Unit" for hierarchy "Input_Unit:inst23"
Info (12128): Elaborating entity "Output_Unit" for hierarchy "Output_Unit:inst52"
Info (12128): Elaborating entity "Delay_Gategenerator" for hierarchy "Delay_Gategenerator:inst"
Info (12128): Elaborating entity "mux" for hierarchy "mux:inst3"
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Delay_Gategenerator:inst|Mult0" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/Delay_Gategenerator.vhd Line: 121
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Delay_Gategenerator:inst|Mult1" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/Delay_Gategenerator.vhd Line: 122
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Delay_Gategenerator:inst4|Mult0" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/Delay_Gategenerator.vhd Line: 121
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Delay_Gategenerator:inst4|Mult1" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/Delay_Gategenerator.vhd Line: 122
Info (12130): Elaborated megafunction instantiation "Delay_Gategenerator:inst|lpm_mult:Mult0" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/Delay_Gategenerator.vhd Line: 121
Info (12133): Instantiated megafunction "Delay_Gategenerator:inst|lpm_mult:Mult0" with the following parameter: File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/Delay_Gategenerator.vhd Line: 121
    Info (12134): Parameter "LPM_WIDTHA" = "31"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "39"
    Info (12134): Parameter "LPM_WIDTHR" = "39"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fft.tdf
    Info (12023): Found entity 1: mult_fft File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/mult_fft.tdf Line: 31
Info (13014): Ignored 144 buffer(s)
    Info (13019): Ignored 144 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "PiLC_Firmware_1_3:inst1|InOut_Unit:IO2|Ex" and its non-tri-state driver. File: D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd Line: 18
    Warning (13035): Inserted always-enabled tri-state buffer between "PiLC_Firmware_1_3:inst1|InOut_Unit:IO4|Ex" and its non-tri-state driver. File: D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd Line: 18
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PiLC_Firmware_1_3:inst1|InOut_Unit:IO1|Int" to the node "inst6" into a wire File: D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd Line: 17
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "PiLC_Firmware_1_3:inst1|InOut_Unit:IO3|Int" to the node "mux:inst3|Mux0" into a wire File: D:/PiLC/PiLC/PiLC VHDL Lib/inout_unit.vhd Line: 17
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "IO2" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "IO4" is moved to its source
Info (13000): Registers with preset signals will power-up high File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/a_graycounter_r57.tdf Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Warning (335093): The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_63k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_iam1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_p2k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a* 
Warning (332173): Ignored filter: *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332048): Ignored set_false_path: Argument <to> is not an object ID
Info (332104): Reading SDC File: 'PILC.sdc'
Warning (332174): Ignored filter at PILC.sdc(213): *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* could not be matched with a keeper File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PILC.sdc Line: 213
Warning (332049): Ignored set_false_path at PILC.sdc(213): Argument <to> is an empty collection File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PILC.sdc Line: 213
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a*}] File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PILC.sdc Line: 213
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
    Info (332111):   10.000     dram_clk
    Info (332111):    6.666 inst2|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 inst2|altpll_component|auto_generated|pll1|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1016 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 473 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:04
Info (144001): Generated suppressed messages file D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/output_files/PiLC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 15 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[2]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[2]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[1]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[1]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[0]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[0]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[3]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[3]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[4]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[4]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_bwp|dffe10a[5]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf Line: 33
    Info (35004): Node: "PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_id9:ws_brp|dffe10a[5]" File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/db/dffpipe_id9.tdf Line: 33
Info (21057): Implemented 4258 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 4057 logic cells
    Info (21064): Implemented 98 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 840 megabytes
    Info: Processing ended: Wed May 19 10:17:28 2021
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/output_files/PiLC.map.smsg.


