# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do cpu_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu {C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu/RAM4KB.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM4KB
# 
# Top level modules:
# 	RAM4KB
# vlog -vlog01compat -work work +incdir+C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu {C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu/ROM4KB.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ROM4KB
# 
# Top level modules:
# 	ROM4KB
# vlog -vlog01compat -work work +incdir+C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu {C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu/cpu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# vlog -vlog01compat -work work +incdir+C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu {C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu {C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu/datapath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# vlog -vlog01compat -work work +incdir+C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu {C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu/ctr.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ctr
# 
# Top level modules:
# 	ctr
# 
# vlog -vlog01compat -work work +incdir+C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu/simulation/modelsim {C:/Users/zhengxjie/Desktop/DE2_LAB/work/cpu/simulation/modelsim/cpu_tb.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  cpu_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps cpu_tb 
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.pc
# Loading work.datapath
# Loading work.ctr
# Loading work.ROM4KB
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.RAM4KB
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
