
IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (6 14)  (252 543)  (252 543)  routing T_5_33.span4_vert_7 <X> T_5_33.lc_trk_g1_7
 (7 14)  (253 543)  (253 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_7 lc_trk_g1_7
 (8 14)  (254 543)  (254 543)  routing T_5_33.span4_vert_7 <X> T_5_33.lc_trk_g1_7


IO_Tile_17_33

 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_gbuf/in
 (4 12)  (890 540)  (890 540)  routing T_17_33.span4_horz_r_12 <X> T_17_33.lc_trk_g1_4
 (5 13)  (891 541)  (891 541)  routing T_17_33.span4_horz_r_12 <X> T_17_33.lc_trk_g1_4
 (7 13)  (893 541)  (893 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4


IO_Tile_18_33

 (11 0)  (961 528)  (961 528)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_l_12
 (12 0)  (962 528)  (962 528)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_l_12


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (0 9)  (1005 537)  (1005 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


LogicTile_18_32

 (19 1)  (947 513)  (947 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_5_29

 (8 11)  (242 475)  (242 475)  routing T_5_29.sp4_h_r_1 <X> T_5_29.sp4_v_t_42
 (9 11)  (243 475)  (243 475)  routing T_5_29.sp4_h_r_1 <X> T_5_29.sp4_v_t_42
 (10 11)  (244 475)  (244 475)  routing T_5_29.sp4_h_r_1 <X> T_5_29.sp4_v_t_42


LogicTile_6_29

 (19 13)  (307 477)  (307 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_29

 (3 3)  (931 467)  (931 467)  routing T_18_29.sp12_v_b_0 <X> T_18_29.sp12_h_l_23


LogicTile_19_29

 (4 0)  (986 464)  (986 464)  routing T_19_29.sp4_v_t_41 <X> T_19_29.sp4_v_b_0
 (6 0)  (988 464)  (988 464)  routing T_19_29.sp4_v_t_41 <X> T_19_29.sp4_v_b_0


LogicTile_5_26

 (32 0)  (266 416)  (266 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 416)  (270 416)  LC_0 Logic Functioning bit
 (37 0)  (271 416)  (271 416)  LC_0 Logic Functioning bit
 (38 0)  (272 416)  (272 416)  LC_0 Logic Functioning bit
 (39 0)  (273 416)  (273 416)  LC_0 Logic Functioning bit
 (46 0)  (280 416)  (280 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (248 417)  (248 417)  routing T_5_26.sp12_h_r_16 <X> T_5_26.lc_trk_g0_0
 (16 1)  (250 417)  (250 417)  routing T_5_26.sp12_h_r_16 <X> T_5_26.lc_trk_g0_0
 (17 1)  (251 417)  (251 417)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (36 1)  (270 417)  (270 417)  LC_0 Logic Functioning bit
 (37 1)  (271 417)  (271 417)  LC_0 Logic Functioning bit
 (38 1)  (272 417)  (272 417)  LC_0 Logic Functioning bit
 (39 1)  (273 417)  (273 417)  LC_0 Logic Functioning bit
 (49 1)  (283 417)  (283 417)  Carry_In_Mux bit 

 (12 4)  (246 420)  (246 420)  routing T_5_26.sp4_v_b_11 <X> T_5_26.sp4_h_r_5
 (11 5)  (245 421)  (245 421)  routing T_5_26.sp4_v_b_11 <X> T_5_26.sp4_h_r_5
 (13 5)  (247 421)  (247 421)  routing T_5_26.sp4_v_b_11 <X> T_5_26.sp4_h_r_5
 (27 8)  (261 424)  (261 424)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 424)  (262 424)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 424)  (263 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 424)  (265 424)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 424)  (266 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 424)  (267 424)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 424)  (268 424)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 424)  (270 424)  LC_4 Logic Functioning bit
 (37 8)  (271 424)  (271 424)  LC_4 Logic Functioning bit
 (38 8)  (272 424)  (272 424)  LC_4 Logic Functioning bit
 (42 8)  (276 424)  (276 424)  LC_4 Logic Functioning bit
 (46 8)  (280 424)  (280 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (263 425)  (263 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 425)  (266 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (267 425)  (267 425)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.input_2_4
 (34 9)  (268 425)  (268 425)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.input_2_4
 (36 9)  (270 425)  (270 425)  LC_4 Logic Functioning bit
 (38 9)  (272 425)  (272 425)  LC_4 Logic Functioning bit
 (43 9)  (277 425)  (277 425)  LC_4 Logic Functioning bit
 (17 12)  (251 428)  (251 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (16 13)  (250 429)  (250 429)  routing T_5_26.sp12_v_b_8 <X> T_5_26.lc_trk_g3_0
 (17 13)  (251 429)  (251 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (14 15)  (248 431)  (248 431)  routing T_5_26.sp12_v_b_20 <X> T_5_26.lc_trk_g3_4
 (16 15)  (250 431)  (250 431)  routing T_5_26.sp12_v_b_20 <X> T_5_26.lc_trk_g3_4
 (17 15)  (251 431)  (251 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_6_26

 (16 0)  (304 416)  (304 416)  routing T_6_26.sp4_v_b_9 <X> T_6_26.lc_trk_g0_1
 (17 0)  (305 416)  (305 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (306 416)  (306 416)  routing T_6_26.sp4_v_b_9 <X> T_6_26.lc_trk_g0_1
 (21 0)  (309 416)  (309 416)  routing T_6_26.wire_logic_cluster/lc_3/out <X> T_6_26.lc_trk_g0_3
 (22 0)  (310 416)  (310 416)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (5 1)  (293 417)  (293 417)  routing T_6_26.sp4_h_r_0 <X> T_6_26.sp4_v_b_0
 (18 1)  (306 417)  (306 417)  routing T_6_26.sp4_v_b_9 <X> T_6_26.lc_trk_g0_1
 (22 1)  (310 417)  (310 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (311 417)  (311 417)  routing T_6_26.sp4_v_b_18 <X> T_6_26.lc_trk_g0_2
 (24 1)  (312 417)  (312 417)  routing T_6_26.sp4_v_b_18 <X> T_6_26.lc_trk_g0_2
 (0 2)  (288 418)  (288 418)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (2 2)  (290 418)  (290 418)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (27 2)  (315 418)  (315 418)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 418)  (317 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 418)  (318 418)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 418)  (320 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 418)  (322 418)  routing T_6_26.lc_trk_g1_1 <X> T_6_26.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 418)  (325 418)  LC_1 Logic Functioning bit
 (39 2)  (327 418)  (327 418)  LC_1 Logic Functioning bit
 (40 2)  (328 418)  (328 418)  LC_1 Logic Functioning bit
 (41 2)  (329 418)  (329 418)  LC_1 Logic Functioning bit
 (42 2)  (330 418)  (330 418)  LC_1 Logic Functioning bit
 (0 3)  (288 419)  (288 419)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (2 3)  (290 419)  (290 419)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (29 3)  (317 419)  (317 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 419)  (320 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (321 419)  (321 419)  routing T_6_26.lc_trk_g3_0 <X> T_6_26.input_2_1
 (34 3)  (322 419)  (322 419)  routing T_6_26.lc_trk_g3_0 <X> T_6_26.input_2_1
 (36 3)  (324 419)  (324 419)  LC_1 Logic Functioning bit
 (38 3)  (326 419)  (326 419)  LC_1 Logic Functioning bit
 (40 3)  (328 419)  (328 419)  LC_1 Logic Functioning bit
 (0 4)  (288 420)  (288 420)  routing T_6_26.lc_trk_g2_2 <X> T_6_26.wire_logic_cluster/lc_7/cen
 (1 4)  (289 420)  (289 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (302 420)  (302 420)  routing T_6_26.sp4_h_l_5 <X> T_6_26.lc_trk_g1_0
 (15 4)  (303 420)  (303 420)  routing T_6_26.sp4_h_r_1 <X> T_6_26.lc_trk_g1_1
 (16 4)  (304 420)  (304 420)  routing T_6_26.sp4_h_r_1 <X> T_6_26.lc_trk_g1_1
 (17 4)  (305 420)  (305 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (315 420)  (315 420)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 420)  (317 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 420)  (318 420)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 420)  (320 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 420)  (321 420)  routing T_6_26.lc_trk_g2_1 <X> T_6_26.wire_logic_cluster/lc_2/in_3
 (42 4)  (330 420)  (330 420)  LC_2 Logic Functioning bit
 (50 4)  (338 420)  (338 420)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (289 421)  (289 421)  routing T_6_26.lc_trk_g2_2 <X> T_6_26.wire_logic_cluster/lc_7/cen
 (14 5)  (302 421)  (302 421)  routing T_6_26.sp4_h_l_5 <X> T_6_26.lc_trk_g1_0
 (15 5)  (303 421)  (303 421)  routing T_6_26.sp4_h_l_5 <X> T_6_26.lc_trk_g1_0
 (16 5)  (304 421)  (304 421)  routing T_6_26.sp4_h_l_5 <X> T_6_26.lc_trk_g1_0
 (17 5)  (305 421)  (305 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (306 421)  (306 421)  routing T_6_26.sp4_h_r_1 <X> T_6_26.lc_trk_g1_1
 (22 5)  (310 421)  (310 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (311 421)  (311 421)  routing T_6_26.sp4_v_b_18 <X> T_6_26.lc_trk_g1_2
 (24 5)  (312 421)  (312 421)  routing T_6_26.sp4_v_b_18 <X> T_6_26.lc_trk_g1_2
 (27 5)  (315 421)  (315 421)  routing T_6_26.lc_trk_g1_1 <X> T_6_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 421)  (317 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (48 5)  (336 421)  (336 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (303 422)  (303 422)  routing T_6_26.sp4_h_r_21 <X> T_6_26.lc_trk_g1_5
 (16 6)  (304 422)  (304 422)  routing T_6_26.sp4_h_r_21 <X> T_6_26.lc_trk_g1_5
 (17 6)  (305 422)  (305 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (306 422)  (306 422)  routing T_6_26.sp4_h_r_21 <X> T_6_26.lc_trk_g1_5
 (22 6)  (310 422)  (310 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (315 422)  (315 422)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 422)  (316 422)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 422)  (317 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 422)  (318 422)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 422)  (320 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 422)  (321 422)  routing T_6_26.lc_trk_g2_0 <X> T_6_26.wire_logic_cluster/lc_3/in_3
 (38 6)  (326 422)  (326 422)  LC_3 Logic Functioning bit
 (40 6)  (328 422)  (328 422)  LC_3 Logic Functioning bit
 (45 6)  (333 422)  (333 422)  LC_3 Logic Functioning bit
 (47 6)  (335 422)  (335 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (302 423)  (302 423)  routing T_6_26.sp4_r_v_b_28 <X> T_6_26.lc_trk_g1_4
 (17 7)  (305 423)  (305 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (306 423)  (306 423)  routing T_6_26.sp4_h_r_21 <X> T_6_26.lc_trk_g1_5
 (26 7)  (314 423)  (314 423)  routing T_6_26.lc_trk_g2_3 <X> T_6_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 423)  (316 423)  routing T_6_26.lc_trk_g2_3 <X> T_6_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 423)  (317 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 423)  (318 423)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 423)  (320 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (322 423)  (322 423)  routing T_6_26.lc_trk_g1_0 <X> T_6_26.input_2_3
 (38 7)  (326 423)  (326 423)  LC_3 Logic Functioning bit
 (41 7)  (329 423)  (329 423)  LC_3 Logic Functioning bit
 (14 8)  (302 424)  (302 424)  routing T_6_26.rgt_op_0 <X> T_6_26.lc_trk_g2_0
 (16 8)  (304 424)  (304 424)  routing T_6_26.sp4_v_b_33 <X> T_6_26.lc_trk_g2_1
 (17 8)  (305 424)  (305 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (306 424)  (306 424)  routing T_6_26.sp4_v_b_33 <X> T_6_26.lc_trk_g2_1
 (21 8)  (309 424)  (309 424)  routing T_6_26.rgt_op_3 <X> T_6_26.lc_trk_g2_3
 (22 8)  (310 424)  (310 424)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (312 424)  (312 424)  routing T_6_26.rgt_op_3 <X> T_6_26.lc_trk_g2_3
 (25 8)  (313 424)  (313 424)  routing T_6_26.sp4_h_r_34 <X> T_6_26.lc_trk_g2_2
 (28 8)  (316 424)  (316 424)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 424)  (317 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 424)  (318 424)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 424)  (320 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (324 424)  (324 424)  LC_4 Logic Functioning bit
 (38 8)  (326 424)  (326 424)  LC_4 Logic Functioning bit
 (15 9)  (303 425)  (303 425)  routing T_6_26.rgt_op_0 <X> T_6_26.lc_trk_g2_0
 (17 9)  (305 425)  (305 425)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (306 425)  (306 425)  routing T_6_26.sp4_v_b_33 <X> T_6_26.lc_trk_g2_1
 (22 9)  (310 425)  (310 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (311 425)  (311 425)  routing T_6_26.sp4_h_r_34 <X> T_6_26.lc_trk_g2_2
 (24 9)  (312 425)  (312 425)  routing T_6_26.sp4_h_r_34 <X> T_6_26.lc_trk_g2_2
 (26 9)  (314 425)  (314 425)  routing T_6_26.lc_trk_g0_2 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 425)  (317 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 425)  (318 425)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 425)  (319 425)  routing T_6_26.lc_trk_g0_3 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (324 425)  (324 425)  LC_4 Logic Functioning bit
 (37 9)  (325 425)  (325 425)  LC_4 Logic Functioning bit
 (38 9)  (326 425)  (326 425)  LC_4 Logic Functioning bit
 (39 9)  (327 425)  (327 425)  LC_4 Logic Functioning bit
 (52 9)  (340 425)  (340 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (305 426)  (305 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (309 426)  (309 426)  routing T_6_26.sp4_v_t_18 <X> T_6_26.lc_trk_g2_7
 (22 10)  (310 426)  (310 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (311 426)  (311 426)  routing T_6_26.sp4_v_t_18 <X> T_6_26.lc_trk_g2_7
 (26 10)  (314 426)  (314 426)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (32 10)  (320 426)  (320 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (323 426)  (323 426)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.input_2_5
 (36 10)  (324 426)  (324 426)  LC_5 Logic Functioning bit
 (37 10)  (325 426)  (325 426)  LC_5 Logic Functioning bit
 (43 10)  (331 426)  (331 426)  LC_5 Logic Functioning bit
 (14 11)  (302 427)  (302 427)  routing T_6_26.sp4_h_l_17 <X> T_6_26.lc_trk_g2_4
 (15 11)  (303 427)  (303 427)  routing T_6_26.sp4_h_l_17 <X> T_6_26.lc_trk_g2_4
 (16 11)  (304 427)  (304 427)  routing T_6_26.sp4_h_l_17 <X> T_6_26.lc_trk_g2_4
 (17 11)  (305 427)  (305 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (314 427)  (314 427)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 427)  (316 427)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 427)  (317 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 427)  (319 427)  routing T_6_26.lc_trk_g0_2 <X> T_6_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 427)  (320 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (321 427)  (321 427)  routing T_6_26.lc_trk_g2_5 <X> T_6_26.input_2_5
 (36 11)  (324 427)  (324 427)  LC_5 Logic Functioning bit
 (37 11)  (325 427)  (325 427)  LC_5 Logic Functioning bit
 (42 11)  (330 427)  (330 427)  LC_5 Logic Functioning bit
 (48 11)  (336 427)  (336 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (302 428)  (302 428)  routing T_6_26.sp4_h_l_21 <X> T_6_26.lc_trk_g3_0
 (17 12)  (305 428)  (305 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (316 428)  (316 428)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 428)  (317 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 428)  (318 428)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 428)  (320 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 428)  (322 428)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 428)  (323 428)  routing T_6_26.lc_trk_g1_7 <X> T_6_26.input_2_6
 (36 12)  (324 428)  (324 428)  LC_6 Logic Functioning bit
 (37 12)  (325 428)  (325 428)  LC_6 Logic Functioning bit
 (43 12)  (331 428)  (331 428)  LC_6 Logic Functioning bit
 (48 12)  (336 428)  (336 428)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (15 13)  (303 429)  (303 429)  routing T_6_26.sp4_h_l_21 <X> T_6_26.lc_trk_g3_0
 (16 13)  (304 429)  (304 429)  routing T_6_26.sp4_h_l_21 <X> T_6_26.lc_trk_g3_0
 (17 13)  (305 429)  (305 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (306 429)  (306 429)  routing T_6_26.sp4_r_v_b_41 <X> T_6_26.lc_trk_g3_1
 (30 13)  (318 429)  (318 429)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 429)  (319 429)  routing T_6_26.lc_trk_g1_2 <X> T_6_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 429)  (320 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (322 429)  (322 429)  routing T_6_26.lc_trk_g1_7 <X> T_6_26.input_2_6
 (35 13)  (323 429)  (323 429)  routing T_6_26.lc_trk_g1_7 <X> T_6_26.input_2_6
 (36 13)  (324 429)  (324 429)  LC_6 Logic Functioning bit
 (37 13)  (325 429)  (325 429)  LC_6 Logic Functioning bit
 (43 13)  (331 429)  (331 429)  LC_6 Logic Functioning bit
 (21 14)  (309 430)  (309 430)  routing T_6_26.sp12_v_b_7 <X> T_6_26.lc_trk_g3_7
 (22 14)  (310 430)  (310 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (312 430)  (312 430)  routing T_6_26.sp12_v_b_7 <X> T_6_26.lc_trk_g3_7
 (26 14)  (314 430)  (314 430)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (316 430)  (316 430)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 430)  (317 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 430)  (318 430)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 430)  (320 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (324 430)  (324 430)  LC_7 Logic Functioning bit
 (38 14)  (326 430)  (326 430)  LC_7 Logic Functioning bit
 (41 14)  (329 430)  (329 430)  LC_7 Logic Functioning bit
 (43 14)  (331 430)  (331 430)  LC_7 Logic Functioning bit
 (46 14)  (334 430)  (334 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (21 15)  (309 431)  (309 431)  routing T_6_26.sp12_v_b_7 <X> T_6_26.lc_trk_g3_7
 (26 15)  (314 431)  (314 431)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 431)  (316 431)  routing T_6_26.lc_trk_g2_7 <X> T_6_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 431)  (317 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 431)  (319 431)  routing T_6_26.lc_trk_g0_2 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 431)  (324 431)  LC_7 Logic Functioning bit
 (38 15)  (326 431)  (326 431)  LC_7 Logic Functioning bit


LogicTile_7_26

 (8 0)  (350 416)  (350 416)  routing T_7_26.sp4_v_b_7 <X> T_7_26.sp4_h_r_1
 (9 0)  (351 416)  (351 416)  routing T_7_26.sp4_v_b_7 <X> T_7_26.sp4_h_r_1
 (10 0)  (352 416)  (352 416)  routing T_7_26.sp4_v_b_7 <X> T_7_26.sp4_h_r_1
 (26 0)  (368 416)  (368 416)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 416)  (369 416)  routing T_7_26.lc_trk_g3_0 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 416)  (370 416)  routing T_7_26.lc_trk_g3_0 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 416)  (371 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 416)  (374 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (378 416)  (378 416)  LC_0 Logic Functioning bit
 (38 0)  (380 416)  (380 416)  LC_0 Logic Functioning bit
 (39 0)  (381 416)  (381 416)  LC_0 Logic Functioning bit
 (40 0)  (382 416)  (382 416)  LC_0 Logic Functioning bit
 (41 0)  (383 416)  (383 416)  LC_0 Logic Functioning bit
 (48 0)  (390 416)  (390 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (29 1)  (371 417)  (371 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 417)  (374 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (376 417)  (376 417)  routing T_7_26.lc_trk_g1_1 <X> T_7_26.input_2_0
 (37 1)  (379 417)  (379 417)  LC_0 Logic Functioning bit
 (38 1)  (380 417)  (380 417)  LC_0 Logic Functioning bit
 (41 1)  (383 417)  (383 417)  LC_0 Logic Functioning bit
 (48 1)  (390 417)  (390 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (391 417)  (391 417)  Carry_In_Mux bit 

 (14 2)  (356 418)  (356 418)  routing T_7_26.sp4_h_l_1 <X> T_7_26.lc_trk_g0_4
 (15 3)  (357 419)  (357 419)  routing T_7_26.sp4_h_l_1 <X> T_7_26.lc_trk_g0_4
 (16 3)  (358 419)  (358 419)  routing T_7_26.sp4_h_l_1 <X> T_7_26.lc_trk_g0_4
 (17 3)  (359 419)  (359 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (5 4)  (347 420)  (347 420)  routing T_7_26.sp4_h_l_37 <X> T_7_26.sp4_h_r_3
 (15 4)  (357 420)  (357 420)  routing T_7_26.lft_op_1 <X> T_7_26.lc_trk_g1_1
 (17 4)  (359 420)  (359 420)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (360 420)  (360 420)  routing T_7_26.lft_op_1 <X> T_7_26.lc_trk_g1_1
 (4 5)  (346 421)  (346 421)  routing T_7_26.sp4_h_l_37 <X> T_7_26.sp4_h_r_3
 (14 6)  (356 422)  (356 422)  routing T_7_26.sp4_h_l_1 <X> T_7_26.lc_trk_g1_4
 (26 6)  (368 422)  (368 422)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 422)  (370 422)  routing T_7_26.lc_trk_g2_0 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 422)  (371 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 422)  (373 422)  routing T_7_26.lc_trk_g2_4 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 422)  (374 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 422)  (375 422)  routing T_7_26.lc_trk_g2_4 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 422)  (377 422)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.input_2_3
 (40 6)  (382 422)  (382 422)  LC_3 Logic Functioning bit
 (15 7)  (357 423)  (357 423)  routing T_7_26.sp4_h_l_1 <X> T_7_26.lc_trk_g1_4
 (16 7)  (358 423)  (358 423)  routing T_7_26.sp4_h_l_1 <X> T_7_26.lc_trk_g1_4
 (17 7)  (359 423)  (359 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (369 423)  (369 423)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 423)  (371 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (374 423)  (374 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (375 423)  (375 423)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.input_2_3
 (34 7)  (376 423)  (376 423)  routing T_7_26.lc_trk_g3_4 <X> T_7_26.input_2_3
 (39 7)  (381 423)  (381 423)  LC_3 Logic Functioning bit
 (40 7)  (382 423)  (382 423)  LC_3 Logic Functioning bit
 (41 7)  (383 423)  (383 423)  LC_3 Logic Functioning bit
 (12 9)  (354 425)  (354 425)  routing T_7_26.sp4_h_r_8 <X> T_7_26.sp4_v_b_8
 (15 9)  (357 425)  (357 425)  routing T_7_26.sp4_v_t_29 <X> T_7_26.lc_trk_g2_0
 (16 9)  (358 425)  (358 425)  routing T_7_26.sp4_v_t_29 <X> T_7_26.lc_trk_g2_0
 (17 9)  (359 425)  (359 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (14 11)  (356 427)  (356 427)  routing T_7_26.sp4_h_l_17 <X> T_7_26.lc_trk_g2_4
 (15 11)  (357 427)  (357 427)  routing T_7_26.sp4_h_l_17 <X> T_7_26.lc_trk_g2_4
 (16 11)  (358 427)  (358 427)  routing T_7_26.sp4_h_l_17 <X> T_7_26.lc_trk_g2_4
 (17 11)  (359 427)  (359 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (14 12)  (356 428)  (356 428)  routing T_7_26.sp4_h_r_40 <X> T_7_26.lc_trk_g3_0
 (14 13)  (356 429)  (356 429)  routing T_7_26.sp4_h_r_40 <X> T_7_26.lc_trk_g3_0
 (15 13)  (357 429)  (357 429)  routing T_7_26.sp4_h_r_40 <X> T_7_26.lc_trk_g3_0
 (16 13)  (358 429)  (358 429)  routing T_7_26.sp4_h_r_40 <X> T_7_26.lc_trk_g3_0
 (17 13)  (359 429)  (359 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (14 14)  (356 430)  (356 430)  routing T_7_26.sp4_v_t_17 <X> T_7_26.lc_trk_g3_4
 (16 15)  (358 431)  (358 431)  routing T_7_26.sp4_v_t_17 <X> T_7_26.lc_trk_g3_4
 (17 15)  (359 431)  (359 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


RAM_Tile_8_26

 (4 0)  (400 416)  (400 416)  routing T_8_26.sp4_h_l_43 <X> T_8_26.sp4_v_b_0
 (6 0)  (402 416)  (402 416)  routing T_8_26.sp4_h_l_43 <X> T_8_26.sp4_v_b_0
 (3 1)  (399 417)  (399 417)  routing T_8_26.sp12_h_l_23 <X> T_8_26.sp12_v_b_0
 (5 1)  (401 417)  (401 417)  routing T_8_26.sp4_h_l_43 <X> T_8_26.sp4_v_b_0
 (10 6)  (406 422)  (406 422)  routing T_8_26.sp4_v_b_11 <X> T_8_26.sp4_h_l_41
 (4 8)  (400 424)  (400 424)  routing T_8_26.sp4_v_t_43 <X> T_8_26.sp4_v_b_6
 (4 10)  (400 426)  (400 426)  routing T_8_26.sp4_v_b_10 <X> T_8_26.sp4_v_t_43
 (6 10)  (402 426)  (402 426)  routing T_8_26.sp4_v_b_10 <X> T_8_26.sp4_v_t_43
 (12 10)  (408 426)  (408 426)  routing T_8_26.sp4_h_r_5 <X> T_8_26.sp4_h_l_45
 (13 11)  (409 427)  (409 427)  routing T_8_26.sp4_h_r_5 <X> T_8_26.sp4_h_l_45
 (12 12)  (408 428)  (408 428)  routing T_8_26.sp4_v_b_11 <X> T_8_26.sp4_h_r_11
 (11 13)  (407 429)  (407 429)  routing T_8_26.sp4_v_b_11 <X> T_8_26.sp4_h_r_11
 (9 14)  (405 430)  (405 430)  routing T_8_26.sp4_v_b_10 <X> T_8_26.sp4_h_l_47


LogicTile_9_26

 (32 0)  (470 416)  (470 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 416)  (474 416)  LC_0 Logic Functioning bit
 (37 0)  (475 416)  (475 416)  LC_0 Logic Functioning bit
 (38 0)  (476 416)  (476 416)  LC_0 Logic Functioning bit
 (39 0)  (477 416)  (477 416)  LC_0 Logic Functioning bit
 (46 0)  (484 416)  (484 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (474 417)  (474 417)  LC_0 Logic Functioning bit
 (37 1)  (475 417)  (475 417)  LC_0 Logic Functioning bit
 (38 1)  (476 417)  (476 417)  LC_0 Logic Functioning bit
 (39 1)  (477 417)  (477 417)  LC_0 Logic Functioning bit
 (47 1)  (485 417)  (485 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (487 417)  (487 417)  Carry_In_Mux bit 

 (3 3)  (441 419)  (441 419)  routing T_9_26.sp12_v_b_0 <X> T_9_26.sp12_h_l_23
 (3 4)  (441 420)  (441 420)  routing T_9_26.sp12_v_b_0 <X> T_9_26.sp12_h_r_0
 (3 5)  (441 421)  (441 421)  routing T_9_26.sp12_v_b_0 <X> T_9_26.sp12_h_r_0
 (10 6)  (448 422)  (448 422)  routing T_9_26.sp4_v_b_11 <X> T_9_26.sp4_h_l_41
 (12 10)  (450 426)  (450 426)  routing T_9_26.sp4_v_b_8 <X> T_9_26.sp4_h_l_45
 (3 12)  (441 428)  (441 428)  routing T_9_26.sp12_v_b_1 <X> T_9_26.sp12_h_r_1
 (3 13)  (441 429)  (441 429)  routing T_9_26.sp12_v_b_1 <X> T_9_26.sp12_h_r_1


LogicTile_10_26

 (3 0)  (495 416)  (495 416)  routing T_10_26.sp12_h_r_0 <X> T_10_26.sp12_v_b_0
 (25 0)  (517 416)  (517 416)  routing T_10_26.wire_logic_cluster/lc_2/out <X> T_10_26.lc_trk_g0_2
 (3 1)  (495 417)  (495 417)  routing T_10_26.sp12_h_r_0 <X> T_10_26.sp12_v_b_0
 (10 1)  (502 417)  (502 417)  routing T_10_26.sp4_h_r_8 <X> T_10_26.sp4_v_b_1
 (22 1)  (514 417)  (514 417)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (492 418)  (492 418)  routing T_10_26.lc_trk_g2_0 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (2 2)  (494 418)  (494 418)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (10 2)  (502 418)  (502 418)  routing T_10_26.sp4_v_b_8 <X> T_10_26.sp4_h_l_36
 (21 2)  (513 418)  (513 418)  routing T_10_26.sp4_v_b_15 <X> T_10_26.lc_trk_g0_7
 (22 2)  (514 418)  (514 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (515 418)  (515 418)  routing T_10_26.sp4_v_b_15 <X> T_10_26.lc_trk_g0_7
 (2 3)  (494 419)  (494 419)  routing T_10_26.lc_trk_g2_0 <X> T_10_26.wire_logic_cluster/lc_7/clk
 (4 3)  (496 419)  (496 419)  routing T_10_26.sp4_v_b_7 <X> T_10_26.sp4_h_l_37
 (21 3)  (513 419)  (513 419)  routing T_10_26.sp4_v_b_15 <X> T_10_26.lc_trk_g0_7
 (0 4)  (492 420)  (492 420)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_7/cen
 (1 4)  (493 420)  (493 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (25 4)  (517 420)  (517 420)  routing T_10_26.sp12_h_r_2 <X> T_10_26.lc_trk_g1_2
 (26 4)  (518 420)  (518 420)  routing T_10_26.lc_trk_g2_4 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 420)  (521 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 420)  (522 420)  routing T_10_26.lc_trk_g0_7 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 420)  (524 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 420)  (526 420)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 420)  (527 420)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.input_2_2
 (36 4)  (528 420)  (528 420)  LC_2 Logic Functioning bit
 (37 4)  (529 420)  (529 420)  LC_2 Logic Functioning bit
 (45 4)  (537 420)  (537 420)  LC_2 Logic Functioning bit
 (1 5)  (493 421)  (493 421)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_7/cen
 (22 5)  (514 421)  (514 421)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (516 421)  (516 421)  routing T_10_26.sp12_h_r_2 <X> T_10_26.lc_trk_g1_2
 (25 5)  (517 421)  (517 421)  routing T_10_26.sp12_h_r_2 <X> T_10_26.lc_trk_g1_2
 (28 5)  (520 421)  (520 421)  routing T_10_26.lc_trk_g2_4 <X> T_10_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 421)  (521 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 421)  (522 421)  routing T_10_26.lc_trk_g0_7 <X> T_10_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 421)  (523 421)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 421)  (524 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (526 421)  (526 421)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.input_2_2
 (36 5)  (528 421)  (528 421)  LC_2 Logic Functioning bit
 (37 5)  (529 421)  (529 421)  LC_2 Logic Functioning bit
 (40 5)  (532 421)  (532 421)  LC_2 Logic Functioning bit
 (42 5)  (534 421)  (534 421)  LC_2 Logic Functioning bit
 (17 6)  (509 422)  (509 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 422)  (510 422)  routing T_10_26.wire_logic_cluster/lc_5/out <X> T_10_26.lc_trk_g1_5
 (21 6)  (513 422)  (513 422)  routing T_10_26.sp4_v_b_15 <X> T_10_26.lc_trk_g1_7
 (22 6)  (514 422)  (514 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (515 422)  (515 422)  routing T_10_26.sp4_v_b_15 <X> T_10_26.lc_trk_g1_7
 (21 7)  (513 423)  (513 423)  routing T_10_26.sp4_v_b_15 <X> T_10_26.lc_trk_g1_7
 (21 8)  (513 424)  (513 424)  routing T_10_26.sp4_h_r_35 <X> T_10_26.lc_trk_g2_3
 (22 8)  (514 424)  (514 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (515 424)  (515 424)  routing T_10_26.sp4_h_r_35 <X> T_10_26.lc_trk_g2_3
 (24 8)  (516 424)  (516 424)  routing T_10_26.sp4_h_r_35 <X> T_10_26.lc_trk_g2_3
 (29 8)  (521 424)  (521 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 424)  (522 424)  routing T_10_26.lc_trk_g0_7 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 424)  (524 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 424)  (526 424)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 424)  (528 424)  LC_4 Logic Functioning bit
 (37 8)  (529 424)  (529 424)  LC_4 Logic Functioning bit
 (45 8)  (537 424)  (537 424)  LC_4 Logic Functioning bit
 (47 8)  (539 424)  (539 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (507 425)  (507 425)  routing T_10_26.sp4_v_t_29 <X> T_10_26.lc_trk_g2_0
 (16 9)  (508 425)  (508 425)  routing T_10_26.sp4_v_t_29 <X> T_10_26.lc_trk_g2_0
 (17 9)  (509 425)  (509 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (514 425)  (514 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (515 425)  (515 425)  routing T_10_26.sp12_v_b_18 <X> T_10_26.lc_trk_g2_2
 (25 9)  (517 425)  (517 425)  routing T_10_26.sp12_v_b_18 <X> T_10_26.lc_trk_g2_2
 (27 9)  (519 425)  (519 425)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 425)  (520 425)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 425)  (521 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 425)  (522 425)  routing T_10_26.lc_trk_g0_7 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 425)  (523 425)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 425)  (524 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (527 425)  (527 425)  routing T_10_26.lc_trk_g0_2 <X> T_10_26.input_2_4
 (36 9)  (528 425)  (528 425)  LC_4 Logic Functioning bit
 (37 9)  (529 425)  (529 425)  LC_4 Logic Functioning bit
 (40 9)  (532 425)  (532 425)  LC_4 Logic Functioning bit
 (42 9)  (534 425)  (534 425)  LC_4 Logic Functioning bit
 (14 10)  (506 426)  (506 426)  routing T_10_26.sp4_h_r_36 <X> T_10_26.lc_trk_g2_4
 (28 10)  (520 426)  (520 426)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 426)  (521 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 426)  (522 426)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 426)  (523 426)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 426)  (524 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 426)  (526 426)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 426)  (528 426)  LC_5 Logic Functioning bit
 (38 10)  (530 426)  (530 426)  LC_5 Logic Functioning bit
 (41 10)  (533 426)  (533 426)  LC_5 Logic Functioning bit
 (42 10)  (534 426)  (534 426)  LC_5 Logic Functioning bit
 (43 10)  (535 426)  (535 426)  LC_5 Logic Functioning bit
 (45 10)  (537 426)  (537 426)  LC_5 Logic Functioning bit
 (15 11)  (507 427)  (507 427)  routing T_10_26.sp4_h_r_36 <X> T_10_26.lc_trk_g2_4
 (16 11)  (508 427)  (508 427)  routing T_10_26.sp4_h_r_36 <X> T_10_26.lc_trk_g2_4
 (17 11)  (509 427)  (509 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (514 427)  (514 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (518 427)  (518 427)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 427)  (519 427)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 427)  (521 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 427)  (522 427)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 427)  (523 427)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 427)  (524 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (525 427)  (525 427)  routing T_10_26.lc_trk_g2_3 <X> T_10_26.input_2_5
 (35 11)  (527 427)  (527 427)  routing T_10_26.lc_trk_g2_3 <X> T_10_26.input_2_5
 (43 11)  (535 427)  (535 427)  LC_5 Logic Functioning bit
 (16 12)  (508 428)  (508 428)  routing T_10_26.sp4_v_b_33 <X> T_10_26.lc_trk_g3_1
 (17 12)  (509 428)  (509 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (510 428)  (510 428)  routing T_10_26.sp4_v_b_33 <X> T_10_26.lc_trk_g3_1
 (18 13)  (510 429)  (510 429)  routing T_10_26.sp4_v_b_33 <X> T_10_26.lc_trk_g3_1
 (0 14)  (492 430)  (492 430)  routing T_10_26.glb_netwk_6 <X> T_10_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 430)  (493 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 431)  (492 431)  routing T_10_26.glb_netwk_6 <X> T_10_26.wire_logic_cluster/lc_7/s_r


LogicTile_11_26

 (5 8)  (551 424)  (551 424)  routing T_11_26.sp4_h_l_38 <X> T_11_26.sp4_h_r_6
 (3 9)  (549 425)  (549 425)  routing T_11_26.sp12_h_l_22 <X> T_11_26.sp12_v_b_1
 (4 9)  (550 425)  (550 425)  routing T_11_26.sp4_h_l_38 <X> T_11_26.sp4_h_r_6


LogicTile_12_26

 (31 0)  (631 416)  (631 416)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 416)  (632 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 416)  (636 416)  LC_0 Logic Functioning bit
 (37 0)  (637 416)  (637 416)  LC_0 Logic Functioning bit
 (38 0)  (638 416)  (638 416)  LC_0 Logic Functioning bit
 (39 0)  (639 416)  (639 416)  LC_0 Logic Functioning bit
 (45 0)  (645 416)  (645 416)  LC_0 Logic Functioning bit
 (15 1)  (615 417)  (615 417)  routing T_12_26.sp4_v_t_5 <X> T_12_26.lc_trk_g0_0
 (16 1)  (616 417)  (616 417)  routing T_12_26.sp4_v_t_5 <X> T_12_26.lc_trk_g0_0
 (17 1)  (617 417)  (617 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (31 1)  (631 417)  (631 417)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 417)  (636 417)  LC_0 Logic Functioning bit
 (37 1)  (637 417)  (637 417)  LC_0 Logic Functioning bit
 (38 1)  (638 417)  (638 417)  LC_0 Logic Functioning bit
 (39 1)  (639 417)  (639 417)  LC_0 Logic Functioning bit
 (45 1)  (645 417)  (645 417)  LC_0 Logic Functioning bit
 (47 1)  (647 417)  (647 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (602 418)  (602 418)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (21 2)  (621 418)  (621 418)  routing T_12_26.sp12_h_l_4 <X> T_12_26.lc_trk_g0_7
 (22 2)  (622 418)  (622 418)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (624 418)  (624 418)  routing T_12_26.sp12_h_l_4 <X> T_12_26.lc_trk_g0_7
 (2 3)  (602 419)  (602 419)  routing T_12_26.lc_trk_g0_0 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (21 3)  (621 419)  (621 419)  routing T_12_26.sp12_h_l_4 <X> T_12_26.lc_trk_g0_7
 (1 4)  (601 420)  (601 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (621 420)  (621 420)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g1_3
 (22 4)  (622 420)  (622 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 420)  (623 420)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g1_3
 (24 4)  (624 420)  (624 420)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g1_3
 (0 5)  (600 421)  (600 421)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_7/cen
 (1 5)  (601 421)  (601 421)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_7/cen
 (21 5)  (621 421)  (621 421)  routing T_12_26.sp4_h_r_19 <X> T_12_26.lc_trk_g1_3
 (0 14)  (600 430)  (600 430)  routing T_12_26.glb_netwk_6 <X> T_12_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 430)  (601 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 431)  (600 431)  routing T_12_26.glb_netwk_6 <X> T_12_26.wire_logic_cluster/lc_7/s_r


LogicTile_16_26

 (22 0)  (838 416)  (838 416)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 416)  (840 416)  routing T_16_26.bot_op_3 <X> T_16_26.lc_trk_g0_3
 (25 2)  (841 418)  (841 418)  routing T_16_26.sp4_v_b_6 <X> T_16_26.lc_trk_g0_6
 (22 3)  (838 419)  (838 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (839 419)  (839 419)  routing T_16_26.sp4_v_b_6 <X> T_16_26.lc_trk_g0_6
 (28 6)  (844 422)  (844 422)  routing T_16_26.lc_trk_g2_2 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 422)  (845 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 422)  (847 422)  routing T_16_26.lc_trk_g0_6 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 422)  (848 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (856 422)  (856 422)  LC_3 Logic Functioning bit
 (42 6)  (858 422)  (858 422)  LC_3 Logic Functioning bit
 (30 7)  (846 423)  (846 423)  routing T_16_26.lc_trk_g2_2 <X> T_16_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 423)  (847 423)  routing T_16_26.lc_trk_g0_6 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (40 7)  (856 423)  (856 423)  LC_3 Logic Functioning bit
 (42 7)  (858 423)  (858 423)  LC_3 Logic Functioning bit
 (25 8)  (841 424)  (841 424)  routing T_16_26.bnl_op_2 <X> T_16_26.lc_trk_g2_2
 (26 8)  (842 424)  (842 424)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 424)  (843 424)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 424)  (844 424)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 424)  (845 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 424)  (846 424)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (853 424)  (853 424)  LC_4 Logic Functioning bit
 (41 8)  (857 424)  (857 424)  LC_4 Logic Functioning bit
 (42 8)  (858 424)  (858 424)  LC_4 Logic Functioning bit
 (43 8)  (859 424)  (859 424)  LC_4 Logic Functioning bit
 (50 8)  (866 424)  (866 424)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (838 425)  (838 425)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 425)  (841 425)  routing T_16_26.bnl_op_2 <X> T_16_26.lc_trk_g2_2
 (26 9)  (842 425)  (842 425)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 425)  (843 425)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 425)  (844 425)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 425)  (847 425)  routing T_16_26.lc_trk_g0_3 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 425)  (852 425)  LC_4 Logic Functioning bit
 (41 9)  (857 425)  (857 425)  LC_4 Logic Functioning bit
 (42 9)  (858 425)  (858 425)  LC_4 Logic Functioning bit
 (43 9)  (859 425)  (859 425)  LC_4 Logic Functioning bit
 (14 14)  (830 430)  (830 430)  routing T_16_26.bnl_op_4 <X> T_16_26.lc_trk_g3_4
 (22 14)  (838 430)  (838 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (14 15)  (830 431)  (830 431)  routing T_16_26.bnl_op_4 <X> T_16_26.lc_trk_g3_4
 (17 15)  (833 431)  (833 431)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (8 0)  (242 400)  (242 400)  routing T_5_25.sp4_v_b_1 <X> T_5_25.sp4_h_r_1
 (9 0)  (243 400)  (243 400)  routing T_5_25.sp4_v_b_1 <X> T_5_25.sp4_h_r_1
 (25 0)  (259 400)  (259 400)  routing T_5_25.sp4_h_r_10 <X> T_5_25.lc_trk_g0_2
 (27 0)  (261 400)  (261 400)  routing T_5_25.lc_trk_g1_0 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 400)  (263 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (278 400)  (278 400)  LC_0 Logic Functioning bit
 (14 1)  (248 401)  (248 401)  routing T_5_25.sp4_h_r_0 <X> T_5_25.lc_trk_g0_0
 (15 1)  (249 401)  (249 401)  routing T_5_25.sp4_h_r_0 <X> T_5_25.lc_trk_g0_0
 (16 1)  (250 401)  (250 401)  routing T_5_25.sp4_h_r_0 <X> T_5_25.lc_trk_g0_0
 (17 1)  (251 401)  (251 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (256 401)  (256 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (257 401)  (257 401)  routing T_5_25.sp4_h_r_10 <X> T_5_25.lc_trk_g0_2
 (24 1)  (258 401)  (258 401)  routing T_5_25.sp4_h_r_10 <X> T_5_25.lc_trk_g0_2
 (32 1)  (266 401)  (266 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (267 401)  (267 401)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.input_2_0
 (34 1)  (268 401)  (268 401)  routing T_5_25.lc_trk_g3_1 <X> T_5_25.input_2_0
 (25 2)  (259 402)  (259 402)  routing T_5_25.sp4_h_r_14 <X> T_5_25.lc_trk_g0_6
 (29 2)  (263 402)  (263 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (44 2)  (278 402)  (278 402)  LC_1 Logic Functioning bit
 (14 3)  (248 403)  (248 403)  routing T_5_25.sp4_h_r_4 <X> T_5_25.lc_trk_g0_4
 (15 3)  (249 403)  (249 403)  routing T_5_25.sp4_h_r_4 <X> T_5_25.lc_trk_g0_4
 (16 3)  (250 403)  (250 403)  routing T_5_25.sp4_h_r_4 <X> T_5_25.lc_trk_g0_4
 (17 3)  (251 403)  (251 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (256 403)  (256 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (257 403)  (257 403)  routing T_5_25.sp4_h_r_14 <X> T_5_25.lc_trk_g0_6
 (24 3)  (258 403)  (258 403)  routing T_5_25.sp4_h_r_14 <X> T_5_25.lc_trk_g0_6
 (30 3)  (264 403)  (264 403)  routing T_5_25.lc_trk_g0_2 <X> T_5_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 403)  (266 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (267 403)  (267 403)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.input_2_1
 (34 3)  (268 403)  (268 403)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.input_2_1
 (35 3)  (269 403)  (269 403)  routing T_5_25.lc_trk_g3_2 <X> T_5_25.input_2_1
 (14 4)  (248 404)  (248 404)  routing T_5_25.sp4_h_r_8 <X> T_5_25.lc_trk_g1_0
 (27 4)  (261 404)  (261 404)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 404)  (263 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 404)  (264 404)  routing T_5_25.lc_trk_g1_4 <X> T_5_25.wire_logic_cluster/lc_2/in_1
 (44 4)  (278 404)  (278 404)  LC_2 Logic Functioning bit
 (15 5)  (249 405)  (249 405)  routing T_5_25.sp4_h_r_8 <X> T_5_25.lc_trk_g1_0
 (16 5)  (250 405)  (250 405)  routing T_5_25.sp4_h_r_8 <X> T_5_25.lc_trk_g1_0
 (17 5)  (251 405)  (251 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (256 405)  (256 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (257 405)  (257 405)  routing T_5_25.sp4_h_r_2 <X> T_5_25.lc_trk_g1_2
 (24 5)  (258 405)  (258 405)  routing T_5_25.sp4_h_r_2 <X> T_5_25.lc_trk_g1_2
 (25 5)  (259 405)  (259 405)  routing T_5_25.sp4_h_r_2 <X> T_5_25.lc_trk_g1_2
 (32 5)  (266 405)  (266 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (267 405)  (267 405)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.input_2_2
 (34 5)  (268 405)  (268 405)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.input_2_2
 (35 5)  (269 405)  (269 405)  routing T_5_25.lc_trk_g3_3 <X> T_5_25.input_2_2
 (14 6)  (248 406)  (248 406)  routing T_5_25.sp4_h_l_1 <X> T_5_25.lc_trk_g1_4
 (29 6)  (263 406)  (263 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 406)  (264 406)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (35 6)  (269 406)  (269 406)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.input_2_3
 (44 6)  (278 406)  (278 406)  LC_3 Logic Functioning bit
 (15 7)  (249 407)  (249 407)  routing T_5_25.sp4_h_l_1 <X> T_5_25.lc_trk_g1_4
 (16 7)  (250 407)  (250 407)  routing T_5_25.sp4_h_l_1 <X> T_5_25.lc_trk_g1_4
 (17 7)  (251 407)  (251 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (30 7)  (264 407)  (264 407)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (266 407)  (266 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (267 407)  (267 407)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.input_2_3
 (34 7)  (268 407)  (268 407)  routing T_5_25.lc_trk_g3_4 <X> T_5_25.input_2_3
 (16 8)  (250 408)  (250 408)  routing T_5_25.sp4_v_t_12 <X> T_5_25.lc_trk_g2_1
 (17 8)  (251 408)  (251 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (252 408)  (252 408)  routing T_5_25.sp4_v_t_12 <X> T_5_25.lc_trk_g2_1
 (21 8)  (255 408)  (255 408)  routing T_5_25.sp4_v_t_22 <X> T_5_25.lc_trk_g2_3
 (22 8)  (256 408)  (256 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (257 408)  (257 408)  routing T_5_25.sp4_v_t_22 <X> T_5_25.lc_trk_g2_3
 (28 8)  (262 408)  (262 408)  routing T_5_25.lc_trk_g2_1 <X> T_5_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 408)  (263 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (44 8)  (278 408)  (278 408)  LC_4 Logic Functioning bit
 (21 9)  (255 409)  (255 409)  routing T_5_25.sp4_v_t_22 <X> T_5_25.lc_trk_g2_3
 (32 9)  (266 409)  (266 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (25 10)  (259 410)  (259 410)  routing T_5_25.sp4_h_r_46 <X> T_5_25.lc_trk_g2_6
 (28 10)  (262 410)  (262 410)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 410)  (263 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 410)  (264 410)  routing T_5_25.lc_trk_g2_4 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (44 10)  (278 410)  (278 410)  LC_5 Logic Functioning bit
 (17 11)  (251 411)  (251 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (256 411)  (256 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (257 411)  (257 411)  routing T_5_25.sp4_h_r_46 <X> T_5_25.lc_trk_g2_6
 (24 11)  (258 411)  (258 411)  routing T_5_25.sp4_h_r_46 <X> T_5_25.lc_trk_g2_6
 (25 11)  (259 411)  (259 411)  routing T_5_25.sp4_h_r_46 <X> T_5_25.lc_trk_g2_6
 (32 11)  (266 411)  (266 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (268 411)  (268 411)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.input_2_5
 (35 11)  (269 411)  (269 411)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.input_2_5
 (15 12)  (249 412)  (249 412)  routing T_5_25.rgt_op_1 <X> T_5_25.lc_trk_g3_1
 (17 12)  (251 412)  (251 412)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (252 412)  (252 412)  routing T_5_25.rgt_op_1 <X> T_5_25.lc_trk_g3_1
 (21 12)  (255 412)  (255 412)  routing T_5_25.rgt_op_3 <X> T_5_25.lc_trk_g3_3
 (22 12)  (256 412)  (256 412)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (258 412)  (258 412)  routing T_5_25.rgt_op_3 <X> T_5_25.lc_trk_g3_3
 (25 12)  (259 412)  (259 412)  routing T_5_25.rgt_op_2 <X> T_5_25.lc_trk_g3_2
 (28 12)  (262 412)  (262 412)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 412)  (263 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (35 12)  (269 412)  (269 412)  routing T_5_25.lc_trk_g0_4 <X> T_5_25.input_2_6
 (44 12)  (278 412)  (278 412)  LC_6 Logic Functioning bit
 (5 13)  (239 413)  (239 413)  routing T_5_25.sp4_h_r_9 <X> T_5_25.sp4_v_b_9
 (17 13)  (251 413)  (251 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (256 413)  (256 413)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (258 413)  (258 413)  routing T_5_25.rgt_op_2 <X> T_5_25.lc_trk_g3_2
 (30 13)  (264 413)  (264 413)  routing T_5_25.lc_trk_g2_3 <X> T_5_25.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 413)  (266 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (14 14)  (248 414)  (248 414)  routing T_5_25.rgt_op_4 <X> T_5_25.lc_trk_g3_4
 (28 14)  (262 414)  (262 414)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 414)  (263 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 414)  (264 414)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (44 14)  (278 414)  (278 414)  LC_7 Logic Functioning bit
 (15 15)  (249 415)  (249 415)  routing T_5_25.rgt_op_4 <X> T_5_25.lc_trk_g3_4
 (17 15)  (251 415)  (251 415)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (264 415)  (264 415)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (266 415)  (266 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (267 415)  (267 415)  routing T_5_25.lc_trk_g3_0 <X> T_5_25.input_2_7
 (34 15)  (268 415)  (268 415)  routing T_5_25.lc_trk_g3_0 <X> T_5_25.input_2_7


LogicTile_6_25

 (16 0)  (304 400)  (304 400)  routing T_6_25.sp4_v_b_1 <X> T_6_25.lc_trk_g0_1
 (17 0)  (305 400)  (305 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (306 400)  (306 400)  routing T_6_25.sp4_v_b_1 <X> T_6_25.lc_trk_g0_1
 (25 0)  (313 400)  (313 400)  routing T_6_25.sp4_h_l_7 <X> T_6_25.lc_trk_g0_2
 (27 0)  (315 400)  (315 400)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 400)  (316 400)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 400)  (317 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 400)  (320 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 400)  (321 400)  routing T_6_25.lc_trk_g2_1 <X> T_6_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 400)  (323 400)  routing T_6_25.lc_trk_g0_4 <X> T_6_25.input_2_0
 (40 0)  (328 400)  (328 400)  LC_0 Logic Functioning bit
 (48 0)  (336 400)  (336 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (310 401)  (310 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (311 401)  (311 401)  routing T_6_25.sp4_h_l_7 <X> T_6_25.lc_trk_g0_2
 (24 1)  (312 401)  (312 401)  routing T_6_25.sp4_h_l_7 <X> T_6_25.lc_trk_g0_2
 (25 1)  (313 401)  (313 401)  routing T_6_25.sp4_h_l_7 <X> T_6_25.lc_trk_g0_2
 (26 1)  (314 401)  (314 401)  routing T_6_25.lc_trk_g1_3 <X> T_6_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 401)  (315 401)  routing T_6_25.lc_trk_g1_3 <X> T_6_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 401)  (317 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 401)  (318 401)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 401)  (320 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (2 2)  (290 402)  (290 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (302 402)  (302 402)  routing T_6_25.wire_logic_cluster/lc_4/out <X> T_6_25.lc_trk_g0_4
 (32 2)  (320 402)  (320 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 402)  (321 402)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 402)  (322 402)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 402)  (324 402)  LC_1 Logic Functioning bit
 (37 2)  (325 402)  (325 402)  LC_1 Logic Functioning bit
 (38 2)  (326 402)  (326 402)  LC_1 Logic Functioning bit
 (39 2)  (327 402)  (327 402)  LC_1 Logic Functioning bit
 (45 2)  (333 402)  (333 402)  LC_1 Logic Functioning bit
 (0 3)  (288 403)  (288 403)  routing T_6_25.lc_trk_g1_1 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (2 3)  (290 403)  (290 403)  routing T_6_25.lc_trk_g1_1 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (17 3)  (305 403)  (305 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (319 403)  (319 403)  routing T_6_25.lc_trk_g3_3 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 403)  (324 403)  LC_1 Logic Functioning bit
 (37 3)  (325 403)  (325 403)  LC_1 Logic Functioning bit
 (38 3)  (326 403)  (326 403)  LC_1 Logic Functioning bit
 (39 3)  (327 403)  (327 403)  LC_1 Logic Functioning bit
 (45 3)  (333 403)  (333 403)  LC_1 Logic Functioning bit
 (46 3)  (334 403)  (334 403)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (336 403)  (336 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (289 404)  (289 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (303 404)  (303 404)  routing T_6_25.sp4_h_r_9 <X> T_6_25.lc_trk_g1_1
 (16 4)  (304 404)  (304 404)  routing T_6_25.sp4_h_r_9 <X> T_6_25.lc_trk_g1_1
 (17 4)  (305 404)  (305 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (306 404)  (306 404)  routing T_6_25.sp4_h_r_9 <X> T_6_25.lc_trk_g1_1
 (21 4)  (309 404)  (309 404)  routing T_6_25.wire_logic_cluster/lc_3/out <X> T_6_25.lc_trk_g1_3
 (22 4)  (310 404)  (310 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (319 404)  (319 404)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 404)  (320 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 404)  (321 404)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 404)  (322 404)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 404)  (324 404)  LC_2 Logic Functioning bit
 (37 4)  (325 404)  (325 404)  LC_2 Logic Functioning bit
 (38 4)  (326 404)  (326 404)  LC_2 Logic Functioning bit
 (39 4)  (327 404)  (327 404)  LC_2 Logic Functioning bit
 (45 4)  (333 404)  (333 404)  LC_2 Logic Functioning bit
 (46 4)  (334 404)  (334 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (289 405)  (289 405)  routing T_6_25.lc_trk_g0_2 <X> T_6_25.wire_logic_cluster/lc_7/cen
 (31 5)  (319 405)  (319 405)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 405)  (324 405)  LC_2 Logic Functioning bit
 (37 5)  (325 405)  (325 405)  LC_2 Logic Functioning bit
 (38 5)  (326 405)  (326 405)  LC_2 Logic Functioning bit
 (39 5)  (327 405)  (327 405)  LC_2 Logic Functioning bit
 (45 5)  (333 405)  (333 405)  LC_2 Logic Functioning bit
 (52 5)  (340 405)  (340 405)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (22 6)  (310 406)  (310 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (32 6)  (320 406)  (320 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 406)  (321 406)  routing T_6_25.lc_trk_g2_0 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 406)  (324 406)  LC_3 Logic Functioning bit
 (37 6)  (325 406)  (325 406)  LC_3 Logic Functioning bit
 (38 6)  (326 406)  (326 406)  LC_3 Logic Functioning bit
 (39 6)  (327 406)  (327 406)  LC_3 Logic Functioning bit
 (45 6)  (333 406)  (333 406)  LC_3 Logic Functioning bit
 (21 7)  (309 407)  (309 407)  routing T_6_25.sp4_r_v_b_31 <X> T_6_25.lc_trk_g1_7
 (36 7)  (324 407)  (324 407)  LC_3 Logic Functioning bit
 (37 7)  (325 407)  (325 407)  LC_3 Logic Functioning bit
 (38 7)  (326 407)  (326 407)  LC_3 Logic Functioning bit
 (39 7)  (327 407)  (327 407)  LC_3 Logic Functioning bit
 (45 7)  (333 407)  (333 407)  LC_3 Logic Functioning bit
 (46 7)  (334 407)  (334 407)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (336 407)  (336 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (296 408)  (296 408)  routing T_6_25.sp4_v_b_7 <X> T_6_25.sp4_h_r_7
 (9 8)  (297 408)  (297 408)  routing T_6_25.sp4_v_b_7 <X> T_6_25.sp4_h_r_7
 (17 8)  (305 408)  (305 408)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 408)  (306 408)  routing T_6_25.wire_logic_cluster/lc_1/out <X> T_6_25.lc_trk_g2_1
 (31 8)  (319 408)  (319 408)  routing T_6_25.lc_trk_g2_5 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 408)  (320 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 408)  (321 408)  routing T_6_25.lc_trk_g2_5 <X> T_6_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 408)  (324 408)  LC_4 Logic Functioning bit
 (37 8)  (325 408)  (325 408)  LC_4 Logic Functioning bit
 (38 8)  (326 408)  (326 408)  LC_4 Logic Functioning bit
 (39 8)  (327 408)  (327 408)  LC_4 Logic Functioning bit
 (45 8)  (333 408)  (333 408)  LC_4 Logic Functioning bit
 (14 9)  (302 409)  (302 409)  routing T_6_25.sp4_h_r_24 <X> T_6_25.lc_trk_g2_0
 (15 9)  (303 409)  (303 409)  routing T_6_25.sp4_h_r_24 <X> T_6_25.lc_trk_g2_0
 (16 9)  (304 409)  (304 409)  routing T_6_25.sp4_h_r_24 <X> T_6_25.lc_trk_g2_0
 (17 9)  (305 409)  (305 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (36 9)  (324 409)  (324 409)  LC_4 Logic Functioning bit
 (37 9)  (325 409)  (325 409)  LC_4 Logic Functioning bit
 (38 9)  (326 409)  (326 409)  LC_4 Logic Functioning bit
 (39 9)  (327 409)  (327 409)  LC_4 Logic Functioning bit
 (45 9)  (333 409)  (333 409)  LC_4 Logic Functioning bit
 (46 9)  (334 409)  (334 409)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (336 409)  (336 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (303 410)  (303 410)  routing T_6_25.sp4_h_l_16 <X> T_6_25.lc_trk_g2_5
 (16 10)  (304 410)  (304 410)  routing T_6_25.sp4_h_l_16 <X> T_6_25.lc_trk_g2_5
 (17 10)  (305 410)  (305 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (306 411)  (306 411)  routing T_6_25.sp4_h_l_16 <X> T_6_25.lc_trk_g2_5
 (12 12)  (300 412)  (300 412)  routing T_6_25.sp4_v_b_5 <X> T_6_25.sp4_h_r_11
 (17 12)  (305 412)  (305 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (309 412)  (309 412)  routing T_6_25.sp4_h_r_35 <X> T_6_25.lc_trk_g3_3
 (22 12)  (310 412)  (310 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (311 412)  (311 412)  routing T_6_25.sp4_h_r_35 <X> T_6_25.lc_trk_g3_3
 (24 12)  (312 412)  (312 412)  routing T_6_25.sp4_h_r_35 <X> T_6_25.lc_trk_g3_3
 (25 12)  (313 412)  (313 412)  routing T_6_25.wire_logic_cluster/lc_2/out <X> T_6_25.lc_trk_g3_2
 (26 12)  (314 412)  (314 412)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 412)  (315 412)  routing T_6_25.lc_trk_g3_0 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 412)  (316 412)  routing T_6_25.lc_trk_g3_0 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 412)  (317 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 412)  (319 412)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 412)  (320 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 412)  (321 412)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 412)  (322 412)  routing T_6_25.lc_trk_g3_4 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 412)  (323 412)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.input_2_6
 (36 12)  (324 412)  (324 412)  LC_6 Logic Functioning bit
 (38 12)  (326 412)  (326 412)  LC_6 Logic Functioning bit
 (11 13)  (299 413)  (299 413)  routing T_6_25.sp4_v_b_5 <X> T_6_25.sp4_h_r_11
 (13 13)  (301 413)  (301 413)  routing T_6_25.sp4_v_b_5 <X> T_6_25.sp4_h_r_11
 (14 13)  (302 413)  (302 413)  routing T_6_25.tnl_op_0 <X> T_6_25.lc_trk_g3_0
 (15 13)  (303 413)  (303 413)  routing T_6_25.tnl_op_0 <X> T_6_25.lc_trk_g3_0
 (17 13)  (305 413)  (305 413)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (306 413)  (306 413)  routing T_6_25.sp4_r_v_b_41 <X> T_6_25.lc_trk_g3_1
 (22 13)  (310 413)  (310 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (315 413)  (315 413)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 413)  (316 413)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 413)  (317 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (320 413)  (320 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (321 413)  (321 413)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.input_2_6
 (34 13)  (322 413)  (322 413)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.input_2_6
 (35 13)  (323 413)  (323 413)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.input_2_6
 (36 13)  (324 413)  (324 413)  LC_6 Logic Functioning bit
 (39 13)  (327 413)  (327 413)  LC_6 Logic Functioning bit
 (0 14)  (288 414)  (288 414)  routing T_6_25.glb_netwk_6 <X> T_6_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 414)  (289 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 414)  (302 414)  routing T_6_25.bnl_op_4 <X> T_6_25.lc_trk_g3_4
 (17 14)  (305 414)  (305 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (310 414)  (310 414)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (311 414)  (311 414)  routing T_6_25.sp12_v_b_23 <X> T_6_25.lc_trk_g3_7
 (27 14)  (315 414)  (315 414)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 414)  (317 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 414)  (318 414)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 414)  (320 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 414)  (321 414)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 414)  (322 414)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (325 414)  (325 414)  LC_7 Logic Functioning bit
 (39 14)  (327 414)  (327 414)  LC_7 Logic Functioning bit
 (40 14)  (328 414)  (328 414)  LC_7 Logic Functioning bit
 (42 14)  (330 414)  (330 414)  LC_7 Logic Functioning bit
 (43 14)  (331 414)  (331 414)  LC_7 Logic Functioning bit
 (50 14)  (338 414)  (338 414)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (288 415)  (288 415)  routing T_6_25.glb_netwk_6 <X> T_6_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (295 415)  (295 415)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (299 415)  (299 415)  routing T_6_25.sp4_h_r_3 <X> T_6_25.sp4_h_l_46
 (13 15)  (301 415)  (301 415)  routing T_6_25.sp4_h_r_3 <X> T_6_25.sp4_h_l_46
 (14 15)  (302 415)  (302 415)  routing T_6_25.bnl_op_4 <X> T_6_25.lc_trk_g3_4
 (17 15)  (305 415)  (305 415)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (309 415)  (309 415)  routing T_6_25.sp12_v_b_23 <X> T_6_25.lc_trk_g3_7
 (22 15)  (310 415)  (310 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (311 415)  (311 415)  routing T_6_25.sp4_h_r_30 <X> T_6_25.lc_trk_g3_6
 (24 15)  (312 415)  (312 415)  routing T_6_25.sp4_h_r_30 <X> T_6_25.lc_trk_g3_6
 (25 15)  (313 415)  (313 415)  routing T_6_25.sp4_h_r_30 <X> T_6_25.lc_trk_g3_6
 (29 15)  (317 415)  (317 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 415)  (318 415)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 415)  (324 415)  LC_7 Logic Functioning bit
 (37 15)  (325 415)  (325 415)  LC_7 Logic Functioning bit
 (38 15)  (326 415)  (326 415)  LC_7 Logic Functioning bit
 (39 15)  (327 415)  (327 415)  LC_7 Logic Functioning bit
 (40 15)  (328 415)  (328 415)  LC_7 Logic Functioning bit
 (42 15)  (330 415)  (330 415)  LC_7 Logic Functioning bit
 (43 15)  (331 415)  (331 415)  LC_7 Logic Functioning bit


LogicTile_7_25

 (14 0)  (356 400)  (356 400)  routing T_7_25.sp4_v_b_0 <X> T_7_25.lc_trk_g0_0
 (17 0)  (359 400)  (359 400)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (360 400)  (360 400)  routing T_7_25.wire_logic_cluster/lc_1/out <X> T_7_25.lc_trk_g0_1
 (22 0)  (364 400)  (364 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (365 400)  (365 400)  routing T_7_25.sp4_h_r_3 <X> T_7_25.lc_trk_g0_3
 (24 0)  (366 400)  (366 400)  routing T_7_25.sp4_h_r_3 <X> T_7_25.lc_trk_g0_3
 (25 0)  (367 400)  (367 400)  routing T_7_25.sp4_v_b_10 <X> T_7_25.lc_trk_g0_2
 (28 0)  (370 400)  (370 400)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 400)  (371 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 400)  (372 400)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 400)  (373 400)  routing T_7_25.lc_trk_g0_5 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 400)  (374 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (382 400)  (382 400)  LC_0 Logic Functioning bit
 (41 0)  (383 400)  (383 400)  LC_0 Logic Functioning bit
 (42 0)  (384 400)  (384 400)  LC_0 Logic Functioning bit
 (43 0)  (385 400)  (385 400)  LC_0 Logic Functioning bit
 (44 0)  (386 400)  (386 400)  LC_0 Logic Functioning bit
 (8 1)  (350 401)  (350 401)  routing T_7_25.sp4_h_r_1 <X> T_7_25.sp4_v_b_1
 (16 1)  (358 401)  (358 401)  routing T_7_25.sp4_v_b_0 <X> T_7_25.lc_trk_g0_0
 (17 1)  (359 401)  (359 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (363 401)  (363 401)  routing T_7_25.sp4_h_r_3 <X> T_7_25.lc_trk_g0_3
 (22 1)  (364 401)  (364 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (365 401)  (365 401)  routing T_7_25.sp4_v_b_10 <X> T_7_25.lc_trk_g0_2
 (25 1)  (367 401)  (367 401)  routing T_7_25.sp4_v_b_10 <X> T_7_25.lc_trk_g0_2
 (30 1)  (372 401)  (372 401)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 401)  (374 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (375 401)  (375 401)  routing T_7_25.lc_trk_g2_0 <X> T_7_25.input_2_0
 (40 1)  (382 401)  (382 401)  LC_0 Logic Functioning bit
 (41 1)  (383 401)  (383 401)  LC_0 Logic Functioning bit
 (42 1)  (384 401)  (384 401)  LC_0 Logic Functioning bit
 (43 1)  (385 401)  (385 401)  LC_0 Logic Functioning bit
 (47 1)  (389 401)  (389 401)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (14 2)  (356 402)  (356 402)  routing T_7_25.sp4_h_l_1 <X> T_7_25.lc_trk_g0_4
 (15 2)  (357 402)  (357 402)  routing T_7_25.sp12_h_r_5 <X> T_7_25.lc_trk_g0_5
 (17 2)  (359 402)  (359 402)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (360 402)  (360 402)  routing T_7_25.sp12_h_r_5 <X> T_7_25.lc_trk_g0_5
 (21 2)  (363 402)  (363 402)  routing T_7_25.wire_logic_cluster/lc_7/out <X> T_7_25.lc_trk_g0_7
 (22 2)  (364 402)  (364 402)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (367 402)  (367 402)  routing T_7_25.sp4_h_l_11 <X> T_7_25.lc_trk_g0_6
 (29 2)  (371 402)  (371 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 402)  (374 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 402)  (376 402)  routing T_7_25.lc_trk_g1_1 <X> T_7_25.wire_logic_cluster/lc_1/in_3
 (40 2)  (382 402)  (382 402)  LC_1 Logic Functioning bit
 (41 2)  (383 402)  (383 402)  LC_1 Logic Functioning bit
 (42 2)  (384 402)  (384 402)  LC_1 Logic Functioning bit
 (43 2)  (385 402)  (385 402)  LC_1 Logic Functioning bit
 (44 2)  (386 402)  (386 402)  LC_1 Logic Functioning bit
 (15 3)  (357 403)  (357 403)  routing T_7_25.sp4_h_l_1 <X> T_7_25.lc_trk_g0_4
 (16 3)  (358 403)  (358 403)  routing T_7_25.sp4_h_l_1 <X> T_7_25.lc_trk_g0_4
 (17 3)  (359 403)  (359 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (360 403)  (360 403)  routing T_7_25.sp12_h_r_5 <X> T_7_25.lc_trk_g0_5
 (22 3)  (364 403)  (364 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (365 403)  (365 403)  routing T_7_25.sp4_h_l_11 <X> T_7_25.lc_trk_g0_6
 (24 3)  (366 403)  (366 403)  routing T_7_25.sp4_h_l_11 <X> T_7_25.lc_trk_g0_6
 (25 3)  (367 403)  (367 403)  routing T_7_25.sp4_h_l_11 <X> T_7_25.lc_trk_g0_6
 (32 3)  (374 403)  (374 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (40 3)  (382 403)  (382 403)  LC_1 Logic Functioning bit
 (41 3)  (383 403)  (383 403)  LC_1 Logic Functioning bit
 (42 3)  (384 403)  (384 403)  LC_1 Logic Functioning bit
 (43 3)  (385 403)  (385 403)  LC_1 Logic Functioning bit
 (47 3)  (389 403)  (389 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (356 404)  (356 404)  routing T_7_25.sp12_h_r_0 <X> T_7_25.lc_trk_g1_0
 (15 4)  (357 404)  (357 404)  routing T_7_25.sp4_h_r_1 <X> T_7_25.lc_trk_g1_1
 (16 4)  (358 404)  (358 404)  routing T_7_25.sp4_h_r_1 <X> T_7_25.lc_trk_g1_1
 (17 4)  (359 404)  (359 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (363 404)  (363 404)  routing T_7_25.sp4_h_r_11 <X> T_7_25.lc_trk_g1_3
 (22 4)  (364 404)  (364 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (365 404)  (365 404)  routing T_7_25.sp4_h_r_11 <X> T_7_25.lc_trk_g1_3
 (24 4)  (366 404)  (366 404)  routing T_7_25.sp4_h_r_11 <X> T_7_25.lc_trk_g1_3
 (25 4)  (367 404)  (367 404)  routing T_7_25.sp4_v_b_2 <X> T_7_25.lc_trk_g1_2
 (27 4)  (369 404)  (369 404)  routing T_7_25.lc_trk_g1_2 <X> T_7_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 404)  (371 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 404)  (374 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (382 404)  (382 404)  LC_2 Logic Functioning bit
 (41 4)  (383 404)  (383 404)  LC_2 Logic Functioning bit
 (42 4)  (384 404)  (384 404)  LC_2 Logic Functioning bit
 (43 4)  (385 404)  (385 404)  LC_2 Logic Functioning bit
 (44 4)  (386 404)  (386 404)  LC_2 Logic Functioning bit
 (5 5)  (347 405)  (347 405)  routing T_7_25.sp4_h_r_3 <X> T_7_25.sp4_v_b_3
 (14 5)  (356 405)  (356 405)  routing T_7_25.sp12_h_r_0 <X> T_7_25.lc_trk_g1_0
 (15 5)  (357 405)  (357 405)  routing T_7_25.sp12_h_r_0 <X> T_7_25.lc_trk_g1_0
 (17 5)  (359 405)  (359 405)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (360 405)  (360 405)  routing T_7_25.sp4_h_r_1 <X> T_7_25.lc_trk_g1_1
 (22 5)  (364 405)  (364 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (365 405)  (365 405)  routing T_7_25.sp4_v_b_2 <X> T_7_25.lc_trk_g1_2
 (30 5)  (372 405)  (372 405)  routing T_7_25.lc_trk_g1_2 <X> T_7_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 405)  (373 405)  routing T_7_25.lc_trk_g0_3 <X> T_7_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 405)  (374 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (375 405)  (375 405)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.input_2_2
 (35 5)  (377 405)  (377 405)  routing T_7_25.lc_trk_g2_2 <X> T_7_25.input_2_2
 (40 5)  (382 405)  (382 405)  LC_2 Logic Functioning bit
 (41 5)  (383 405)  (383 405)  LC_2 Logic Functioning bit
 (42 5)  (384 405)  (384 405)  LC_2 Logic Functioning bit
 (43 5)  (385 405)  (385 405)  LC_2 Logic Functioning bit
 (47 5)  (389 405)  (389 405)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (11 6)  (353 406)  (353 406)  routing T_7_25.sp4_h_r_11 <X> T_7_25.sp4_v_t_40
 (13 6)  (355 406)  (355 406)  routing T_7_25.sp4_h_r_11 <X> T_7_25.sp4_v_t_40
 (15 6)  (357 406)  (357 406)  routing T_7_25.sp4_h_r_5 <X> T_7_25.lc_trk_g1_5
 (16 6)  (358 406)  (358 406)  routing T_7_25.sp4_h_r_5 <X> T_7_25.lc_trk_g1_5
 (17 6)  (359 406)  (359 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (364 406)  (364 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (365 406)  (365 406)  routing T_7_25.sp4_v_b_23 <X> T_7_25.lc_trk_g1_7
 (24 6)  (366 406)  (366 406)  routing T_7_25.sp4_v_b_23 <X> T_7_25.lc_trk_g1_7
 (25 6)  (367 406)  (367 406)  routing T_7_25.sp4_v_b_6 <X> T_7_25.lc_trk_g1_6
 (29 6)  (371 406)  (371 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 406)  (372 406)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 406)  (373 406)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 406)  (374 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 406)  (376 406)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (40 6)  (382 406)  (382 406)  LC_3 Logic Functioning bit
 (41 6)  (383 406)  (383 406)  LC_3 Logic Functioning bit
 (42 6)  (384 406)  (384 406)  LC_3 Logic Functioning bit
 (43 6)  (385 406)  (385 406)  LC_3 Logic Functioning bit
 (44 6)  (386 406)  (386 406)  LC_3 Logic Functioning bit
 (9 7)  (351 407)  (351 407)  routing T_7_25.sp4_v_b_8 <X> T_7_25.sp4_v_t_41
 (10 7)  (352 407)  (352 407)  routing T_7_25.sp4_v_b_8 <X> T_7_25.sp4_v_t_41
 (12 7)  (354 407)  (354 407)  routing T_7_25.sp4_h_r_11 <X> T_7_25.sp4_v_t_40
 (18 7)  (360 407)  (360 407)  routing T_7_25.sp4_h_r_5 <X> T_7_25.lc_trk_g1_5
 (22 7)  (364 407)  (364 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (365 407)  (365 407)  routing T_7_25.sp4_v_b_6 <X> T_7_25.lc_trk_g1_6
 (30 7)  (372 407)  (372 407)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 407)  (374 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (375 407)  (375 407)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.input_2_3
 (35 7)  (377 407)  (377 407)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.input_2_3
 (40 7)  (382 407)  (382 407)  LC_3 Logic Functioning bit
 (41 7)  (383 407)  (383 407)  LC_3 Logic Functioning bit
 (42 7)  (384 407)  (384 407)  LC_3 Logic Functioning bit
 (43 7)  (385 407)  (385 407)  LC_3 Logic Functioning bit
 (47 7)  (389 407)  (389 407)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (356 408)  (356 408)  routing T_7_25.wire_logic_cluster/lc_0/out <X> T_7_25.lc_trk_g2_0
 (15 8)  (357 408)  (357 408)  routing T_7_25.sp4_h_r_25 <X> T_7_25.lc_trk_g2_1
 (16 8)  (358 408)  (358 408)  routing T_7_25.sp4_h_r_25 <X> T_7_25.lc_trk_g2_1
 (17 8)  (359 408)  (359 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (363 408)  (363 408)  routing T_7_25.wire_logic_cluster/lc_3/out <X> T_7_25.lc_trk_g2_3
 (22 8)  (364 408)  (364 408)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (367 408)  (367 408)  routing T_7_25.wire_logic_cluster/lc_2/out <X> T_7_25.lc_trk_g2_2
 (27 8)  (369 408)  (369 408)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 408)  (371 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 408)  (372 408)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (35 8)  (377 408)  (377 408)  routing T_7_25.lc_trk_g2_4 <X> T_7_25.input_2_4
 (37 8)  (379 408)  (379 408)  LC_4 Logic Functioning bit
 (39 8)  (381 408)  (381 408)  LC_4 Logic Functioning bit
 (40 8)  (382 408)  (382 408)  LC_4 Logic Functioning bit
 (42 8)  (384 408)  (384 408)  LC_4 Logic Functioning bit
 (44 8)  (386 408)  (386 408)  LC_4 Logic Functioning bit
 (46 8)  (388 408)  (388 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (17 9)  (359 409)  (359 409)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (360 409)  (360 409)  routing T_7_25.sp4_h_r_25 <X> T_7_25.lc_trk_g2_1
 (22 9)  (364 409)  (364 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (368 409)  (368 409)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 409)  (369 409)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 409)  (371 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 409)  (372 409)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 409)  (374 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (375 409)  (375 409)  routing T_7_25.lc_trk_g2_4 <X> T_7_25.input_2_4
 (36 9)  (378 409)  (378 409)  LC_4 Logic Functioning bit
 (38 9)  (380 409)  (380 409)  LC_4 Logic Functioning bit
 (41 9)  (383 409)  (383 409)  LC_4 Logic Functioning bit
 (43 9)  (385 409)  (385 409)  LC_4 Logic Functioning bit
 (14 10)  (356 410)  (356 410)  routing T_7_25.wire_logic_cluster/lc_4/out <X> T_7_25.lc_trk_g2_4
 (17 10)  (359 410)  (359 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 410)  (360 410)  routing T_7_25.wire_logic_cluster/lc_5/out <X> T_7_25.lc_trk_g2_5
 (21 10)  (363 410)  (363 410)  routing T_7_25.sp4_v_t_26 <X> T_7_25.lc_trk_g2_7
 (22 10)  (364 410)  (364 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (365 410)  (365 410)  routing T_7_25.sp4_v_t_26 <X> T_7_25.lc_trk_g2_7
 (29 10)  (371 410)  (371 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 410)  (373 410)  routing T_7_25.lc_trk_g2_6 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 410)  (374 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 410)  (375 410)  routing T_7_25.lc_trk_g2_6 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 410)  (377 410)  routing T_7_25.lc_trk_g2_5 <X> T_7_25.input_2_5
 (40 10)  (382 410)  (382 410)  LC_5 Logic Functioning bit
 (41 10)  (383 410)  (383 410)  LC_5 Logic Functioning bit
 (42 10)  (384 410)  (384 410)  LC_5 Logic Functioning bit
 (43 10)  (385 410)  (385 410)  LC_5 Logic Functioning bit
 (44 10)  (386 410)  (386 410)  LC_5 Logic Functioning bit
 (46 10)  (388 410)  (388 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (359 411)  (359 411)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (363 411)  (363 411)  routing T_7_25.sp4_v_t_26 <X> T_7_25.lc_trk_g2_7
 (22 11)  (364 411)  (364 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (365 411)  (365 411)  routing T_7_25.sp4_h_r_30 <X> T_7_25.lc_trk_g2_6
 (24 11)  (366 411)  (366 411)  routing T_7_25.sp4_h_r_30 <X> T_7_25.lc_trk_g2_6
 (25 11)  (367 411)  (367 411)  routing T_7_25.sp4_h_r_30 <X> T_7_25.lc_trk_g2_6
 (30 11)  (372 411)  (372 411)  routing T_7_25.lc_trk_g0_2 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 411)  (373 411)  routing T_7_25.lc_trk_g2_6 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 411)  (374 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (375 411)  (375 411)  routing T_7_25.lc_trk_g2_5 <X> T_7_25.input_2_5
 (40 11)  (382 411)  (382 411)  LC_5 Logic Functioning bit
 (41 11)  (383 411)  (383 411)  LC_5 Logic Functioning bit
 (42 11)  (384 411)  (384 411)  LC_5 Logic Functioning bit
 (43 11)  (385 411)  (385 411)  LC_5 Logic Functioning bit
 (28 12)  (370 412)  (370 412)  routing T_7_25.lc_trk_g2_1 <X> T_7_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 412)  (371 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 412)  (374 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 412)  (376 412)  routing T_7_25.lc_trk_g1_0 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 412)  (377 412)  routing T_7_25.lc_trk_g0_4 <X> T_7_25.input_2_6
 (40 12)  (382 412)  (382 412)  LC_6 Logic Functioning bit
 (41 12)  (383 412)  (383 412)  LC_6 Logic Functioning bit
 (42 12)  (384 412)  (384 412)  LC_6 Logic Functioning bit
 (43 12)  (385 412)  (385 412)  LC_6 Logic Functioning bit
 (44 12)  (386 412)  (386 412)  LC_6 Logic Functioning bit
 (46 12)  (388 412)  (388 412)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (32 13)  (374 413)  (374 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (40 13)  (382 413)  (382 413)  LC_6 Logic Functioning bit
 (41 13)  (383 413)  (383 413)  LC_6 Logic Functioning bit
 (42 13)  (384 413)  (384 413)  LC_6 Logic Functioning bit
 (43 13)  (385 413)  (385 413)  LC_6 Logic Functioning bit
 (46 13)  (388 413)  (388 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (21 14)  (363 414)  (363 414)  routing T_7_25.sp4_h_r_39 <X> T_7_25.lc_trk_g3_7
 (22 14)  (364 414)  (364 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (365 414)  (365 414)  routing T_7_25.sp4_h_r_39 <X> T_7_25.lc_trk_g3_7
 (24 14)  (366 414)  (366 414)  routing T_7_25.sp4_h_r_39 <X> T_7_25.lc_trk_g3_7
 (27 14)  (369 414)  (369 414)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 414)  (371 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 414)  (372 414)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 414)  (373 414)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 414)  (374 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 414)  (375 414)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 414)  (376 414)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 414)  (377 414)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.input_2_7
 (40 14)  (382 414)  (382 414)  LC_7 Logic Functioning bit
 (41 14)  (383 414)  (383 414)  LC_7 Logic Functioning bit
 (42 14)  (384 414)  (384 414)  LC_7 Logic Functioning bit
 (43 14)  (385 414)  (385 414)  LC_7 Logic Functioning bit
 (44 14)  (386 414)  (386 414)  LC_7 Logic Functioning bit
 (30 15)  (372 415)  (372 415)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 415)  (373 415)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 415)  (374 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (377 415)  (377 415)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.input_2_7
 (40 15)  (382 415)  (382 415)  LC_7 Logic Functioning bit
 (41 15)  (383 415)  (383 415)  LC_7 Logic Functioning bit
 (42 15)  (384 415)  (384 415)  LC_7 Logic Functioning bit
 (43 15)  (385 415)  (385 415)  LC_7 Logic Functioning bit
 (46 15)  (388 415)  (388 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_8_25

 (6 2)  (402 402)  (402 402)  routing T_8_25.sp4_v_b_9 <X> T_8_25.sp4_v_t_37
 (4 3)  (400 403)  (400 403)  routing T_8_25.sp4_v_b_7 <X> T_8_25.sp4_h_l_37
 (5 3)  (401 403)  (401 403)  routing T_8_25.sp4_v_b_9 <X> T_8_25.sp4_v_t_37
 (11 3)  (407 403)  (407 403)  routing T_8_25.sp4_h_r_2 <X> T_8_25.sp4_h_l_39
 (12 4)  (408 404)  (408 404)  routing T_8_25.sp4_v_b_11 <X> T_8_25.sp4_h_r_5
 (11 5)  (407 405)  (407 405)  routing T_8_25.sp4_v_b_11 <X> T_8_25.sp4_h_r_5
 (13 5)  (409 405)  (409 405)  routing T_8_25.sp4_v_b_11 <X> T_8_25.sp4_h_r_5
 (12 6)  (408 406)  (408 406)  routing T_8_25.sp4_v_b_5 <X> T_8_25.sp4_h_l_40
 (8 8)  (404 408)  (404 408)  routing T_8_25.sp4_v_b_7 <X> T_8_25.sp4_h_r_7
 (9 8)  (405 408)  (405 408)  routing T_8_25.sp4_v_b_7 <X> T_8_25.sp4_h_r_7
 (5 10)  (401 410)  (401 410)  routing T_8_25.sp4_v_t_37 <X> T_8_25.sp4_h_l_43
 (4 11)  (400 411)  (400 411)  routing T_8_25.sp4_v_t_37 <X> T_8_25.sp4_h_l_43
 (6 11)  (402 411)  (402 411)  routing T_8_25.sp4_v_t_37 <X> T_8_25.sp4_h_l_43
 (3 12)  (399 412)  (399 412)  routing T_8_25.sp12_v_b_1 <X> T_8_25.sp12_h_r_1
 (5 12)  (401 412)  (401 412)  routing T_8_25.sp4_v_b_9 <X> T_8_25.sp4_h_r_9
 (12 12)  (408 412)  (408 412)  routing T_8_25.sp4_v_b_5 <X> T_8_25.sp4_h_r_11
 (3 13)  (399 413)  (399 413)  routing T_8_25.sp12_v_b_1 <X> T_8_25.sp12_h_r_1
 (6 13)  (402 413)  (402 413)  routing T_8_25.sp4_v_b_9 <X> T_8_25.sp4_h_r_9
 (11 13)  (407 413)  (407 413)  routing T_8_25.sp4_v_b_5 <X> T_8_25.sp4_h_r_11
 (13 13)  (409 413)  (409 413)  routing T_8_25.sp4_v_b_5 <X> T_8_25.sp4_h_r_11
 (12 14)  (408 414)  (408 414)  routing T_8_25.sp4_v_b_11 <X> T_8_25.sp4_h_l_46


LogicTile_9_25

 (14 0)  (452 400)  (452 400)  routing T_9_25.sp4_v_b_8 <X> T_9_25.lc_trk_g0_0
 (28 0)  (466 400)  (466 400)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 400)  (467 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 400)  (468 400)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (44 0)  (482 400)  (482 400)  LC_0 Logic Functioning bit
 (8 1)  (446 401)  (446 401)  routing T_9_25.sp4_h_r_1 <X> T_9_25.sp4_v_b_1
 (14 1)  (452 401)  (452 401)  routing T_9_25.sp4_v_b_8 <X> T_9_25.lc_trk_g0_0
 (16 1)  (454 401)  (454 401)  routing T_9_25.sp4_v_b_8 <X> T_9_25.lc_trk_g0_0
 (17 1)  (455 401)  (455 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (30 1)  (468 401)  (468 401)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 401)  (470 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (14 2)  (452 402)  (452 402)  routing T_9_25.sp4_v_t_1 <X> T_9_25.lc_trk_g0_4
 (27 2)  (465 402)  (465 402)  routing T_9_25.lc_trk_g1_1 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 402)  (467 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (35 2)  (473 402)  (473 402)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.input_2_1
 (44 2)  (482 402)  (482 402)  LC_1 Logic Functioning bit
 (14 3)  (452 403)  (452 403)  routing T_9_25.sp4_v_t_1 <X> T_9_25.lc_trk_g0_4
 (16 3)  (454 403)  (454 403)  routing T_9_25.sp4_v_t_1 <X> T_9_25.lc_trk_g0_4
 (17 3)  (455 403)  (455 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (32 3)  (470 403)  (470 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (471 403)  (471 403)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.input_2_1
 (34 3)  (472 403)  (472 403)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.input_2_1
 (35 3)  (473 403)  (473 403)  routing T_9_25.lc_trk_g3_6 <X> T_9_25.input_2_1
 (15 4)  (453 404)  (453 404)  routing T_9_25.sp4_h_r_9 <X> T_9_25.lc_trk_g1_1
 (16 4)  (454 404)  (454 404)  routing T_9_25.sp4_h_r_9 <X> T_9_25.lc_trk_g1_1
 (17 4)  (455 404)  (455 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (456 404)  (456 404)  routing T_9_25.sp4_h_r_9 <X> T_9_25.lc_trk_g1_1
 (28 4)  (466 404)  (466 404)  routing T_9_25.lc_trk_g2_3 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 404)  (467 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (35 4)  (473 404)  (473 404)  routing T_9_25.lc_trk_g0_4 <X> T_9_25.input_2_2
 (44 4)  (482 404)  (482 404)  LC_2 Logic Functioning bit
 (22 5)  (460 405)  (460 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 405)  (461 405)  routing T_9_25.sp4_v_b_18 <X> T_9_25.lc_trk_g1_2
 (24 5)  (462 405)  (462 405)  routing T_9_25.sp4_v_b_18 <X> T_9_25.lc_trk_g1_2
 (30 5)  (468 405)  (468 405)  routing T_9_25.lc_trk_g2_3 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 405)  (470 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (17 6)  (455 406)  (455 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (463 406)  (463 406)  routing T_9_25.sp4_v_b_6 <X> T_9_25.lc_trk_g1_6
 (27 6)  (465 406)  (465 406)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 406)  (466 406)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 406)  (467 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 406)  (468 406)  routing T_9_25.lc_trk_g3_5 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (44 6)  (482 406)  (482 406)  LC_3 Logic Functioning bit
 (22 7)  (460 407)  (460 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (461 407)  (461 407)  routing T_9_25.sp4_v_b_6 <X> T_9_25.lc_trk_g1_6
 (32 7)  (470 407)  (470 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (471 407)  (471 407)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.input_2_3
 (34 7)  (472 407)  (472 407)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.input_2_3
 (35 7)  (473 407)  (473 407)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.input_2_3
 (21 8)  (459 408)  (459 408)  routing T_9_25.sp4_h_r_43 <X> T_9_25.lc_trk_g2_3
 (22 8)  (460 408)  (460 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (461 408)  (461 408)  routing T_9_25.sp4_h_r_43 <X> T_9_25.lc_trk_g2_3
 (24 8)  (462 408)  (462 408)  routing T_9_25.sp4_h_r_43 <X> T_9_25.lc_trk_g2_3
 (25 8)  (463 408)  (463 408)  routing T_9_25.sp4_v_b_26 <X> T_9_25.lc_trk_g2_2
 (27 8)  (465 408)  (465 408)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 408)  (466 408)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 408)  (467 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (44 8)  (482 408)  (482 408)  LC_4 Logic Functioning bit
 (21 9)  (459 409)  (459 409)  routing T_9_25.sp4_h_r_43 <X> T_9_25.lc_trk_g2_3
 (22 9)  (460 409)  (460 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (461 409)  (461 409)  routing T_9_25.sp4_v_b_26 <X> T_9_25.lc_trk_g2_2
 (32 9)  (470 409)  (470 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (471 409)  (471 409)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.input_2_4
 (34 9)  (472 409)  (472 409)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.input_2_4
 (10 10)  (448 410)  (448 410)  routing T_9_25.sp4_v_b_2 <X> T_9_25.sp4_h_l_42
 (21 10)  (459 410)  (459 410)  routing T_9_25.sp4_h_r_39 <X> T_9_25.lc_trk_g2_7
 (22 10)  (460 410)  (460 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (461 410)  (461 410)  routing T_9_25.sp4_h_r_39 <X> T_9_25.lc_trk_g2_7
 (24 10)  (462 410)  (462 410)  routing T_9_25.sp4_h_r_39 <X> T_9_25.lc_trk_g2_7
 (28 10)  (466 410)  (466 410)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 410)  (467 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (44 10)  (482 410)  (482 410)  LC_5 Logic Functioning bit
 (4 11)  (442 411)  (442 411)  routing T_9_25.sp4_h_r_10 <X> T_9_25.sp4_h_l_43
 (6 11)  (444 411)  (444 411)  routing T_9_25.sp4_h_r_10 <X> T_9_25.sp4_h_l_43
 (30 11)  (468 411)  (468 411)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 411)  (470 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (472 411)  (472 411)  routing T_9_25.lc_trk_g1_2 <X> T_9_25.input_2_5
 (35 11)  (473 411)  (473 411)  routing T_9_25.lc_trk_g1_2 <X> T_9_25.input_2_5
 (14 12)  (452 412)  (452 412)  routing T_9_25.sp4_v_b_24 <X> T_9_25.lc_trk_g3_0
 (17 12)  (455 412)  (455 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (465 412)  (465 412)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 412)  (466 412)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 412)  (467 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 412)  (468 412)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_6/in_1
 (35 12)  (473 412)  (473 412)  routing T_9_25.lc_trk_g1_5 <X> T_9_25.input_2_6
 (44 12)  (482 412)  (482 412)  LC_6 Logic Functioning bit
 (6 13)  (444 413)  (444 413)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_h_r_9
 (16 13)  (454 413)  (454 413)  routing T_9_25.sp4_v_b_24 <X> T_9_25.lc_trk_g3_0
 (17 13)  (455 413)  (455 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (460 413)  (460 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (461 413)  (461 413)  routing T_9_25.sp12_v_b_18 <X> T_9_25.lc_trk_g3_2
 (25 13)  (463 413)  (463 413)  routing T_9_25.sp12_v_b_18 <X> T_9_25.lc_trk_g3_2
 (32 13)  (470 413)  (470 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (472 413)  (472 413)  routing T_9_25.lc_trk_g1_5 <X> T_9_25.input_2_6
 (14 14)  (452 414)  (452 414)  routing T_9_25.sp4_v_t_17 <X> T_9_25.lc_trk_g3_4
 (15 14)  (453 414)  (453 414)  routing T_9_25.sp4_h_r_45 <X> T_9_25.lc_trk_g3_5
 (16 14)  (454 414)  (454 414)  routing T_9_25.sp4_h_r_45 <X> T_9_25.lc_trk_g3_5
 (17 14)  (455 414)  (455 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (456 414)  (456 414)  routing T_9_25.sp4_h_r_45 <X> T_9_25.lc_trk_g3_5
 (22 14)  (460 414)  (460 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (465 414)  (465 414)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 414)  (466 414)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 414)  (467 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 414)  (468 414)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (35 14)  (473 414)  (473 414)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.input_2_7
 (44 14)  (482 414)  (482 414)  LC_7 Logic Functioning bit
 (16 15)  (454 415)  (454 415)  routing T_9_25.sp4_v_t_17 <X> T_9_25.lc_trk_g3_4
 (17 15)  (455 415)  (455 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (456 415)  (456 415)  routing T_9_25.sp4_h_r_45 <X> T_9_25.lc_trk_g3_5
 (22 15)  (460 415)  (460 415)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (461 415)  (461 415)  routing T_9_25.sp12_v_b_14 <X> T_9_25.lc_trk_g3_6
 (30 15)  (468 415)  (468 415)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 415)  (470 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (472 415)  (472 415)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.input_2_7
 (35 15)  (473 415)  (473 415)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.input_2_7


LogicTile_10_25

 (11 0)  (503 400)  (503 400)  routing T_10_25.sp4_h_r_9 <X> T_10_25.sp4_v_b_2
 (8 1)  (500 401)  (500 401)  routing T_10_25.sp4_h_l_42 <X> T_10_25.sp4_v_b_1
 (9 1)  (501 401)  (501 401)  routing T_10_25.sp4_h_l_42 <X> T_10_25.sp4_v_b_1
 (10 1)  (502 401)  (502 401)  routing T_10_25.sp4_h_l_42 <X> T_10_25.sp4_v_b_1
 (2 2)  (494 402)  (494 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (506 402)  (506 402)  routing T_10_25.sp4_v_t_1 <X> T_10_25.lc_trk_g0_4
 (15 2)  (507 402)  (507 402)  routing T_10_25.sp12_h_r_5 <X> T_10_25.lc_trk_g0_5
 (17 2)  (509 402)  (509 402)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (510 402)  (510 402)  routing T_10_25.sp12_h_r_5 <X> T_10_25.lc_trk_g0_5
 (29 2)  (521 402)  (521 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 402)  (522 402)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 402)  (523 402)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 402)  (524 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 402)  (525 402)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 402)  (526 402)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 402)  (529 402)  LC_1 Logic Functioning bit
 (39 2)  (531 402)  (531 402)  LC_1 Logic Functioning bit
 (45 2)  (537 402)  (537 402)  LC_1 Logic Functioning bit
 (47 2)  (539 402)  (539 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (492 403)  (492 403)  routing T_10_25.lc_trk_g1_1 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 3)  (494 403)  (494 403)  routing T_10_25.lc_trk_g1_1 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (14 3)  (506 403)  (506 403)  routing T_10_25.sp4_v_t_1 <X> T_10_25.lc_trk_g0_4
 (16 3)  (508 403)  (508 403)  routing T_10_25.sp4_v_t_1 <X> T_10_25.lc_trk_g0_4
 (17 3)  (509 403)  (509 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (510 403)  (510 403)  routing T_10_25.sp12_h_r_5 <X> T_10_25.lc_trk_g0_5
 (37 3)  (529 403)  (529 403)  LC_1 Logic Functioning bit
 (39 3)  (531 403)  (531 403)  LC_1 Logic Functioning bit
 (45 3)  (537 403)  (537 403)  LC_1 Logic Functioning bit
 (48 3)  (540 403)  (540 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (492 404)  (492 404)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_7/cen
 (1 4)  (493 404)  (493 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (509 404)  (509 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (35 4)  (527 404)  (527 404)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.input_2_2
 (38 4)  (530 404)  (530 404)  LC_2 Logic Functioning bit
 (41 4)  (533 404)  (533 404)  LC_2 Logic Functioning bit
 (45 4)  (537 404)  (537 404)  LC_2 Logic Functioning bit
 (0 5)  (492 405)  (492 405)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_7/cen
 (1 5)  (493 405)  (493 405)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_7/cen
 (27 5)  (519 405)  (519 405)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 405)  (520 405)  routing T_10_25.lc_trk_g3_1 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 405)  (521 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 405)  (524 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (531 405)  (531 405)  LC_2 Logic Functioning bit
 (40 5)  (532 405)  (532 405)  LC_2 Logic Functioning bit
 (45 5)  (537 405)  (537 405)  LC_2 Logic Functioning bit
 (47 5)  (539 405)  (539 405)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (540 405)  (540 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (13 6)  (505 406)  (505 406)  routing T_10_25.sp4_h_r_5 <X> T_10_25.sp4_v_t_40
 (17 6)  (509 406)  (509 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 406)  (510 406)  routing T_10_25.wire_logic_cluster/lc_5/out <X> T_10_25.lc_trk_g1_5
 (29 6)  (521 406)  (521 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 406)  (522 406)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 406)  (523 406)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 406)  (524 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 406)  (525 406)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 406)  (526 406)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 406)  (529 406)  LC_3 Logic Functioning bit
 (39 6)  (531 406)  (531 406)  LC_3 Logic Functioning bit
 (45 6)  (537 406)  (537 406)  LC_3 Logic Functioning bit
 (12 7)  (504 407)  (504 407)  routing T_10_25.sp4_h_r_5 <X> T_10_25.sp4_v_t_40
 (31 7)  (523 407)  (523 407)  routing T_10_25.lc_trk_g3_7 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 407)  (529 407)  LC_3 Logic Functioning bit
 (39 7)  (531 407)  (531 407)  LC_3 Logic Functioning bit
 (45 7)  (537 407)  (537 407)  LC_3 Logic Functioning bit
 (47 7)  (539 407)  (539 407)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (540 407)  (540 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (506 408)  (506 408)  routing T_10_25.rgt_op_0 <X> T_10_25.lc_trk_g2_0
 (15 8)  (507 408)  (507 408)  routing T_10_25.rgt_op_1 <X> T_10_25.lc_trk_g2_1
 (17 8)  (509 408)  (509 408)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 408)  (510 408)  routing T_10_25.rgt_op_1 <X> T_10_25.lc_trk_g2_1
 (21 8)  (513 408)  (513 408)  routing T_10_25.sp4_h_r_35 <X> T_10_25.lc_trk_g2_3
 (22 8)  (514 408)  (514 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (515 408)  (515 408)  routing T_10_25.sp4_h_r_35 <X> T_10_25.lc_trk_g2_3
 (24 8)  (516 408)  (516 408)  routing T_10_25.sp4_h_r_35 <X> T_10_25.lc_trk_g2_3
 (26 8)  (518 408)  (518 408)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_4/in_0
 (32 8)  (524 408)  (524 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 408)  (525 408)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 408)  (529 408)  LC_4 Logic Functioning bit
 (39 8)  (531 408)  (531 408)  LC_4 Logic Functioning bit
 (45 8)  (537 408)  (537 408)  LC_4 Logic Functioning bit
 (51 8)  (543 408)  (543 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (507 409)  (507 409)  routing T_10_25.rgt_op_0 <X> T_10_25.lc_trk_g2_0
 (17 9)  (509 409)  (509 409)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 9)  (521 409)  (521 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 409)  (523 409)  routing T_10_25.lc_trk_g2_3 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 409)  (528 409)  LC_4 Logic Functioning bit
 (38 9)  (530 409)  (530 409)  LC_4 Logic Functioning bit
 (45 9)  (537 409)  (537 409)  LC_4 Logic Functioning bit
 (47 9)  (539 409)  (539 409)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (540 409)  (540 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (513 410)  (513 410)  routing T_10_25.wire_logic_cluster/lc_7/out <X> T_10_25.lc_trk_g2_7
 (22 10)  (514 410)  (514 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (521 410)  (521 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 410)  (522 410)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 410)  (523 410)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 410)  (524 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 410)  (525 410)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 410)  (529 410)  LC_5 Logic Functioning bit
 (39 10)  (531 410)  (531 410)  LC_5 Logic Functioning bit
 (45 10)  (537 410)  (537 410)  LC_5 Logic Functioning bit
 (46 10)  (538 410)  (538 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (509 411)  (509 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (37 11)  (529 411)  (529 411)  LC_5 Logic Functioning bit
 (39 11)  (531 411)  (531 411)  LC_5 Logic Functioning bit
 (45 11)  (537 411)  (537 411)  LC_5 Logic Functioning bit
 (48 11)  (540 411)  (540 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (507 412)  (507 412)  routing T_10_25.sp4_h_r_33 <X> T_10_25.lc_trk_g3_1
 (16 12)  (508 412)  (508 412)  routing T_10_25.sp4_h_r_33 <X> T_10_25.lc_trk_g3_1
 (17 12)  (509 412)  (509 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 412)  (510 412)  routing T_10_25.sp4_h_r_33 <X> T_10_25.lc_trk_g3_1
 (22 12)  (514 412)  (514 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (515 412)  (515 412)  routing T_10_25.sp4_h_r_27 <X> T_10_25.lc_trk_g3_3
 (24 12)  (516 412)  (516 412)  routing T_10_25.sp4_h_r_27 <X> T_10_25.lc_trk_g3_3
 (28 12)  (520 412)  (520 412)  routing T_10_25.lc_trk_g2_1 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 412)  (521 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 412)  (523 412)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 412)  (524 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 412)  (525 412)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 412)  (527 412)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.input_2_6
 (40 12)  (532 412)  (532 412)  LC_6 Logic Functioning bit
 (21 13)  (513 413)  (513 413)  routing T_10_25.sp4_h_r_27 <X> T_10_25.lc_trk_g3_3
 (28 13)  (520 413)  (520 413)  routing T_10_25.lc_trk_g2_0 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 413)  (521 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 413)  (523 413)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 413)  (524 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (526 413)  (526 413)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.input_2_6
 (46 13)  (538 413)  (538 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (492 414)  (492 414)  routing T_10_25.glb_netwk_6 <X> T_10_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 414)  (493 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 414)  (507 414)  routing T_10_25.sp4_h_l_16 <X> T_10_25.lc_trk_g3_5
 (16 14)  (508 414)  (508 414)  routing T_10_25.sp4_h_l_16 <X> T_10_25.lc_trk_g3_5
 (17 14)  (509 414)  (509 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (514 414)  (514 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (515 414)  (515 414)  routing T_10_25.sp4_h_r_31 <X> T_10_25.lc_trk_g3_7
 (24 14)  (516 414)  (516 414)  routing T_10_25.sp4_h_r_31 <X> T_10_25.lc_trk_g3_7
 (26 14)  (518 414)  (518 414)  routing T_10_25.lc_trk_g0_5 <X> T_10_25.wire_logic_cluster/lc_7/in_0
 (31 14)  (523 414)  (523 414)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 414)  (524 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (533 414)  (533 414)  LC_7 Logic Functioning bit
 (43 14)  (535 414)  (535 414)  LC_7 Logic Functioning bit
 (45 14)  (537 414)  (537 414)  LC_7 Logic Functioning bit
 (0 15)  (492 415)  (492 415)  routing T_10_25.glb_netwk_6 <X> T_10_25.wire_logic_cluster/lc_7/s_r
 (4 15)  (496 415)  (496 415)  routing T_10_25.sp4_v_b_4 <X> T_10_25.sp4_h_l_44
 (7 15)  (499 415)  (499 415)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (510 415)  (510 415)  routing T_10_25.sp4_h_l_16 <X> T_10_25.lc_trk_g3_5
 (21 15)  (513 415)  (513 415)  routing T_10_25.sp4_h_r_31 <X> T_10_25.lc_trk_g3_7
 (29 15)  (521 415)  (521 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (40 15)  (532 415)  (532 415)  LC_7 Logic Functioning bit
 (42 15)  (534 415)  (534 415)  LC_7 Logic Functioning bit
 (45 15)  (537 415)  (537 415)  LC_7 Logic Functioning bit
 (47 15)  (539 415)  (539 415)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (52 15)  (544 415)  (544 415)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_11_25

 (14 0)  (560 400)  (560 400)  routing T_11_25.sp4_v_b_8 <X> T_11_25.lc_trk_g0_0
 (32 0)  (578 400)  (578 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 400)  (579 400)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 400)  (580 400)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 400)  (583 400)  LC_0 Logic Functioning bit
 (39 0)  (585 400)  (585 400)  LC_0 Logic Functioning bit
 (45 0)  (591 400)  (591 400)  LC_0 Logic Functioning bit
 (47 0)  (593 400)  (593 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (560 401)  (560 401)  routing T_11_25.sp4_v_b_8 <X> T_11_25.lc_trk_g0_0
 (16 1)  (562 401)  (562 401)  routing T_11_25.sp4_v_b_8 <X> T_11_25.lc_trk_g0_0
 (17 1)  (563 401)  (563 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (28 1)  (574 401)  (574 401)  routing T_11_25.lc_trk_g2_0 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 401)  (575 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 401)  (577 401)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 401)  (582 401)  LC_0 Logic Functioning bit
 (38 1)  (584 401)  (584 401)  LC_0 Logic Functioning bit
 (45 1)  (591 401)  (591 401)  LC_0 Logic Functioning bit
 (48 1)  (594 401)  (594 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (548 402)  (548 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (28 2)  (574 402)  (574 402)  routing T_11_25.lc_trk_g2_0 <X> T_11_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 402)  (575 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 402)  (577 402)  routing T_11_25.lc_trk_g2_4 <X> T_11_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 402)  (578 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 402)  (579 402)  routing T_11_25.lc_trk_g2_4 <X> T_11_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 402)  (583 402)  LC_1 Logic Functioning bit
 (39 2)  (585 402)  (585 402)  LC_1 Logic Functioning bit
 (45 2)  (591 402)  (591 402)  LC_1 Logic Functioning bit
 (2 3)  (548 403)  (548 403)  routing T_11_25.lc_trk_g0_0 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (37 3)  (583 403)  (583 403)  LC_1 Logic Functioning bit
 (39 3)  (585 403)  (585 403)  LC_1 Logic Functioning bit
 (45 3)  (591 403)  (591 403)  LC_1 Logic Functioning bit
 (47 3)  (593 403)  (593 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (597 403)  (597 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (546 404)  (546 404)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.wire_logic_cluster/lc_7/cen
 (1 4)  (547 404)  (547 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (547 405)  (547 405)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.wire_logic_cluster/lc_7/cen
 (15 9)  (561 409)  (561 409)  routing T_11_25.tnr_op_0 <X> T_11_25.lc_trk_g2_0
 (17 9)  (563 409)  (563 409)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (568 409)  (568 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (17 11)  (563 411)  (563 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 13)  (568 413)  (568 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (546 414)  (546 414)  routing T_11_25.glb_netwk_6 <X> T_11_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 414)  (547 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 415)  (546 415)  routing T_11_25.glb_netwk_6 <X> T_11_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (553 415)  (553 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_25

 (4 7)  (604 407)  (604 407)  routing T_12_25.sp4_v_b_10 <X> T_12_25.sp4_h_l_38
 (7 15)  (607 415)  (607 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_25



LogicTile_14_25

 (15 0)  (723 400)  (723 400)  routing T_14_25.sp4_h_r_9 <X> T_14_25.lc_trk_g0_1
 (16 0)  (724 400)  (724 400)  routing T_14_25.sp4_h_r_9 <X> T_14_25.lc_trk_g0_1
 (17 0)  (725 400)  (725 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (726 400)  (726 400)  routing T_14_25.sp4_h_r_9 <X> T_14_25.lc_trk_g0_1
 (21 0)  (729 400)  (729 400)  routing T_14_25.bnr_op_3 <X> T_14_25.lc_trk_g0_3
 (22 0)  (730 400)  (730 400)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (734 400)  (734 400)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 400)  (735 400)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 400)  (736 400)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 400)  (737 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 400)  (738 400)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 400)  (740 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 400)  (741 400)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 400)  (742 400)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (43 0)  (751 400)  (751 400)  LC_0 Logic Functioning bit
 (21 1)  (729 401)  (729 401)  routing T_14_25.bnr_op_3 <X> T_14_25.lc_trk_g0_3
 (26 1)  (734 401)  (734 401)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 401)  (736 401)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 401)  (737 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 401)  (739 401)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 401)  (740 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 401)  (741 401)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.input_2_0
 (34 1)  (742 401)  (742 401)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.input_2_0
 (25 2)  (733 402)  (733 402)  routing T_14_25.sp4_h_r_14 <X> T_14_25.lc_trk_g0_6
 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 402)  (738 402)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 402)  (739 402)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 402)  (742 402)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (43 2)  (751 402)  (751 402)  LC_1 Logic Functioning bit
 (15 3)  (723 403)  (723 403)  routing T_14_25.bot_op_4 <X> T_14_25.lc_trk_g0_4
 (17 3)  (725 403)  (725 403)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (730 403)  (730 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 403)  (731 403)  routing T_14_25.sp4_h_r_14 <X> T_14_25.lc_trk_g0_6
 (24 3)  (732 403)  (732 403)  routing T_14_25.sp4_h_r_14 <X> T_14_25.lc_trk_g0_6
 (26 3)  (734 403)  (734 403)  routing T_14_25.lc_trk_g0_3 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 403)  (737 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 403)  (738 403)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 403)  (739 403)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 403)  (740 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (12 4)  (720 404)  (720 404)  routing T_14_25.sp4_v_b_5 <X> T_14_25.sp4_h_r_5
 (14 4)  (722 404)  (722 404)  routing T_14_25.sp4_v_b_8 <X> T_14_25.lc_trk_g1_0
 (17 4)  (725 404)  (725 404)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (726 404)  (726 404)  routing T_14_25.bnr_op_1 <X> T_14_25.lc_trk_g1_1
 (26 4)  (734 404)  (734 404)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 404)  (735 404)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 404)  (736 404)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 404)  (737 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 404)  (738 404)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 404)  (740 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 404)  (741 404)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 404)  (742 404)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 404)  (743 404)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.input_2_2
 (36 4)  (744 404)  (744 404)  LC_2 Logic Functioning bit
 (43 4)  (751 404)  (751 404)  LC_2 Logic Functioning bit
 (11 5)  (719 405)  (719 405)  routing T_14_25.sp4_v_b_5 <X> T_14_25.sp4_h_r_5
 (14 5)  (722 405)  (722 405)  routing T_14_25.sp4_v_b_8 <X> T_14_25.lc_trk_g1_0
 (16 5)  (724 405)  (724 405)  routing T_14_25.sp4_v_b_8 <X> T_14_25.lc_trk_g1_0
 (17 5)  (725 405)  (725 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (726 405)  (726 405)  routing T_14_25.bnr_op_1 <X> T_14_25.lc_trk_g1_1
 (26 5)  (734 405)  (734 405)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 405)  (735 405)  routing T_14_25.lc_trk_g1_7 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 405)  (737 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 405)  (739 405)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 405)  (740 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (743 405)  (743 405)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.input_2_2
 (37 5)  (745 405)  (745 405)  LC_2 Logic Functioning bit
 (12 6)  (720 406)  (720 406)  routing T_14_25.sp4_v_b_5 <X> T_14_25.sp4_h_l_40
 (14 6)  (722 406)  (722 406)  routing T_14_25.wire_logic_cluster/lc_4/out <X> T_14_25.lc_trk_g1_4
 (21 6)  (729 406)  (729 406)  routing T_14_25.sp4_h_l_10 <X> T_14_25.lc_trk_g1_7
 (22 6)  (730 406)  (730 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 406)  (731 406)  routing T_14_25.sp4_h_l_10 <X> T_14_25.lc_trk_g1_7
 (24 6)  (732 406)  (732 406)  routing T_14_25.sp4_h_l_10 <X> T_14_25.lc_trk_g1_7
 (25 6)  (733 406)  (733 406)  routing T_14_25.bnr_op_6 <X> T_14_25.lc_trk_g1_6
 (26 6)  (734 406)  (734 406)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 406)  (735 406)  routing T_14_25.lc_trk_g3_5 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 406)  (736 406)  routing T_14_25.lc_trk_g3_5 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 406)  (737 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 406)  (738 406)  routing T_14_25.lc_trk_g3_5 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 406)  (739 406)  routing T_14_25.lc_trk_g0_4 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 406)  (740 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 406)  (744 406)  LC_3 Logic Functioning bit
 (38 6)  (746 406)  (746 406)  LC_3 Logic Functioning bit
 (41 6)  (749 406)  (749 406)  LC_3 Logic Functioning bit
 (43 6)  (751 406)  (751 406)  LC_3 Logic Functioning bit
 (50 6)  (758 406)  (758 406)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (761 406)  (761 406)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (725 407)  (725 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (729 407)  (729 407)  routing T_14_25.sp4_h_l_10 <X> T_14_25.lc_trk_g1_7
 (22 7)  (730 407)  (730 407)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 407)  (733 407)  routing T_14_25.bnr_op_6 <X> T_14_25.lc_trk_g1_6
 (27 7)  (735 407)  (735 407)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 407)  (737 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 407)  (744 407)  LC_3 Logic Functioning bit
 (38 7)  (746 407)  (746 407)  LC_3 Logic Functioning bit
 (41 7)  (749 407)  (749 407)  LC_3 Logic Functioning bit
 (42 7)  (750 407)  (750 407)  LC_3 Logic Functioning bit
 (43 7)  (751 407)  (751 407)  LC_3 Logic Functioning bit
 (25 8)  (733 408)  (733 408)  routing T_14_25.rgt_op_2 <X> T_14_25.lc_trk_g2_2
 (27 8)  (735 408)  (735 408)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 408)  (736 408)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 408)  (737 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 408)  (739 408)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 408)  (740 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 408)  (742 408)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 408)  (749 408)  LC_4 Logic Functioning bit
 (43 8)  (751 408)  (751 408)  LC_4 Logic Functioning bit
 (22 9)  (730 409)  (730 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 409)  (732 409)  routing T_14_25.rgt_op_2 <X> T_14_25.lc_trk_g2_2
 (27 9)  (735 409)  (735 409)  routing T_14_25.lc_trk_g1_1 <X> T_14_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 409)  (737 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 409)  (738 409)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 409)  (739 409)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 409)  (745 409)  LC_4 Logic Functioning bit
 (39 9)  (747 409)  (747 409)  LC_4 Logic Functioning bit
 (40 9)  (748 409)  (748 409)  LC_4 Logic Functioning bit
 (42 9)  (750 409)  (750 409)  LC_4 Logic Functioning bit
 (28 10)  (736 410)  (736 410)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 410)  (737 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 410)  (740 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 410)  (742 410)  routing T_14_25.lc_trk_g1_1 <X> T_14_25.wire_logic_cluster/lc_5/in_3
 (39 10)  (747 410)  (747 410)  LC_5 Logic Functioning bit
 (40 10)  (748 410)  (748 410)  LC_5 Logic Functioning bit
 (42 10)  (750 410)  (750 410)  LC_5 Logic Functioning bit
 (22 11)  (730 411)  (730 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (734 411)  (734 411)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 411)  (735 411)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 411)  (736 411)  routing T_14_25.lc_trk_g3_2 <X> T_14_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 411)  (737 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 411)  (738 411)  routing T_14_25.lc_trk_g2_2 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 411)  (740 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (742 411)  (742 411)  routing T_14_25.lc_trk_g1_0 <X> T_14_25.input_2_5
 (8 12)  (716 412)  (716 412)  routing T_14_25.sp4_v_b_10 <X> T_14_25.sp4_h_r_10
 (9 12)  (717 412)  (717 412)  routing T_14_25.sp4_v_b_10 <X> T_14_25.sp4_h_r_10
 (17 12)  (725 412)  (725 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 412)  (726 412)  routing T_14_25.wire_logic_cluster/lc_1/out <X> T_14_25.lc_trk_g3_1
 (22 13)  (730 413)  (730 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (17 14)  (725 414)  (725 414)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 414)  (726 414)  routing T_14_25.wire_logic_cluster/lc_5/out <X> T_14_25.lc_trk_g3_5
 (6 15)  (714 415)  (714 415)  routing T_14_25.sp4_h_r_9 <X> T_14_25.sp4_h_l_44
 (17 15)  (725 415)  (725 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_15_25

 (14 0)  (776 400)  (776 400)  routing T_15_25.sp4_h_l_5 <X> T_15_25.lc_trk_g0_0
 (17 0)  (779 400)  (779 400)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (780 400)  (780 400)  routing T_15_25.bnr_op_1 <X> T_15_25.lc_trk_g0_1
 (21 0)  (783 400)  (783 400)  routing T_15_25.bnr_op_3 <X> T_15_25.lc_trk_g0_3
 (22 0)  (784 400)  (784 400)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (14 1)  (776 401)  (776 401)  routing T_15_25.sp4_h_l_5 <X> T_15_25.lc_trk_g0_0
 (15 1)  (777 401)  (777 401)  routing T_15_25.sp4_h_l_5 <X> T_15_25.lc_trk_g0_0
 (16 1)  (778 401)  (778 401)  routing T_15_25.sp4_h_l_5 <X> T_15_25.lc_trk_g0_0
 (17 1)  (779 401)  (779 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (780 401)  (780 401)  routing T_15_25.bnr_op_1 <X> T_15_25.lc_trk_g0_1
 (21 1)  (783 401)  (783 401)  routing T_15_25.bnr_op_3 <X> T_15_25.lc_trk_g0_3
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (16 2)  (778 402)  (778 402)  routing T_15_25.sp4_v_b_5 <X> T_15_25.lc_trk_g0_5
 (17 2)  (779 402)  (779 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (780 402)  (780 402)  routing T_15_25.sp4_v_b_5 <X> T_15_25.lc_trk_g0_5
 (25 2)  (787 402)  (787 402)  routing T_15_25.sp4_v_t_3 <X> T_15_25.lc_trk_g0_6
 (32 2)  (794 402)  (794 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 402)  (795 402)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 402)  (796 402)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 402)  (797 402)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.input_2_1
 (36 2)  (798 402)  (798 402)  LC_1 Logic Functioning bit
 (37 2)  (799 402)  (799 402)  LC_1 Logic Functioning bit
 (38 2)  (800 402)  (800 402)  LC_1 Logic Functioning bit
 (42 2)  (804 402)  (804 402)  LC_1 Logic Functioning bit
 (2 3)  (764 403)  (764 403)  routing T_15_25.lc_trk_g0_0 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (22 3)  (784 403)  (784 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 403)  (785 403)  routing T_15_25.sp4_v_t_3 <X> T_15_25.lc_trk_g0_6
 (25 3)  (787 403)  (787 403)  routing T_15_25.sp4_v_t_3 <X> T_15_25.lc_trk_g0_6
 (26 3)  (788 403)  (788 403)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 403)  (789 403)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 403)  (790 403)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 403)  (791 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 403)  (794 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (796 403)  (796 403)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.input_2_1
 (36 3)  (798 403)  (798 403)  LC_1 Logic Functioning bit
 (37 3)  (799 403)  (799 403)  LC_1 Logic Functioning bit
 (39 3)  (801 403)  (801 403)  LC_1 Logic Functioning bit
 (43 3)  (805 403)  (805 403)  LC_1 Logic Functioning bit
 (16 4)  (778 404)  (778 404)  routing T_15_25.sp4_v_b_9 <X> T_15_25.lc_trk_g1_1
 (17 4)  (779 404)  (779 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (780 404)  (780 404)  routing T_15_25.sp4_v_b_9 <X> T_15_25.lc_trk_g1_1
 (22 4)  (784 404)  (784 404)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 404)  (786 404)  routing T_15_25.bot_op_3 <X> T_15_25.lc_trk_g1_3
 (29 4)  (791 404)  (791 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 404)  (792 404)  routing T_15_25.lc_trk_g0_5 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 404)  (794 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 404)  (796 404)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 404)  (802 404)  LC_2 Logic Functioning bit
 (45 4)  (807 404)  (807 404)  LC_2 Logic Functioning bit
 (50 4)  (812 404)  (812 404)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (780 405)  (780 405)  routing T_15_25.sp4_v_b_9 <X> T_15_25.lc_trk_g1_1
 (22 5)  (784 405)  (784 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (785 405)  (785 405)  routing T_15_25.sp4_v_b_18 <X> T_15_25.lc_trk_g1_2
 (24 5)  (786 405)  (786 405)  routing T_15_25.sp4_v_b_18 <X> T_15_25.lc_trk_g1_2
 (27 5)  (789 405)  (789 405)  routing T_15_25.lc_trk_g1_1 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 405)  (791 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 405)  (793 405)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 405)  (798 405)  LC_2 Logic Functioning bit
 (38 5)  (800 405)  (800 405)  LC_2 Logic Functioning bit
 (41 5)  (803 405)  (803 405)  LC_2 Logic Functioning bit
 (48 5)  (810 405)  (810 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (813 405)  (813 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (814 405)  (814 405)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (776 406)  (776 406)  routing T_15_25.sp4_h_l_9 <X> T_15_25.lc_trk_g1_4
 (17 6)  (779 406)  (779 406)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (780 406)  (780 406)  routing T_15_25.bnr_op_5 <X> T_15_25.lc_trk_g1_5
 (14 7)  (776 407)  (776 407)  routing T_15_25.sp4_h_l_9 <X> T_15_25.lc_trk_g1_4
 (15 7)  (777 407)  (777 407)  routing T_15_25.sp4_h_l_9 <X> T_15_25.lc_trk_g1_4
 (16 7)  (778 407)  (778 407)  routing T_15_25.sp4_h_l_9 <X> T_15_25.lc_trk_g1_4
 (17 7)  (779 407)  (779 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (780 407)  (780 407)  routing T_15_25.bnr_op_5 <X> T_15_25.lc_trk_g1_5
 (14 8)  (776 408)  (776 408)  routing T_15_25.bnl_op_0 <X> T_15_25.lc_trk_g2_0
 (29 8)  (791 408)  (791 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 408)  (794 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 408)  (797 408)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.input_2_4
 (37 8)  (799 408)  (799 408)  LC_4 Logic Functioning bit
 (38 8)  (800 408)  (800 408)  LC_4 Logic Functioning bit
 (39 8)  (801 408)  (801 408)  LC_4 Logic Functioning bit
 (40 8)  (802 408)  (802 408)  LC_4 Logic Functioning bit
 (41 8)  (803 408)  (803 408)  LC_4 Logic Functioning bit
 (42 8)  (804 408)  (804 408)  LC_4 Logic Functioning bit
 (43 8)  (805 408)  (805 408)  LC_4 Logic Functioning bit
 (14 9)  (776 409)  (776 409)  routing T_15_25.bnl_op_0 <X> T_15_25.lc_trk_g2_0
 (17 9)  (779 409)  (779 409)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (28 9)  (790 409)  (790 409)  routing T_15_25.lc_trk_g2_0 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 409)  (791 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 409)  (793 409)  routing T_15_25.lc_trk_g0_3 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 409)  (794 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (795 409)  (795 409)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.input_2_4
 (34 9)  (796 409)  (796 409)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.input_2_4
 (36 9)  (798 409)  (798 409)  LC_4 Logic Functioning bit
 (37 9)  (799 409)  (799 409)  LC_4 Logic Functioning bit
 (38 9)  (800 409)  (800 409)  LC_4 Logic Functioning bit
 (39 9)  (801 409)  (801 409)  LC_4 Logic Functioning bit
 (40 9)  (802 409)  (802 409)  LC_4 Logic Functioning bit
 (41 9)  (803 409)  (803 409)  LC_4 Logic Functioning bit
 (42 9)  (804 409)  (804 409)  LC_4 Logic Functioning bit
 (43 9)  (805 409)  (805 409)  LC_4 Logic Functioning bit
 (14 10)  (776 410)  (776 410)  routing T_15_25.rgt_op_4 <X> T_15_25.lc_trk_g2_4
 (28 10)  (790 410)  (790 410)  routing T_15_25.lc_trk_g2_4 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 410)  (791 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 410)  (792 410)  routing T_15_25.lc_trk_g2_4 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 410)  (794 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 410)  (795 410)  routing T_15_25.lc_trk_g2_0 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 410)  (797 410)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_5
 (38 10)  (800 410)  (800 410)  LC_5 Logic Functioning bit
 (15 11)  (777 411)  (777 411)  routing T_15_25.rgt_op_4 <X> T_15_25.lc_trk_g2_4
 (17 11)  (779 411)  (779 411)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (29 11)  (791 411)  (791 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 411)  (794 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (795 411)  (795 411)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_5
 (34 11)  (796 411)  (796 411)  routing T_15_25.lc_trk_g3_4 <X> T_15_25.input_2_5
 (17 12)  (779 412)  (779 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (787 412)  (787 412)  routing T_15_25.wire_logic_cluster/lc_2/out <X> T_15_25.lc_trk_g3_2
 (26 12)  (788 412)  (788 412)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 412)  (789 412)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 412)  (790 412)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 412)  (791 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 412)  (794 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 412)  (796 412)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 412)  (798 412)  LC_6 Logic Functioning bit
 (38 12)  (800 412)  (800 412)  LC_6 Logic Functioning bit
 (40 12)  (802 412)  (802 412)  LC_6 Logic Functioning bit
 (42 12)  (804 412)  (804 412)  LC_6 Logic Functioning bit
 (43 12)  (805 412)  (805 412)  LC_6 Logic Functioning bit
 (50 12)  (812 412)  (812 412)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (784 413)  (784 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (789 413)  (789 413)  routing T_15_25.lc_trk_g1_5 <X> T_15_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 413)  (791 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 413)  (792 413)  routing T_15_25.lc_trk_g3_2 <X> T_15_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 413)  (793 413)  routing T_15_25.lc_trk_g1_2 <X> T_15_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 413)  (799 413)  LC_6 Logic Functioning bit
 (39 13)  (801 413)  (801 413)  LC_6 Logic Functioning bit
 (40 13)  (802 413)  (802 413)  LC_6 Logic Functioning bit
 (42 13)  (804 413)  (804 413)  LC_6 Logic Functioning bit
 (43 13)  (805 413)  (805 413)  LC_6 Logic Functioning bit
 (15 14)  (777 414)  (777 414)  routing T_15_25.sp4_h_l_16 <X> T_15_25.lc_trk_g3_5
 (16 14)  (778 414)  (778 414)  routing T_15_25.sp4_h_l_16 <X> T_15_25.lc_trk_g3_5
 (17 14)  (779 414)  (779 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (788 414)  (788 414)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 414)  (789 414)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 414)  (791 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 414)  (793 414)  routing T_15_25.lc_trk_g0_6 <X> T_15_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 414)  (794 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (799 414)  (799 414)  LC_7 Logic Functioning bit
 (39 14)  (801 414)  (801 414)  LC_7 Logic Functioning bit
 (40 14)  (802 414)  (802 414)  LC_7 Logic Functioning bit
 (41 14)  (803 414)  (803 414)  LC_7 Logic Functioning bit
 (42 14)  (804 414)  (804 414)  LC_7 Logic Functioning bit
 (43 14)  (805 414)  (805 414)  LC_7 Logic Functioning bit
 (17 15)  (779 415)  (779 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (780 415)  (780 415)  routing T_15_25.sp4_h_l_16 <X> T_15_25.lc_trk_g3_5
 (27 15)  (789 415)  (789 415)  routing T_15_25.lc_trk_g1_4 <X> T_15_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 415)  (791 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 415)  (792 415)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 415)  (793 415)  routing T_15_25.lc_trk_g0_6 <X> T_15_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 415)  (798 415)  LC_7 Logic Functioning bit
 (37 15)  (799 415)  (799 415)  LC_7 Logic Functioning bit
 (38 15)  (800 415)  (800 415)  LC_7 Logic Functioning bit
 (39 15)  (801 415)  (801 415)  LC_7 Logic Functioning bit
 (40 15)  (802 415)  (802 415)  LC_7 Logic Functioning bit
 (41 15)  (803 415)  (803 415)  LC_7 Logic Functioning bit
 (42 15)  (804 415)  (804 415)  LC_7 Logic Functioning bit
 (43 15)  (805 415)  (805 415)  LC_7 Logic Functioning bit


LogicTile_16_25

 (17 0)  (833 400)  (833 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (838 400)  (838 400)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 400)  (840 400)  routing T_16_25.bot_op_3 <X> T_16_25.lc_trk_g0_3
 (18 1)  (834 401)  (834 401)  routing T_16_25.sp4_r_v_b_34 <X> T_16_25.lc_trk_g0_1
 (0 2)  (816 402)  (816 402)  routing T_16_25.lc_trk_g2_0 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (26 2)  (842 402)  (842 402)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 402)  (843 402)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 402)  (845 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 402)  (846 402)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 402)  (848 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 402)  (850 402)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (2 3)  (818 403)  (818 403)  routing T_16_25.lc_trk_g2_0 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (14 3)  (830 403)  (830 403)  routing T_16_25.top_op_4 <X> T_16_25.lc_trk_g0_4
 (15 3)  (831 403)  (831 403)  routing T_16_25.top_op_4 <X> T_16_25.lc_trk_g0_4
 (17 3)  (833 403)  (833 403)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (843 403)  (843 403)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 403)  (845 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 403)  (847 403)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 403)  (852 403)  LC_1 Logic Functioning bit
 (38 3)  (854 403)  (854 403)  LC_1 Logic Functioning bit
 (21 4)  (837 404)  (837 404)  routing T_16_25.wire_logic_cluster/lc_3/out <X> T_16_25.lc_trk_g1_3
 (22 4)  (838 404)  (838 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (845 404)  (845 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 404)  (849 404)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 404)  (850 404)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 404)  (852 404)  LC_2 Logic Functioning bit
 (37 4)  (853 404)  (853 404)  LC_2 Logic Functioning bit
 (39 4)  (855 404)  (855 404)  LC_2 Logic Functioning bit
 (42 4)  (858 404)  (858 404)  LC_2 Logic Functioning bit
 (43 4)  (859 404)  (859 404)  LC_2 Logic Functioning bit
 (50 4)  (866 404)  (866 404)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (831 405)  (831 405)  routing T_16_25.sp4_v_t_5 <X> T_16_25.lc_trk_g1_0
 (16 5)  (832 405)  (832 405)  routing T_16_25.sp4_v_t_5 <X> T_16_25.lc_trk_g1_0
 (17 5)  (833 405)  (833 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (842 405)  (842 405)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 405)  (843 405)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 405)  (845 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 405)  (847 405)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 405)  (852 405)  LC_2 Logic Functioning bit
 (37 5)  (853 405)  (853 405)  LC_2 Logic Functioning bit
 (38 5)  (854 405)  (854 405)  LC_2 Logic Functioning bit
 (39 5)  (855 405)  (855 405)  LC_2 Logic Functioning bit
 (42 5)  (858 405)  (858 405)  LC_2 Logic Functioning bit
 (43 5)  (859 405)  (859 405)  LC_2 Logic Functioning bit
 (14 6)  (830 406)  (830 406)  routing T_16_25.lft_op_4 <X> T_16_25.lc_trk_g1_4
 (16 6)  (832 406)  (832 406)  routing T_16_25.sp4_v_b_13 <X> T_16_25.lc_trk_g1_5
 (17 6)  (833 406)  (833 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 406)  (834 406)  routing T_16_25.sp4_v_b_13 <X> T_16_25.lc_trk_g1_5
 (21 6)  (837 406)  (837 406)  routing T_16_25.lft_op_7 <X> T_16_25.lc_trk_g1_7
 (22 6)  (838 406)  (838 406)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 406)  (840 406)  routing T_16_25.lft_op_7 <X> T_16_25.lc_trk_g1_7
 (29 6)  (845 406)  (845 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 406)  (846 406)  routing T_16_25.lc_trk_g0_4 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 406)  (847 406)  routing T_16_25.lc_trk_g1_7 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 406)  (848 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 406)  (850 406)  routing T_16_25.lc_trk_g1_7 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (39 6)  (855 406)  (855 406)  LC_3 Logic Functioning bit
 (40 6)  (856 406)  (856 406)  LC_3 Logic Functioning bit
 (45 6)  (861 406)  (861 406)  LC_3 Logic Functioning bit
 (50 6)  (866 406)  (866 406)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (831 407)  (831 407)  routing T_16_25.lft_op_4 <X> T_16_25.lc_trk_g1_4
 (17 7)  (833 407)  (833 407)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (834 407)  (834 407)  routing T_16_25.sp4_v_b_13 <X> T_16_25.lc_trk_g1_5
 (27 7)  (843 407)  (843 407)  routing T_16_25.lc_trk_g1_0 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 407)  (845 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 407)  (847 407)  routing T_16_25.lc_trk_g1_7 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (40 7)  (856 407)  (856 407)  LC_3 Logic Functioning bit
 (47 7)  (863 407)  (863 407)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (864 407)  (864 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (867 407)  (867 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (833 408)  (833 408)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (834 408)  (834 408)  routing T_16_25.bnl_op_1 <X> T_16_25.lc_trk_g2_1
 (26 8)  (842 408)  (842 408)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 408)  (844 408)  routing T_16_25.lc_trk_g2_1 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 408)  (845 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 408)  (848 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (16 9)  (832 409)  (832 409)  routing T_16_25.sp12_v_b_8 <X> T_16_25.lc_trk_g2_0
 (17 9)  (833 409)  (833 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (834 409)  (834 409)  routing T_16_25.bnl_op_1 <X> T_16_25.lc_trk_g2_1
 (26 9)  (842 409)  (842 409)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 409)  (844 409)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 409)  (845 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 409)  (847 409)  routing T_16_25.lc_trk_g0_3 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 409)  (848 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 409)  (850 409)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.input_2_4
 (35 9)  (851 409)  (851 409)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.input_2_4
 (43 9)  (859 409)  (859 409)  LC_4 Logic Functioning bit
 (25 10)  (841 410)  (841 410)  routing T_16_25.bnl_op_6 <X> T_16_25.lc_trk_g2_6
 (22 11)  (838 411)  (838 411)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (841 411)  (841 411)  routing T_16_25.bnl_op_6 <X> T_16_25.lc_trk_g2_6
 (25 12)  (841 412)  (841 412)  routing T_16_25.sp4_h_r_34 <X> T_16_25.lc_trk_g3_2
 (22 13)  (838 413)  (838 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 413)  (839 413)  routing T_16_25.sp4_h_r_34 <X> T_16_25.lc_trk_g3_2
 (24 13)  (840 413)  (840 413)  routing T_16_25.sp4_h_r_34 <X> T_16_25.lc_trk_g3_2
 (0 14)  (816 414)  (816 414)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 414)  (817 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 414)  (833 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (816 415)  (816 415)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 415)  (817 415)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_7/s_r


LogicTile_17_25

 (14 0)  (888 400)  (888 400)  routing T_17_25.sp4_v_b_0 <X> T_17_25.lc_trk_g0_0
 (16 1)  (890 401)  (890 401)  routing T_17_25.sp4_v_b_0 <X> T_17_25.lc_trk_g0_0
 (17 1)  (891 401)  (891 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (876 403)  (876 403)  routing T_17_25.lc_trk_g0_0 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 404)  (907 404)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 404)  (908 404)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 404)  (910 404)  LC_2 Logic Functioning bit
 (37 4)  (911 404)  (911 404)  LC_2 Logic Functioning bit
 (38 4)  (912 404)  (912 404)  LC_2 Logic Functioning bit
 (39 4)  (913 404)  (913 404)  LC_2 Logic Functioning bit
 (45 4)  (919 404)  (919 404)  LC_2 Logic Functioning bit
 (36 5)  (910 405)  (910 405)  LC_2 Logic Functioning bit
 (37 5)  (911 405)  (911 405)  LC_2 Logic Functioning bit
 (38 5)  (912 405)  (912 405)  LC_2 Logic Functioning bit
 (39 5)  (913 405)  (913 405)  LC_2 Logic Functioning bit
 (12 6)  (886 406)  (886 406)  routing T_17_25.sp4_v_b_5 <X> T_17_25.sp4_h_l_40
 (25 12)  (899 412)  (899 412)  routing T_17_25.wire_logic_cluster/lc_2/out <X> T_17_25.lc_trk_g3_2
 (32 12)  (906 412)  (906 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 412)  (907 412)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 412)  (908 412)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 412)  (910 412)  LC_6 Logic Functioning bit
 (37 12)  (911 412)  (911 412)  LC_6 Logic Functioning bit
 (38 12)  (912 412)  (912 412)  LC_6 Logic Functioning bit
 (39 12)  (913 412)  (913 412)  LC_6 Logic Functioning bit
 (45 12)  (919 412)  (919 412)  LC_6 Logic Functioning bit
 (51 12)  (925 412)  (925 412)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (888 413)  (888 413)  routing T_17_25.sp4_h_r_24 <X> T_17_25.lc_trk_g3_0
 (15 13)  (889 413)  (889 413)  routing T_17_25.sp4_h_r_24 <X> T_17_25.lc_trk_g3_0
 (16 13)  (890 413)  (890 413)  routing T_17_25.sp4_h_r_24 <X> T_17_25.lc_trk_g3_0
 (17 13)  (891 413)  (891 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (896 413)  (896 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (905 413)  (905 413)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 413)  (910 413)  LC_6 Logic Functioning bit
 (37 13)  (911 413)  (911 413)  LC_6 Logic Functioning bit
 (38 13)  (912 413)  (912 413)  LC_6 Logic Functioning bit
 (39 13)  (913 413)  (913 413)  LC_6 Logic Functioning bit
 (47 13)  (921 413)  (921 413)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (922 413)  (922 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (925 413)  (925 413)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (10 14)  (884 414)  (884 414)  routing T_17_25.sp4_v_b_5 <X> T_17_25.sp4_h_l_47


LogicTile_18_25



LogicTile_19_25

 (5 2)  (987 402)  (987 402)  routing T_19_25.sp4_v_t_37 <X> T_19_25.sp4_h_l_37
 (6 3)  (988 403)  (988 403)  routing T_19_25.sp4_v_t_37 <X> T_19_25.sp4_h_l_37


LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24

 (3 0)  (129 384)  (129 384)  routing T_3_24.sp12_h_r_0 <X> T_3_24.sp12_v_b_0
 (3 1)  (129 385)  (129 385)  routing T_3_24.sp12_h_r_0 <X> T_3_24.sp12_v_b_0


LogicTile_4_24

 (8 4)  (188 388)  (188 388)  routing T_4_24.sp4_v_b_4 <X> T_4_24.sp4_h_r_4
 (9 4)  (189 388)  (189 388)  routing T_4_24.sp4_v_b_4 <X> T_4_24.sp4_h_r_4


LogicTile_5_24

 (15 0)  (249 384)  (249 384)  routing T_5_24.sp4_h_l_4 <X> T_5_24.lc_trk_g0_1
 (16 0)  (250 384)  (250 384)  routing T_5_24.sp4_h_l_4 <X> T_5_24.lc_trk_g0_1
 (17 0)  (251 384)  (251 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (252 384)  (252 384)  routing T_5_24.sp4_h_l_4 <X> T_5_24.lc_trk_g0_1
 (32 0)  (266 384)  (266 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 384)  (270 384)  LC_0 Logic Functioning bit
 (37 0)  (271 384)  (271 384)  LC_0 Logic Functioning bit
 (38 0)  (272 384)  (272 384)  LC_0 Logic Functioning bit
 (39 0)  (273 384)  (273 384)  LC_0 Logic Functioning bit
 (46 0)  (280 384)  (280 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (252 385)  (252 385)  routing T_5_24.sp4_h_l_4 <X> T_5_24.lc_trk_g0_1
 (36 1)  (270 385)  (270 385)  LC_0 Logic Functioning bit
 (37 1)  (271 385)  (271 385)  LC_0 Logic Functioning bit
 (38 1)  (272 385)  (272 385)  LC_0 Logic Functioning bit
 (39 1)  (273 385)  (273 385)  LC_0 Logic Functioning bit
 (47 1)  (281 385)  (281 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (283 385)  (283 385)  Carry_In_Mux bit 

 (52 1)  (286 385)  (286 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (53 1)  (287 385)  (287 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (8 4)  (242 388)  (242 388)  routing T_5_24.sp4_v_b_4 <X> T_5_24.sp4_h_r_4
 (9 4)  (243 388)  (243 388)  routing T_5_24.sp4_v_b_4 <X> T_5_24.sp4_h_r_4
 (14 4)  (248 388)  (248 388)  routing T_5_24.wire_logic_cluster/lc_0/out <X> T_5_24.lc_trk_g1_0
 (28 4)  (262 388)  (262 388)  routing T_5_24.lc_trk_g2_1 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 388)  (263 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 388)  (266 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 388)  (268 388)  routing T_5_24.lc_trk_g1_0 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 388)  (270 388)  LC_2 Logic Functioning bit
 (37 4)  (271 388)  (271 388)  LC_2 Logic Functioning bit
 (38 4)  (272 388)  (272 388)  LC_2 Logic Functioning bit
 (41 4)  (275 388)  (275 388)  LC_2 Logic Functioning bit
 (42 4)  (276 388)  (276 388)  LC_2 Logic Functioning bit
 (43 4)  (277 388)  (277 388)  LC_2 Logic Functioning bit
 (17 5)  (251 389)  (251 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (260 389)  (260 389)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 389)  (262 389)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 389)  (263 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (266 389)  (266 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (267 389)  (267 389)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.input_2_2
 (34 5)  (268 389)  (268 389)  routing T_5_24.lc_trk_g3_1 <X> T_5_24.input_2_2
 (36 5)  (270 389)  (270 389)  LC_2 Logic Functioning bit
 (37 5)  (271 389)  (271 389)  LC_2 Logic Functioning bit
 (38 5)  (272 389)  (272 389)  LC_2 Logic Functioning bit
 (40 5)  (274 389)  (274 389)  LC_2 Logic Functioning bit
 (42 5)  (276 389)  (276 389)  LC_2 Logic Functioning bit
 (43 5)  (277 389)  (277 389)  LC_2 Logic Functioning bit
 (3 6)  (237 390)  (237 390)  routing T_5_24.sp12_v_b_0 <X> T_5_24.sp12_v_t_23
 (15 8)  (249 392)  (249 392)  routing T_5_24.tnr_op_1 <X> T_5_24.lc_trk_g2_1
 (17 8)  (251 392)  (251 392)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (256 392)  (256 392)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (258 392)  (258 392)  routing T_5_24.tnr_op_3 <X> T_5_24.lc_trk_g2_3
 (28 8)  (262 392)  (262 392)  routing T_5_24.lc_trk_g2_3 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 392)  (263 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 392)  (266 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 392)  (268 392)  routing T_5_24.lc_trk_g1_0 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (271 392)  (271 392)  LC_4 Logic Functioning bit
 (39 8)  (273 392)  (273 392)  LC_4 Logic Functioning bit
 (22 9)  (256 393)  (256 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (264 393)  (264 393)  routing T_5_24.lc_trk_g2_3 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (37 9)  (271 393)  (271 393)  LC_4 Logic Functioning bit
 (39 9)  (273 393)  (273 393)  LC_4 Logic Functioning bit
 (7 10)  (241 394)  (241 394)  Column buffer control bit: LH_colbuf_cntl_3

 (15 12)  (249 396)  (249 396)  routing T_5_24.sp4_h_r_25 <X> T_5_24.lc_trk_g3_1
 (16 12)  (250 396)  (250 396)  routing T_5_24.sp4_h_r_25 <X> T_5_24.lc_trk_g3_1
 (17 12)  (251 396)  (251 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (29 12)  (263 396)  (263 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (37 12)  (271 396)  (271 396)  LC_6 Logic Functioning bit
 (39 12)  (273 396)  (273 396)  LC_6 Logic Functioning bit
 (40 12)  (274 396)  (274 396)  LC_6 Logic Functioning bit
 (42 12)  (276 396)  (276 396)  LC_6 Logic Functioning bit
 (47 12)  (281 396)  (281 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (18 13)  (252 397)  (252 397)  routing T_5_24.sp4_h_r_25 <X> T_5_24.lc_trk_g3_1
 (37 13)  (271 397)  (271 397)  LC_6 Logic Functioning bit
 (39 13)  (273 397)  (273 397)  LC_6 Logic Functioning bit
 (40 13)  (274 397)  (274 397)  LC_6 Logic Functioning bit
 (42 13)  (276 397)  (276 397)  LC_6 Logic Functioning bit
 (7 15)  (241 399)  (241 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_6_24

 (27 0)  (315 384)  (315 384)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 384)  (316 384)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 384)  (317 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 384)  (318 384)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 384)  (320 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 384)  (322 384)  routing T_6_24.lc_trk_g1_0 <X> T_6_24.wire_logic_cluster/lc_0/in_3
 (40 0)  (328 384)  (328 384)  LC_0 Logic Functioning bit
 (42 0)  (330 384)  (330 384)  LC_0 Logic Functioning bit
 (17 1)  (305 385)  (305 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (310 385)  (310 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (315 385)  (315 385)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 385)  (316 385)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 385)  (317 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (2 2)  (290 386)  (290 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (21 2)  (309 386)  (309 386)  routing T_6_24.sp4_v_b_15 <X> T_6_24.lc_trk_g0_7
 (22 2)  (310 386)  (310 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (311 386)  (311 386)  routing T_6_24.sp4_v_b_15 <X> T_6_24.lc_trk_g0_7
 (28 2)  (316 386)  (316 386)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 386)  (317 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 386)  (318 386)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 386)  (320 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 386)  (321 386)  routing T_6_24.lc_trk_g2_0 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (38 2)  (326 386)  (326 386)  LC_1 Logic Functioning bit
 (39 2)  (327 386)  (327 386)  LC_1 Logic Functioning bit
 (40 2)  (328 386)  (328 386)  LC_1 Logic Functioning bit
 (50 2)  (338 386)  (338 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 387)  (288 387)  routing T_6_24.lc_trk_g1_1 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (2 3)  (290 387)  (290 387)  routing T_6_24.lc_trk_g1_1 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (14 3)  (302 387)  (302 387)  routing T_6_24.top_op_4 <X> T_6_24.lc_trk_g0_4
 (15 3)  (303 387)  (303 387)  routing T_6_24.top_op_4 <X> T_6_24.lc_trk_g0_4
 (17 3)  (305 387)  (305 387)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (309 387)  (309 387)  routing T_6_24.sp4_v_b_15 <X> T_6_24.lc_trk_g0_7
 (30 3)  (318 387)  (318 387)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (38 3)  (326 387)  (326 387)  LC_1 Logic Functioning bit
 (39 3)  (327 387)  (327 387)  LC_1 Logic Functioning bit
 (40 3)  (328 387)  (328 387)  LC_1 Logic Functioning bit
 (0 4)  (288 388)  (288 388)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.wire_logic_cluster/lc_7/cen
 (1 4)  (289 388)  (289 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (302 388)  (302 388)  routing T_6_24.sp12_h_r_0 <X> T_6_24.lc_trk_g1_0
 (15 4)  (303 388)  (303 388)  routing T_6_24.sp4_v_b_17 <X> T_6_24.lc_trk_g1_1
 (16 4)  (304 388)  (304 388)  routing T_6_24.sp4_v_b_17 <X> T_6_24.lc_trk_g1_1
 (17 4)  (305 388)  (305 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (309 388)  (309 388)  routing T_6_24.wire_logic_cluster/lc_3/out <X> T_6_24.lc_trk_g1_3
 (22 4)  (310 388)  (310 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 388)  (313 388)  routing T_6_24.lft_op_2 <X> T_6_24.lc_trk_g1_2
 (27 4)  (315 388)  (315 388)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 388)  (317 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 388)  (320 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 388)  (321 388)  routing T_6_24.lc_trk_g3_0 <X> T_6_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 388)  (322 388)  routing T_6_24.lc_trk_g3_0 <X> T_6_24.wire_logic_cluster/lc_2/in_3
 (42 4)  (330 388)  (330 388)  LC_2 Logic Functioning bit
 (45 4)  (333 388)  (333 388)  LC_2 Logic Functioning bit
 (50 4)  (338 388)  (338 388)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (289 389)  (289 389)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.wire_logic_cluster/lc_7/cen
 (14 5)  (302 389)  (302 389)  routing T_6_24.sp12_h_r_0 <X> T_6_24.lc_trk_g1_0
 (15 5)  (303 389)  (303 389)  routing T_6_24.sp12_h_r_0 <X> T_6_24.lc_trk_g1_0
 (17 5)  (305 389)  (305 389)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (310 389)  (310 389)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (312 389)  (312 389)  routing T_6_24.lft_op_2 <X> T_6_24.lc_trk_g1_2
 (26 5)  (314 389)  (314 389)  routing T_6_24.lc_trk_g0_2 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 389)  (317 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 389)  (318 389)  routing T_6_24.lc_trk_g1_2 <X> T_6_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (324 389)  (324 389)  LC_2 Logic Functioning bit
 (38 5)  (326 389)  (326 389)  LC_2 Logic Functioning bit
 (43 5)  (331 389)  (331 389)  LC_2 Logic Functioning bit
 (46 5)  (334 389)  (334 389)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (53 5)  (341 389)  (341 389)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (291 390)  (291 390)  routing T_6_24.sp12_h_r_0 <X> T_6_24.sp12_v_t_23
 (15 6)  (303 390)  (303 390)  routing T_6_24.sp4_h_r_5 <X> T_6_24.lc_trk_g1_5
 (16 6)  (304 390)  (304 390)  routing T_6_24.sp4_h_r_5 <X> T_6_24.lc_trk_g1_5
 (17 6)  (305 390)  (305 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (314 390)  (314 390)  routing T_6_24.lc_trk_g0_7 <X> T_6_24.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 390)  (317 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 390)  (319 390)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 390)  (320 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 390)  (321 390)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 390)  (322 390)  routing T_6_24.lc_trk_g3_5 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 390)  (323 390)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.input_2_3
 (36 6)  (324 390)  (324 390)  LC_3 Logic Functioning bit
 (38 6)  (326 390)  (326 390)  LC_3 Logic Functioning bit
 (40 6)  (328 390)  (328 390)  LC_3 Logic Functioning bit
 (41 6)  (329 390)  (329 390)  LC_3 Logic Functioning bit
 (42 6)  (330 390)  (330 390)  LC_3 Logic Functioning bit
 (43 6)  (331 390)  (331 390)  LC_3 Logic Functioning bit
 (3 7)  (291 391)  (291 391)  routing T_6_24.sp12_h_r_0 <X> T_6_24.sp12_v_t_23
 (18 7)  (306 391)  (306 391)  routing T_6_24.sp4_h_r_5 <X> T_6_24.lc_trk_g1_5
 (26 7)  (314 391)  (314 391)  routing T_6_24.lc_trk_g0_7 <X> T_6_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 391)  (317 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (320 391)  (320 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (321 391)  (321 391)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.input_2_3
 (34 7)  (322 391)  (322 391)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.input_2_3
 (37 7)  (325 391)  (325 391)  LC_3 Logic Functioning bit
 (40 7)  (328 391)  (328 391)  LC_3 Logic Functioning bit
 (41 7)  (329 391)  (329 391)  LC_3 Logic Functioning bit
 (42 7)  (330 391)  (330 391)  LC_3 Logic Functioning bit
 (43 7)  (331 391)  (331 391)  LC_3 Logic Functioning bit
 (14 8)  (302 392)  (302 392)  routing T_6_24.sp4_v_b_24 <X> T_6_24.lc_trk_g2_0
 (27 8)  (315 392)  (315 392)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 392)  (316 392)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 392)  (317 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 392)  (318 392)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 392)  (320 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 392)  (321 392)  routing T_6_24.lc_trk_g3_0 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 392)  (322 392)  routing T_6_24.lc_trk_g3_0 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 392)  (323 392)  routing T_6_24.lc_trk_g0_4 <X> T_6_24.input_2_4
 (16 9)  (304 393)  (304 393)  routing T_6_24.sp4_v_b_24 <X> T_6_24.lc_trk_g2_0
 (17 9)  (305 393)  (305 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (310 393)  (310 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (311 393)  (311 393)  routing T_6_24.sp4_h_l_15 <X> T_6_24.lc_trk_g2_2
 (24 9)  (312 393)  (312 393)  routing T_6_24.sp4_h_l_15 <X> T_6_24.lc_trk_g2_2
 (25 9)  (313 393)  (313 393)  routing T_6_24.sp4_h_l_15 <X> T_6_24.lc_trk_g2_2
 (26 9)  (314 393)  (314 393)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 393)  (315 393)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 393)  (316 393)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 393)  (317 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 393)  (320 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (39 9)  (327 393)  (327 393)  LC_4 Logic Functioning bit
 (7 10)  (295 394)  (295 394)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (309 394)  (309 394)  routing T_6_24.wire_logic_cluster/lc_7/out <X> T_6_24.lc_trk_g2_7
 (22 10)  (310 394)  (310 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (313 394)  (313 394)  routing T_6_24.wire_logic_cluster/lc_6/out <X> T_6_24.lc_trk_g2_6
 (26 10)  (314 394)  (314 394)  routing T_6_24.lc_trk_g2_7 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 394)  (316 394)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 394)  (317 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 394)  (318 394)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 394)  (320 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 394)  (322 394)  routing T_6_24.lc_trk_g1_3 <X> T_6_24.wire_logic_cluster/lc_5/in_3
 (40 10)  (328 394)  (328 394)  LC_5 Logic Functioning bit
 (45 10)  (333 394)  (333 394)  LC_5 Logic Functioning bit
 (47 10)  (335 394)  (335 394)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (338 394)  (338 394)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (296 395)  (296 395)  routing T_6_24.sp4_h_r_7 <X> T_6_24.sp4_v_t_42
 (9 11)  (297 395)  (297 395)  routing T_6_24.sp4_h_r_7 <X> T_6_24.sp4_v_t_42
 (15 11)  (303 395)  (303 395)  routing T_6_24.sp4_v_t_33 <X> T_6_24.lc_trk_g2_4
 (16 11)  (304 395)  (304 395)  routing T_6_24.sp4_v_t_33 <X> T_6_24.lc_trk_g2_4
 (17 11)  (305 395)  (305 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (310 395)  (310 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (314 395)  (314 395)  routing T_6_24.lc_trk_g2_7 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 395)  (316 395)  routing T_6_24.lc_trk_g2_7 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 395)  (317 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 395)  (319 395)  routing T_6_24.lc_trk_g1_3 <X> T_6_24.wire_logic_cluster/lc_5/in_3
 (51 11)  (339 395)  (339 395)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (305 396)  (305 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (309 396)  (309 396)  routing T_6_24.sp4_v_t_14 <X> T_6_24.lc_trk_g3_3
 (22 12)  (310 396)  (310 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (311 396)  (311 396)  routing T_6_24.sp4_v_t_14 <X> T_6_24.lc_trk_g3_3
 (27 12)  (315 396)  (315 396)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 396)  (316 396)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 396)  (317 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 396)  (318 396)  routing T_6_24.lc_trk_g3_4 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 396)  (320 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 396)  (322 396)  routing T_6_24.lc_trk_g1_0 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (37 12)  (325 396)  (325 396)  LC_6 Logic Functioning bit
 (39 12)  (327 396)  (327 396)  LC_6 Logic Functioning bit
 (14 13)  (302 397)  (302 397)  routing T_6_24.sp4_r_v_b_40 <X> T_6_24.lc_trk_g3_0
 (17 13)  (305 397)  (305 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (37 13)  (325 397)  (325 397)  LC_6 Logic Functioning bit
 (39 13)  (327 397)  (327 397)  LC_6 Logic Functioning bit
 (51 13)  (339 397)  (339 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (292 398)  (292 398)  routing T_6_24.sp4_h_r_9 <X> T_6_24.sp4_v_t_44
 (14 14)  (302 398)  (302 398)  routing T_6_24.sp4_h_r_36 <X> T_6_24.lc_trk_g3_4
 (17 14)  (305 398)  (305 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (29 14)  (317 398)  (317 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 398)  (319 398)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 398)  (320 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 398)  (322 398)  routing T_6_24.lc_trk_g1_5 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (42 14)  (330 398)  (330 398)  LC_7 Logic Functioning bit
 (50 14)  (338 398)  (338 398)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (293 399)  (293 399)  routing T_6_24.sp4_h_r_9 <X> T_6_24.sp4_v_t_44
 (7 15)  (295 399)  (295 399)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (303 399)  (303 399)  routing T_6_24.sp4_h_r_36 <X> T_6_24.lc_trk_g3_4
 (16 15)  (304 399)  (304 399)  routing T_6_24.sp4_h_r_36 <X> T_6_24.lc_trk_g3_4
 (17 15)  (305 399)  (305 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (306 399)  (306 399)  routing T_6_24.sp4_r_v_b_45 <X> T_6_24.lc_trk_g3_5
 (42 15)  (330 399)  (330 399)  LC_7 Logic Functioning bit


LogicTile_7_24

 (11 0)  (353 384)  (353 384)  routing T_7_24.sp4_h_l_45 <X> T_7_24.sp4_v_b_2
 (13 0)  (355 384)  (355 384)  routing T_7_24.sp4_h_l_45 <X> T_7_24.sp4_v_b_2
 (28 0)  (370 384)  (370 384)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 384)  (371 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 384)  (372 384)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 384)  (374 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 384)  (375 384)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 384)  (376 384)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 384)  (377 384)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.input_2_0
 (36 0)  (378 384)  (378 384)  LC_0 Logic Functioning bit
 (37 0)  (379 384)  (379 384)  LC_0 Logic Functioning bit
 (39 0)  (381 384)  (381 384)  LC_0 Logic Functioning bit
 (40 0)  (382 384)  (382 384)  LC_0 Logic Functioning bit
 (42 0)  (384 384)  (384 384)  LC_0 Logic Functioning bit
 (12 1)  (354 385)  (354 385)  routing T_7_24.sp4_h_l_45 <X> T_7_24.sp4_v_b_2
 (22 1)  (364 385)  (364 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (365 385)  (365 385)  routing T_7_24.sp4_v_b_18 <X> T_7_24.lc_trk_g0_2
 (24 1)  (366 385)  (366 385)  routing T_7_24.sp4_v_b_18 <X> T_7_24.lc_trk_g0_2
 (26 1)  (368 385)  (368 385)  routing T_7_24.lc_trk_g0_2 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 385)  (371 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 385)  (372 385)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 385)  (374 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (376 385)  (376 385)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.input_2_0
 (35 1)  (377 385)  (377 385)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.input_2_0
 (36 1)  (378 385)  (378 385)  LC_0 Logic Functioning bit
 (37 1)  (379 385)  (379 385)  LC_0 Logic Functioning bit
 (39 1)  (381 385)  (381 385)  LC_0 Logic Functioning bit
 (41 1)  (383 385)  (383 385)  LC_0 Logic Functioning bit
 (43 1)  (385 385)  (385 385)  LC_0 Logic Functioning bit
 (0 2)  (342 386)  (342 386)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 2)  (344 386)  (344 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (10 2)  (352 386)  (352 386)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_h_l_36
 (11 2)  (353 386)  (353 386)  routing T_7_24.sp4_v_b_11 <X> T_7_24.sp4_v_t_39
 (14 2)  (356 386)  (356 386)  routing T_7_24.wire_logic_cluster/lc_4/out <X> T_7_24.lc_trk_g0_4
 (22 2)  (364 386)  (364 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (365 386)  (365 386)  routing T_7_24.sp4_v_b_23 <X> T_7_24.lc_trk_g0_7
 (24 2)  (366 386)  (366 386)  routing T_7_24.sp4_v_b_23 <X> T_7_24.lc_trk_g0_7
 (25 2)  (367 386)  (367 386)  routing T_7_24.sp4_h_r_14 <X> T_7_24.lc_trk_g0_6
 (31 2)  (373 386)  (373 386)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 386)  (374 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 386)  (375 386)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 386)  (376 386)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 386)  (378 386)  LC_1 Logic Functioning bit
 (38 2)  (380 386)  (380 386)  LC_1 Logic Functioning bit
 (42 2)  (384 386)  (384 386)  LC_1 Logic Functioning bit
 (43 2)  (385 386)  (385 386)  LC_1 Logic Functioning bit
 (45 2)  (387 386)  (387 386)  LC_1 Logic Functioning bit
 (50 2)  (392 386)  (392 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 387)  (342 387)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 3)  (344 387)  (344 387)  routing T_7_24.lc_trk_g3_1 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (12 3)  (354 387)  (354 387)  routing T_7_24.sp4_v_b_11 <X> T_7_24.sp4_v_t_39
 (17 3)  (359 387)  (359 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (364 387)  (364 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (365 387)  (365 387)  routing T_7_24.sp4_h_r_14 <X> T_7_24.lc_trk_g0_6
 (24 3)  (366 387)  (366 387)  routing T_7_24.sp4_h_r_14 <X> T_7_24.lc_trk_g0_6
 (31 3)  (373 387)  (373 387)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (379 387)  (379 387)  LC_1 Logic Functioning bit
 (39 3)  (381 387)  (381 387)  LC_1 Logic Functioning bit
 (42 3)  (384 387)  (384 387)  LC_1 Logic Functioning bit
 (43 3)  (385 387)  (385 387)  LC_1 Logic Functioning bit
 (53 3)  (395 387)  (395 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (342 388)  (342 388)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_7/cen
 (1 4)  (343 388)  (343 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (356 388)  (356 388)  routing T_7_24.sp4_v_b_8 <X> T_7_24.lc_trk_g1_0
 (21 4)  (363 388)  (363 388)  routing T_7_24.sp12_h_r_3 <X> T_7_24.lc_trk_g1_3
 (22 4)  (364 388)  (364 388)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (366 388)  (366 388)  routing T_7_24.sp12_h_r_3 <X> T_7_24.lc_trk_g1_3
 (0 5)  (342 389)  (342 389)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_7/cen
 (1 5)  (343 389)  (343 389)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_7/cen
 (14 5)  (356 389)  (356 389)  routing T_7_24.sp4_v_b_8 <X> T_7_24.lc_trk_g1_0
 (16 5)  (358 389)  (358 389)  routing T_7_24.sp4_v_b_8 <X> T_7_24.lc_trk_g1_0
 (17 5)  (359 389)  (359 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (363 389)  (363 389)  routing T_7_24.sp12_h_r_3 <X> T_7_24.lc_trk_g1_3
 (21 6)  (363 390)  (363 390)  routing T_7_24.sp4_v_b_15 <X> T_7_24.lc_trk_g1_7
 (22 6)  (364 390)  (364 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (365 390)  (365 390)  routing T_7_24.sp4_v_b_15 <X> T_7_24.lc_trk_g1_7
 (25 6)  (367 390)  (367 390)  routing T_7_24.lft_op_6 <X> T_7_24.lc_trk_g1_6
 (29 6)  (371 390)  (371 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 390)  (372 390)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 390)  (374 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 390)  (376 390)  routing T_7_24.lc_trk_g1_3 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (40 6)  (382 390)  (382 390)  LC_3 Logic Functioning bit
 (42 6)  (384 390)  (384 390)  LC_3 Logic Functioning bit
 (9 7)  (351 391)  (351 391)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_v_t_41
 (10 7)  (352 391)  (352 391)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_v_t_41
 (21 7)  (363 391)  (363 391)  routing T_7_24.sp4_v_b_15 <X> T_7_24.lc_trk_g1_7
 (22 7)  (364 391)  (364 391)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (366 391)  (366 391)  routing T_7_24.lft_op_6 <X> T_7_24.lc_trk_g1_6
 (27 7)  (369 391)  (369 391)  routing T_7_24.lc_trk_g1_0 <X> T_7_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 391)  (371 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 391)  (372 391)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 391)  (373 391)  routing T_7_24.lc_trk_g1_3 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (3 8)  (345 392)  (345 392)  routing T_7_24.sp12_h_r_1 <X> T_7_24.sp12_v_b_1
 (14 8)  (356 392)  (356 392)  routing T_7_24.sp4_h_r_40 <X> T_7_24.lc_trk_g2_0
 (15 8)  (357 392)  (357 392)  routing T_7_24.sp4_v_t_28 <X> T_7_24.lc_trk_g2_1
 (16 8)  (358 392)  (358 392)  routing T_7_24.sp4_v_t_28 <X> T_7_24.lc_trk_g2_1
 (17 8)  (359 392)  (359 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (367 392)  (367 392)  routing T_7_24.bnl_op_2 <X> T_7_24.lc_trk_g2_2
 (28 8)  (370 392)  (370 392)  routing T_7_24.lc_trk_g2_1 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 392)  (371 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 392)  (373 392)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 392)  (374 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 392)  (376 392)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (38 8)  (380 392)  (380 392)  LC_4 Logic Functioning bit
 (40 8)  (382 392)  (382 392)  LC_4 Logic Functioning bit
 (41 8)  (383 392)  (383 392)  LC_4 Logic Functioning bit
 (50 8)  (392 392)  (392 392)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (345 393)  (345 393)  routing T_7_24.sp12_h_r_1 <X> T_7_24.sp12_v_b_1
 (14 9)  (356 393)  (356 393)  routing T_7_24.sp4_h_r_40 <X> T_7_24.lc_trk_g2_0
 (15 9)  (357 393)  (357 393)  routing T_7_24.sp4_h_r_40 <X> T_7_24.lc_trk_g2_0
 (16 9)  (358 393)  (358 393)  routing T_7_24.sp4_h_r_40 <X> T_7_24.lc_trk_g2_0
 (17 9)  (359 393)  (359 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (364 393)  (364 393)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (367 393)  (367 393)  routing T_7_24.bnl_op_2 <X> T_7_24.lc_trk_g2_2
 (31 9)  (373 393)  (373 393)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (38 9)  (380 393)  (380 393)  LC_4 Logic Functioning bit
 (40 9)  (382 393)  (382 393)  LC_4 Logic Functioning bit
 (41 9)  (383 393)  (383 393)  LC_4 Logic Functioning bit
 (7 10)  (349 394)  (349 394)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (363 394)  (363 394)  routing T_7_24.bnl_op_7 <X> T_7_24.lc_trk_g2_7
 (22 10)  (364 394)  (364 394)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (28 10)  (370 394)  (370 394)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 394)  (371 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 394)  (374 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 394)  (375 394)  routing T_7_24.lc_trk_g2_0 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (379 394)  (379 394)  LC_5 Logic Functioning bit
 (39 10)  (381 394)  (381 394)  LC_5 Logic Functioning bit
 (14 11)  (356 395)  (356 395)  routing T_7_24.sp4_h_l_17 <X> T_7_24.lc_trk_g2_4
 (15 11)  (357 395)  (357 395)  routing T_7_24.sp4_h_l_17 <X> T_7_24.lc_trk_g2_4
 (16 11)  (358 395)  (358 395)  routing T_7_24.sp4_h_l_17 <X> T_7_24.lc_trk_g2_4
 (17 11)  (359 395)  (359 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (363 395)  (363 395)  routing T_7_24.bnl_op_7 <X> T_7_24.lc_trk_g2_7
 (27 11)  (369 395)  (369 395)  routing T_7_24.lc_trk_g1_0 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 395)  (371 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 395)  (372 395)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (14 12)  (356 396)  (356 396)  routing T_7_24.sp4_v_b_24 <X> T_7_24.lc_trk_g3_0
 (17 12)  (359 396)  (359 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (363 396)  (363 396)  routing T_7_24.sp4_v_t_22 <X> T_7_24.lc_trk_g3_3
 (22 12)  (364 396)  (364 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (365 396)  (365 396)  routing T_7_24.sp4_v_t_22 <X> T_7_24.lc_trk_g3_3
 (29 12)  (371 396)  (371 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 396)  (372 396)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 396)  (373 396)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 396)  (374 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 396)  (375 396)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (38 12)  (380 396)  (380 396)  LC_6 Logic Functioning bit
 (40 12)  (382 396)  (382 396)  LC_6 Logic Functioning bit
 (41 12)  (383 396)  (383 396)  LC_6 Logic Functioning bit
 (50 12)  (392 396)  (392 396)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (358 397)  (358 397)  routing T_7_24.sp4_v_b_24 <X> T_7_24.lc_trk_g3_0
 (17 13)  (359 397)  (359 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (360 397)  (360 397)  routing T_7_24.sp4_r_v_b_41 <X> T_7_24.lc_trk_g3_1
 (21 13)  (363 397)  (363 397)  routing T_7_24.sp4_v_t_22 <X> T_7_24.lc_trk_g3_3
 (30 13)  (372 397)  (372 397)  routing T_7_24.lc_trk_g0_7 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 397)  (373 397)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (38 13)  (380 397)  (380 397)  LC_6 Logic Functioning bit
 (40 13)  (382 397)  (382 397)  LC_6 Logic Functioning bit
 (41 13)  (383 397)  (383 397)  LC_6 Logic Functioning bit
 (22 14)  (364 398)  (364 398)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (366 398)  (366 398)  routing T_7_24.tnl_op_7 <X> T_7_24.lc_trk_g3_7
 (28 14)  (370 398)  (370 398)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 398)  (371 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 398)  (372 398)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 398)  (373 398)  routing T_7_24.lc_trk_g0_4 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 398)  (374 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (379 398)  (379 398)  LC_7 Logic Functioning bit
 (39 14)  (381 398)  (381 398)  LC_7 Logic Functioning bit
 (45 14)  (387 398)  (387 398)  LC_7 Logic Functioning bit
 (47 14)  (389 398)  (389 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (392 398)  (392 398)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (393 398)  (393 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (363 399)  (363 399)  routing T_7_24.tnl_op_7 <X> T_7_24.lc_trk_g3_7
 (27 15)  (369 399)  (369 399)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 399)  (370 399)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 399)  (371 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (379 399)  (379 399)  LC_7 Logic Functioning bit
 (42 15)  (384 399)  (384 399)  LC_7 Logic Functioning bit


RAM_Tile_8_24

 (10 1)  (406 385)  (406 385)  routing T_8_24.sp4_h_r_8 <X> T_8_24.sp4_v_b_1
 (12 2)  (408 386)  (408 386)  routing T_8_24.sp4_v_b_2 <X> T_8_24.sp4_h_l_39


LogicTile_9_24

 (32 0)  (470 384)  (470 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 384)  (474 384)  LC_0 Logic Functioning bit
 (37 0)  (475 384)  (475 384)  LC_0 Logic Functioning bit
 (38 0)  (476 384)  (476 384)  LC_0 Logic Functioning bit
 (39 0)  (477 384)  (477 384)  LC_0 Logic Functioning bit
 (36 1)  (474 385)  (474 385)  LC_0 Logic Functioning bit
 (37 1)  (475 385)  (475 385)  LC_0 Logic Functioning bit
 (38 1)  (476 385)  (476 385)  LC_0 Logic Functioning bit
 (39 1)  (477 385)  (477 385)  LC_0 Logic Functioning bit
 (49 1)  (487 385)  (487 385)  Carry_In_Mux bit 

 (51 1)  (489 385)  (489 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (28 2)  (466 386)  (466 386)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 386)  (467 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 386)  (470 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 386)  (471 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 386)  (472 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 386)  (473 386)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.input_2_1
 (40 2)  (478 386)  (478 386)  LC_1 Logic Functioning bit
 (26 3)  (464 387)  (464 387)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 387)  (466 387)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 387)  (467 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 387)  (468 387)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 387)  (470 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (471 387)  (471 387)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.input_2_1
 (34 3)  (472 387)  (472 387)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.input_2_1
 (48 3)  (486 387)  (486 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 8)  (460 392)  (460 392)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (462 392)  (462 392)  routing T_9_24.tnr_op_3 <X> T_9_24.lc_trk_g2_3
 (22 9)  (460 393)  (460 393)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (462 393)  (462 393)  routing T_9_24.tnr_op_2 <X> T_9_24.lc_trk_g2_2
 (8 12)  (446 396)  (446 396)  routing T_9_24.sp4_v_b_4 <X> T_9_24.sp4_h_r_10
 (9 12)  (447 396)  (447 396)  routing T_9_24.sp4_v_b_4 <X> T_9_24.sp4_h_r_10
 (10 12)  (448 396)  (448 396)  routing T_9_24.sp4_v_b_4 <X> T_9_24.sp4_h_r_10
 (15 12)  (453 396)  (453 396)  routing T_9_24.tnr_op_1 <X> T_9_24.lc_trk_g3_1
 (17 12)  (455 396)  (455 396)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (453 399)  (453 399)  routing T_9_24.tnr_op_4 <X> T_9_24.lc_trk_g3_4
 (17 15)  (455 399)  (455 399)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_10_24

 (14 0)  (506 384)  (506 384)  routing T_10_24.sp4_h_r_8 <X> T_10_24.lc_trk_g0_0
 (32 0)  (524 384)  (524 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 384)  (528 384)  LC_0 Logic Functioning bit
 (37 0)  (529 384)  (529 384)  LC_0 Logic Functioning bit
 (38 0)  (530 384)  (530 384)  LC_0 Logic Functioning bit
 (39 0)  (531 384)  (531 384)  LC_0 Logic Functioning bit
 (47 0)  (539 384)  (539 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (507 385)  (507 385)  routing T_10_24.sp4_h_r_8 <X> T_10_24.lc_trk_g0_0
 (16 1)  (508 385)  (508 385)  routing T_10_24.sp4_h_r_8 <X> T_10_24.lc_trk_g0_0
 (17 1)  (509 385)  (509 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (514 385)  (514 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 385)  (515 385)  routing T_10_24.sp4_v_b_18 <X> T_10_24.lc_trk_g0_2
 (24 1)  (516 385)  (516 385)  routing T_10_24.sp4_v_b_18 <X> T_10_24.lc_trk_g0_2
 (36 1)  (528 385)  (528 385)  LC_0 Logic Functioning bit
 (37 1)  (529 385)  (529 385)  LC_0 Logic Functioning bit
 (38 1)  (530 385)  (530 385)  LC_0 Logic Functioning bit
 (39 1)  (531 385)  (531 385)  LC_0 Logic Functioning bit
 (47 1)  (539 385)  (539 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (541 385)  (541 385)  Carry_In_Mux bit 

 (51 1)  (543 385)  (543 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (12 6)  (504 390)  (504 390)  routing T_10_24.sp4_v_t_40 <X> T_10_24.sp4_h_l_40
 (22 6)  (514 390)  (514 390)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (515 390)  (515 390)  routing T_10_24.sp12_h_l_12 <X> T_10_24.lc_trk_g1_7
 (27 6)  (519 390)  (519 390)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 390)  (521 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 390)  (522 390)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 390)  (524 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 390)  (528 390)  LC_3 Logic Functioning bit
 (37 6)  (529 390)  (529 390)  LC_3 Logic Functioning bit
 (38 6)  (530 390)  (530 390)  LC_3 Logic Functioning bit
 (39 6)  (531 390)  (531 390)  LC_3 Logic Functioning bit
 (41 6)  (533 390)  (533 390)  LC_3 Logic Functioning bit
 (43 6)  (535 390)  (535 390)  LC_3 Logic Functioning bit
 (52 6)  (544 390)  (544 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (496 391)  (496 391)  routing T_10_24.sp4_v_b_10 <X> T_10_24.sp4_h_l_38
 (11 7)  (503 391)  (503 391)  routing T_10_24.sp4_v_t_40 <X> T_10_24.sp4_h_l_40
 (30 7)  (522 391)  (522 391)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 391)  (523 391)  routing T_10_24.lc_trk_g0_2 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 391)  (528 391)  LC_3 Logic Functioning bit
 (37 7)  (529 391)  (529 391)  LC_3 Logic Functioning bit
 (38 7)  (530 391)  (530 391)  LC_3 Logic Functioning bit
 (39 7)  (531 391)  (531 391)  LC_3 Logic Functioning bit
 (41 7)  (533 391)  (533 391)  LC_3 Logic Functioning bit
 (43 7)  (535 391)  (535 391)  LC_3 Logic Functioning bit
 (9 10)  (501 394)  (501 394)  routing T_10_24.sp4_v_b_7 <X> T_10_24.sp4_h_l_42
 (29 10)  (521 394)  (521 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 394)  (523 394)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 394)  (524 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 394)  (525 394)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 394)  (526 394)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (27 11)  (519 395)  (519 395)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 395)  (520 395)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 395)  (521 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 395)  (523 395)  routing T_10_24.lc_trk_g3_7 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (529 395)  (529 395)  LC_5 Logic Functioning bit
 (39 11)  (531 395)  (531 395)  LC_5 Logic Functioning bit
 (52 11)  (544 395)  (544 395)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (506 396)  (506 396)  routing T_10_24.sp4_h_r_40 <X> T_10_24.lc_trk_g3_0
 (14 13)  (506 397)  (506 397)  routing T_10_24.sp4_h_r_40 <X> T_10_24.lc_trk_g3_0
 (15 13)  (507 397)  (507 397)  routing T_10_24.sp4_h_r_40 <X> T_10_24.lc_trk_g3_0
 (16 13)  (508 397)  (508 397)  routing T_10_24.sp4_h_r_40 <X> T_10_24.lc_trk_g3_0
 (17 13)  (509 397)  (509 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (6 14)  (498 398)  (498 398)  routing T_10_24.sp4_h_l_41 <X> T_10_24.sp4_v_t_44
 (21 14)  (513 398)  (513 398)  routing T_10_24.sp4_h_r_39 <X> T_10_24.lc_trk_g3_7
 (22 14)  (514 398)  (514 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (515 398)  (515 398)  routing T_10_24.sp4_h_r_39 <X> T_10_24.lc_trk_g3_7
 (24 14)  (516 398)  (516 398)  routing T_10_24.sp4_h_r_39 <X> T_10_24.lc_trk_g3_7
 (4 15)  (496 399)  (496 399)  routing T_10_24.sp4_v_b_4 <X> T_10_24.sp4_h_l_44
 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (15 1)  (561 385)  (561 385)  routing T_11_24.sp4_v_t_5 <X> T_11_24.lc_trk_g0_0
 (16 1)  (562 385)  (562 385)  routing T_11_24.sp4_v_t_5 <X> T_11_24.lc_trk_g0_0
 (17 1)  (563 385)  (563 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (12 2)  (558 386)  (558 386)  routing T_11_24.sp4_h_r_11 <X> T_11_24.sp4_h_l_39
 (2 3)  (548 387)  (548 387)  routing T_11_24.lc_trk_g0_0 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (13 3)  (559 387)  (559 387)  routing T_11_24.sp4_h_r_11 <X> T_11_24.sp4_h_l_39
 (22 3)  (568 387)  (568 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (569 387)  (569 387)  routing T_11_24.sp12_h_r_14 <X> T_11_24.lc_trk_g0_6
 (1 4)  (547 388)  (547 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (567 388)  (567 388)  routing T_11_24.lft_op_3 <X> T_11_24.lc_trk_g1_3
 (22 4)  (568 388)  (568 388)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 388)  (570 388)  routing T_11_24.lft_op_3 <X> T_11_24.lc_trk_g1_3
 (0 5)  (546 389)  (546 389)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_7/cen
 (1 5)  (547 389)  (547 389)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_7/cen
 (16 6)  (562 390)  (562 390)  routing T_11_24.sp12_h_r_13 <X> T_11_24.lc_trk_g1_5
 (17 6)  (563 390)  (563 390)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (567 390)  (567 390)  routing T_11_24.wire_logic_cluster/lc_7/out <X> T_11_24.lc_trk_g1_7
 (22 6)  (568 390)  (568 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 390)  (571 390)  routing T_11_24.wire_logic_cluster/lc_6/out <X> T_11_24.lc_trk_g1_6
 (27 6)  (573 390)  (573 390)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 390)  (576 390)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 390)  (577 390)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 390)  (579 390)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 390)  (581 390)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_3
 (36 6)  (582 390)  (582 390)  LC_3 Logic Functioning bit
 (37 6)  (583 390)  (583 390)  LC_3 Logic Functioning bit
 (45 6)  (591 390)  (591 390)  LC_3 Logic Functioning bit
 (11 7)  (557 391)  (557 391)  routing T_11_24.sp4_h_r_9 <X> T_11_24.sp4_h_l_40
 (13 7)  (559 391)  (559 391)  routing T_11_24.sp4_h_r_9 <X> T_11_24.sp4_h_l_40
 (14 7)  (560 391)  (560 391)  routing T_11_24.sp4_r_v_b_28 <X> T_11_24.lc_trk_g1_4
 (17 7)  (563 391)  (563 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (568 391)  (568 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (572 391)  (572 391)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 391)  (574 391)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 391)  (575 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 391)  (577 391)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 391)  (578 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (579 391)  (579 391)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_3
 (34 7)  (580 391)  (580 391)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_3
 (36 7)  (582 391)  (582 391)  LC_3 Logic Functioning bit
 (37 7)  (583 391)  (583 391)  LC_3 Logic Functioning bit
 (41 7)  (587 391)  (587 391)  LC_3 Logic Functioning bit
 (43 7)  (589 391)  (589 391)  LC_3 Logic Functioning bit
 (51 7)  (597 391)  (597 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (568 392)  (568 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (572 392)  (572 392)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 392)  (574 392)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 392)  (575 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 392)  (576 392)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 392)  (578 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 392)  (579 392)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 392)  (581 392)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.input_2_4
 (36 8)  (582 392)  (582 392)  LC_4 Logic Functioning bit
 (43 8)  (589 392)  (589 392)  LC_4 Logic Functioning bit
 (45 8)  (591 392)  (591 392)  LC_4 Logic Functioning bit
 (26 9)  (572 393)  (572 393)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 393)  (574 393)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 393)  (575 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 393)  (577 393)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 393)  (578 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (579 393)  (579 393)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.input_2_4
 (34 9)  (580 393)  (580 393)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.input_2_4
 (37 9)  (583 393)  (583 393)  LC_4 Logic Functioning bit
 (41 9)  (587 393)  (587 393)  LC_4 Logic Functioning bit
 (42 9)  (588 393)  (588 393)  LC_4 Logic Functioning bit
 (43 9)  (589 393)  (589 393)  LC_4 Logic Functioning bit
 (15 10)  (561 394)  (561 394)  routing T_11_24.sp12_v_t_2 <X> T_11_24.lc_trk_g2_5
 (17 10)  (563 394)  (563 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (564 394)  (564 394)  routing T_11_24.sp12_v_t_2 <X> T_11_24.lc_trk_g2_5
 (29 10)  (575 394)  (575 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 394)  (576 394)  routing T_11_24.lc_trk_g0_6 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 394)  (577 394)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 394)  (578 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 394)  (579 394)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 394)  (581 394)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.input_2_5
 (36 10)  (582 394)  (582 394)  LC_5 Logic Functioning bit
 (37 10)  (583 394)  (583 394)  LC_5 Logic Functioning bit
 (45 10)  (591 394)  (591 394)  LC_5 Logic Functioning bit
 (18 11)  (564 395)  (564 395)  routing T_11_24.sp12_v_t_2 <X> T_11_24.lc_trk_g2_5
 (22 11)  (568 395)  (568 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (572 395)  (572 395)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 395)  (574 395)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 395)  (575 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 395)  (576 395)  routing T_11_24.lc_trk_g0_6 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 395)  (577 395)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 395)  (578 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (580 395)  (580 395)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.input_2_5
 (35 11)  (581 395)  (581 395)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.input_2_5
 (36 11)  (582 395)  (582 395)  LC_5 Logic Functioning bit
 (37 11)  (583 395)  (583 395)  LC_5 Logic Functioning bit
 (41 11)  (587 395)  (587 395)  LC_5 Logic Functioning bit
 (43 11)  (589 395)  (589 395)  LC_5 Logic Functioning bit
 (25 12)  (571 396)  (571 396)  routing T_11_24.sp4_h_r_34 <X> T_11_24.lc_trk_g3_2
 (26 12)  (572 396)  (572 396)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 396)  (573 396)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 396)  (575 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 396)  (576 396)  routing T_11_24.lc_trk_g1_4 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 396)  (578 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 396)  (579 396)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 396)  (581 396)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.input_2_6
 (36 12)  (582 396)  (582 396)  LC_6 Logic Functioning bit
 (43 12)  (589 396)  (589 396)  LC_6 Logic Functioning bit
 (45 12)  (591 396)  (591 396)  LC_6 Logic Functioning bit
 (22 13)  (568 397)  (568 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 397)  (569 397)  routing T_11_24.sp4_h_r_34 <X> T_11_24.lc_trk_g3_2
 (24 13)  (570 397)  (570 397)  routing T_11_24.sp4_h_r_34 <X> T_11_24.lc_trk_g3_2
 (26 13)  (572 397)  (572 397)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 397)  (574 397)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 397)  (575 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 397)  (577 397)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 397)  (578 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (580 397)  (580 397)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.input_2_6
 (35 13)  (581 397)  (581 397)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.input_2_6
 (37 13)  (583 397)  (583 397)  LC_6 Logic Functioning bit
 (41 13)  (587 397)  (587 397)  LC_6 Logic Functioning bit
 (42 13)  (588 397)  (588 397)  LC_6 Logic Functioning bit
 (43 13)  (589 397)  (589 397)  LC_6 Logic Functioning bit
 (0 14)  (546 398)  (546 398)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 398)  (547 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 398)  (560 398)  routing T_11_24.wire_logic_cluster/lc_4/out <X> T_11_24.lc_trk_g3_4
 (17 14)  (563 398)  (563 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 398)  (564 398)  routing T_11_24.wire_logic_cluster/lc_5/out <X> T_11_24.lc_trk_g3_5
 (27 14)  (573 398)  (573 398)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 398)  (575 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 398)  (576 398)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 398)  (577 398)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 398)  (578 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 398)  (579 398)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 398)  (582 398)  LC_7 Logic Functioning bit
 (38 14)  (584 398)  (584 398)  LC_7 Logic Functioning bit
 (42 14)  (588 398)  (588 398)  LC_7 Logic Functioning bit
 (45 14)  (591 398)  (591 398)  LC_7 Logic Functioning bit
 (0 15)  (546 399)  (546 399)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (563 399)  (563 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (572 399)  (572 399)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 399)  (574 399)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 399)  (575 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 399)  (576 399)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 399)  (577 399)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 399)  (578 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (579 399)  (579 399)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.input_2_7
 (34 15)  (580 399)  (580 399)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.input_2_7
 (35 15)  (581 399)  (581 399)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.input_2_7
 (36 15)  (582 399)  (582 399)  LC_7 Logic Functioning bit
 (38 15)  (584 399)  (584 399)  LC_7 Logic Functioning bit
 (43 15)  (589 399)  (589 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (14 0)  (614 384)  (614 384)  routing T_12_24.wire_logic_cluster/lc_0/out <X> T_12_24.lc_trk_g0_0
 (17 0)  (617 384)  (617 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 384)  (618 384)  routing T_12_24.wire_logic_cluster/lc_1/out <X> T_12_24.lc_trk_g0_1
 (27 0)  (627 384)  (627 384)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 384)  (628 384)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 384)  (629 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 384)  (632 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 384)  (634 384)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 384)  (636 384)  LC_0 Logic Functioning bit
 (37 0)  (637 384)  (637 384)  LC_0 Logic Functioning bit
 (42 0)  (642 384)  (642 384)  LC_0 Logic Functioning bit
 (43 0)  (643 384)  (643 384)  LC_0 Logic Functioning bit
 (45 0)  (645 384)  (645 384)  LC_0 Logic Functioning bit
 (17 1)  (617 385)  (617 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (628 385)  (628 385)  routing T_12_24.lc_trk_g2_0 <X> T_12_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 385)  (629 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 385)  (631 385)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 385)  (632 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (636 385)  (636 385)  LC_0 Logic Functioning bit
 (37 1)  (637 385)  (637 385)  LC_0 Logic Functioning bit
 (40 1)  (640 385)  (640 385)  LC_0 Logic Functioning bit
 (43 1)  (643 385)  (643 385)  LC_0 Logic Functioning bit
 (47 1)  (647 385)  (647 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (651 385)  (651 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (627 386)  (627 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 386)  (628 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 386)  (629 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 386)  (630 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 386)  (632 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 386)  (633 386)  routing T_12_24.lc_trk_g2_0 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 386)  (636 386)  LC_1 Logic Functioning bit
 (38 2)  (638 386)  (638 386)  LC_1 Logic Functioning bit
 (43 2)  (643 386)  (643 386)  LC_1 Logic Functioning bit
 (45 2)  (645 386)  (645 386)  LC_1 Logic Functioning bit
 (47 2)  (647 386)  (647 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (600 387)  (600 387)  routing T_12_24.lc_trk_g1_1 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 3)  (602 387)  (602 387)  routing T_12_24.lc_trk_g1_1 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (26 3)  (626 387)  (626 387)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 387)  (627 387)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 387)  (629 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 387)  (632 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 387)  (636 387)  LC_1 Logic Functioning bit
 (37 3)  (637 387)  (637 387)  LC_1 Logic Functioning bit
 (42 3)  (642 387)  (642 387)  LC_1 Logic Functioning bit
 (43 3)  (643 387)  (643 387)  LC_1 Logic Functioning bit
 (48 3)  (648 387)  (648 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (615 388)  (615 388)  routing T_12_24.sp4_h_r_1 <X> T_12_24.lc_trk_g1_1
 (16 4)  (616 388)  (616 388)  routing T_12_24.sp4_h_r_1 <X> T_12_24.lc_trk_g1_1
 (17 4)  (617 388)  (617 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (19 4)  (619 388)  (619 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (25 4)  (625 388)  (625 388)  routing T_12_24.sp4_h_l_7 <X> T_12_24.lc_trk_g1_2
 (18 5)  (618 389)  (618 389)  routing T_12_24.sp4_h_r_1 <X> T_12_24.lc_trk_g1_1
 (22 5)  (622 389)  (622 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 389)  (623 389)  routing T_12_24.sp4_h_l_7 <X> T_12_24.lc_trk_g1_2
 (24 5)  (624 389)  (624 389)  routing T_12_24.sp4_h_l_7 <X> T_12_24.lc_trk_g1_2
 (25 5)  (625 389)  (625 389)  routing T_12_24.sp4_h_l_7 <X> T_12_24.lc_trk_g1_2
 (14 8)  (614 392)  (614 392)  routing T_12_24.rgt_op_0 <X> T_12_24.lc_trk_g2_0
 (15 9)  (615 393)  (615 393)  routing T_12_24.rgt_op_0 <X> T_12_24.lc_trk_g2_0
 (17 9)  (617 393)  (617 393)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (14 10)  (614 394)  (614 394)  routing T_12_24.sp12_v_t_3 <X> T_12_24.lc_trk_g2_4
 (14 11)  (614 395)  (614 395)  routing T_12_24.sp12_v_t_3 <X> T_12_24.lc_trk_g2_4
 (15 11)  (615 395)  (615 395)  routing T_12_24.sp12_v_t_3 <X> T_12_24.lc_trk_g2_4
 (17 11)  (617 395)  (617 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (19 11)  (619 395)  (619 395)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (14 13)  (614 397)  (614 397)  routing T_12_24.sp4_r_v_b_40 <X> T_12_24.lc_trk_g3_0
 (17 13)  (617 397)  (617 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (600 398)  (600 398)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 398)  (601 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (617 398)  (617 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (1 15)  (601 399)  (601 399)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (618 399)  (618 399)  routing T_12_24.sp4_r_v_b_45 <X> T_12_24.lc_trk_g3_5


LogicTile_13_24

 (27 0)  (681 384)  (681 384)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 384)  (682 384)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 384)  (683 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 384)  (685 384)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 384)  (686 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 384)  (688 384)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 384)  (691 384)  LC_0 Logic Functioning bit
 (39 0)  (693 384)  (693 384)  LC_0 Logic Functioning bit
 (37 1)  (691 385)  (691 385)  LC_0 Logic Functioning bit
 (39 1)  (693 385)  (693 385)  LC_0 Logic Functioning bit
 (14 7)  (668 391)  (668 391)  routing T_13_24.sp4_h_r_4 <X> T_13_24.lc_trk_g1_4
 (15 7)  (669 391)  (669 391)  routing T_13_24.sp4_h_r_4 <X> T_13_24.lc_trk_g1_4
 (16 7)  (670 391)  (670 391)  routing T_13_24.sp4_h_r_4 <X> T_13_24.lc_trk_g1_4
 (17 7)  (671 391)  (671 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (7 8)  (661 392)  (661 392)  Column buffer control bit: LH_colbuf_cntl_1

 (19 8)  (673 392)  (673 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (8 12)  (662 396)  (662 396)  routing T_13_24.sp4_v_b_4 <X> T_13_24.sp4_h_r_10
 (9 12)  (663 396)  (663 396)  routing T_13_24.sp4_v_b_4 <X> T_13_24.sp4_h_r_10
 (10 12)  (664 396)  (664 396)  routing T_13_24.sp4_v_b_4 <X> T_13_24.sp4_h_r_10
 (14 12)  (668 396)  (668 396)  routing T_13_24.sp4_h_l_21 <X> T_13_24.lc_trk_g3_0
 (5 13)  (659 397)  (659 397)  routing T_13_24.sp4_h_r_9 <X> T_13_24.sp4_v_b_9
 (15 13)  (669 397)  (669 397)  routing T_13_24.sp4_h_l_21 <X> T_13_24.lc_trk_g3_0
 (16 13)  (670 397)  (670 397)  routing T_13_24.sp4_h_l_21 <X> T_13_24.lc_trk_g3_0
 (17 13)  (671 397)  (671 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (14 0)  (722 384)  (722 384)  routing T_14_24.sp4_h_l_5 <X> T_14_24.lc_trk_g0_0
 (21 0)  (729 384)  (729 384)  routing T_14_24.sp4_h_r_11 <X> T_14_24.lc_trk_g0_3
 (22 0)  (730 384)  (730 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (731 384)  (731 384)  routing T_14_24.sp4_h_r_11 <X> T_14_24.lc_trk_g0_3
 (24 0)  (732 384)  (732 384)  routing T_14_24.sp4_h_r_11 <X> T_14_24.lc_trk_g0_3
 (26 0)  (734 384)  (734 384)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 384)  (735 384)  routing T_14_24.lc_trk_g1_0 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 384)  (739 384)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 384)  (740 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 384)  (741 384)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 384)  (742 384)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 384)  (743 384)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.input_2_0
 (36 0)  (744 384)  (744 384)  LC_0 Logic Functioning bit
 (38 0)  (746 384)  (746 384)  LC_0 Logic Functioning bit
 (41 0)  (749 384)  (749 384)  LC_0 Logic Functioning bit
 (43 0)  (751 384)  (751 384)  LC_0 Logic Functioning bit
 (45 0)  (753 384)  (753 384)  LC_0 Logic Functioning bit
 (46 0)  (754 384)  (754 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (761 384)  (761 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (722 385)  (722 385)  routing T_14_24.sp4_h_l_5 <X> T_14_24.lc_trk_g0_0
 (15 1)  (723 385)  (723 385)  routing T_14_24.sp4_h_l_5 <X> T_14_24.lc_trk_g0_0
 (16 1)  (724 385)  (724 385)  routing T_14_24.sp4_h_l_5 <X> T_14_24.lc_trk_g0_0
 (17 1)  (725 385)  (725 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (734 385)  (734 385)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 385)  (737 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 385)  (739 385)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 385)  (740 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (742 385)  (742 385)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.input_2_0
 (36 1)  (744 385)  (744 385)  LC_0 Logic Functioning bit
 (37 1)  (745 385)  (745 385)  LC_0 Logic Functioning bit
 (38 1)  (746 385)  (746 385)  LC_0 Logic Functioning bit
 (40 1)  (748 385)  (748 385)  LC_0 Logic Functioning bit
 (41 1)  (749 385)  (749 385)  LC_0 Logic Functioning bit
 (42 1)  (750 385)  (750 385)  LC_0 Logic Functioning bit
 (43 1)  (751 385)  (751 385)  LC_0 Logic Functioning bit
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (722 386)  (722 386)  routing T_14_24.sp4_h_l_9 <X> T_14_24.lc_trk_g0_4
 (26 2)  (734 386)  (734 386)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 386)  (737 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 386)  (740 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 386)  (741 386)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 386)  (742 386)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 386)  (745 386)  LC_1 Logic Functioning bit
 (38 2)  (746 386)  (746 386)  LC_1 Logic Functioning bit
 (39 2)  (747 386)  (747 386)  LC_1 Logic Functioning bit
 (40 2)  (748 386)  (748 386)  LC_1 Logic Functioning bit
 (41 2)  (749 386)  (749 386)  LC_1 Logic Functioning bit
 (42 2)  (750 386)  (750 386)  LC_1 Logic Functioning bit
 (43 2)  (751 386)  (751 386)  LC_1 Logic Functioning bit
 (0 3)  (708 387)  (708 387)  routing T_14_24.lc_trk_g1_1 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 3)  (710 387)  (710 387)  routing T_14_24.lc_trk_g1_1 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (14 3)  (722 387)  (722 387)  routing T_14_24.sp4_h_l_9 <X> T_14_24.lc_trk_g0_4
 (15 3)  (723 387)  (723 387)  routing T_14_24.sp4_h_l_9 <X> T_14_24.lc_trk_g0_4
 (16 3)  (724 387)  (724 387)  routing T_14_24.sp4_h_l_9 <X> T_14_24.lc_trk_g0_4
 (17 3)  (725 387)  (725 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (730 387)  (730 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 387)  (731 387)  routing T_14_24.sp4_h_r_6 <X> T_14_24.lc_trk_g0_6
 (24 3)  (732 387)  (732 387)  routing T_14_24.sp4_h_r_6 <X> T_14_24.lc_trk_g0_6
 (25 3)  (733 387)  (733 387)  routing T_14_24.sp4_h_r_6 <X> T_14_24.lc_trk_g0_6
 (26 3)  (734 387)  (734 387)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 387)  (735 387)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 387)  (737 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 387)  (740 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (742 387)  (742 387)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.input_2_1
 (35 3)  (743 387)  (743 387)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.input_2_1
 (36 3)  (744 387)  (744 387)  LC_1 Logic Functioning bit
 (37 3)  (745 387)  (745 387)  LC_1 Logic Functioning bit
 (38 3)  (746 387)  (746 387)  LC_1 Logic Functioning bit
 (39 3)  (747 387)  (747 387)  LC_1 Logic Functioning bit
 (40 3)  (748 387)  (748 387)  LC_1 Logic Functioning bit
 (41 3)  (749 387)  (749 387)  LC_1 Logic Functioning bit
 (42 3)  (750 387)  (750 387)  LC_1 Logic Functioning bit
 (43 3)  (751 387)  (751 387)  LC_1 Logic Functioning bit
 (6 4)  (714 388)  (714 388)  routing T_14_24.sp4_h_r_10 <X> T_14_24.sp4_v_b_3
 (15 4)  (723 388)  (723 388)  routing T_14_24.sp4_v_b_17 <X> T_14_24.lc_trk_g1_1
 (16 4)  (724 388)  (724 388)  routing T_14_24.sp4_v_b_17 <X> T_14_24.lc_trk_g1_1
 (17 4)  (725 388)  (725 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (729 388)  (729 388)  routing T_14_24.bnr_op_3 <X> T_14_24.lc_trk_g1_3
 (22 4)  (730 388)  (730 388)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (733 388)  (733 388)  routing T_14_24.sp4_h_r_10 <X> T_14_24.lc_trk_g1_2
 (26 4)  (734 388)  (734 388)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 388)  (736 388)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 388)  (737 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 388)  (740 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 388)  (741 388)  routing T_14_24.lc_trk_g2_3 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 388)  (744 388)  LC_2 Logic Functioning bit
 (38 4)  (746 388)  (746 388)  LC_2 Logic Functioning bit
 (39 4)  (747 388)  (747 388)  LC_2 Logic Functioning bit
 (40 4)  (748 388)  (748 388)  LC_2 Logic Functioning bit
 (41 4)  (749 388)  (749 388)  LC_2 Logic Functioning bit
 (43 4)  (751 388)  (751 388)  LC_2 Logic Functioning bit
 (50 4)  (758 388)  (758 388)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (722 389)  (722 389)  routing T_14_24.top_op_0 <X> T_14_24.lc_trk_g1_0
 (15 5)  (723 389)  (723 389)  routing T_14_24.top_op_0 <X> T_14_24.lc_trk_g1_0
 (17 5)  (725 389)  (725 389)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (729 389)  (729 389)  routing T_14_24.bnr_op_3 <X> T_14_24.lc_trk_g1_3
 (22 5)  (730 389)  (730 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 389)  (731 389)  routing T_14_24.sp4_h_r_10 <X> T_14_24.lc_trk_g1_2
 (24 5)  (732 389)  (732 389)  routing T_14_24.sp4_h_r_10 <X> T_14_24.lc_trk_g1_2
 (26 5)  (734 389)  (734 389)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 389)  (736 389)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 389)  (737 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 389)  (739 389)  routing T_14_24.lc_trk_g2_3 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 389)  (744 389)  LC_2 Logic Functioning bit
 (38 5)  (746 389)  (746 389)  LC_2 Logic Functioning bit
 (39 5)  (747 389)  (747 389)  LC_2 Logic Functioning bit
 (40 5)  (748 389)  (748 389)  LC_2 Logic Functioning bit
 (41 5)  (749 389)  (749 389)  LC_2 Logic Functioning bit
 (53 5)  (761 389)  (761 389)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (723 390)  (723 390)  routing T_14_24.sp4_v_b_21 <X> T_14_24.lc_trk_g1_5
 (16 6)  (724 390)  (724 390)  routing T_14_24.sp4_v_b_21 <X> T_14_24.lc_trk_g1_5
 (17 6)  (725 390)  (725 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (733 390)  (733 390)  routing T_14_24.sp4_h_r_14 <X> T_14_24.lc_trk_g1_6
 (29 6)  (737 390)  (737 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 390)  (738 390)  routing T_14_24.lc_trk_g0_4 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 390)  (740 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 390)  (742 390)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 390)  (745 390)  LC_3 Logic Functioning bit
 (39 6)  (747 390)  (747 390)  LC_3 Logic Functioning bit
 (40 6)  (748 390)  (748 390)  LC_3 Logic Functioning bit
 (41 6)  (749 390)  (749 390)  LC_3 Logic Functioning bit
 (42 6)  (750 390)  (750 390)  LC_3 Logic Functioning bit
 (43 6)  (751 390)  (751 390)  LC_3 Logic Functioning bit
 (15 7)  (723 391)  (723 391)  routing T_14_24.bot_op_4 <X> T_14_24.lc_trk_g1_4
 (17 7)  (725 391)  (725 391)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (730 391)  (730 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (731 391)  (731 391)  routing T_14_24.sp4_h_r_14 <X> T_14_24.lc_trk_g1_6
 (24 7)  (732 391)  (732 391)  routing T_14_24.sp4_h_r_14 <X> T_14_24.lc_trk_g1_6
 (26 7)  (734 391)  (734 391)  routing T_14_24.lc_trk_g0_3 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 391)  (737 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 391)  (739 391)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 391)  (744 391)  LC_3 Logic Functioning bit
 (37 7)  (745 391)  (745 391)  LC_3 Logic Functioning bit
 (38 7)  (746 391)  (746 391)  LC_3 Logic Functioning bit
 (39 7)  (747 391)  (747 391)  LC_3 Logic Functioning bit
 (40 7)  (748 391)  (748 391)  LC_3 Logic Functioning bit
 (41 7)  (749 391)  (749 391)  LC_3 Logic Functioning bit
 (42 7)  (750 391)  (750 391)  LC_3 Logic Functioning bit
 (43 7)  (751 391)  (751 391)  LC_3 Logic Functioning bit
 (53 7)  (761 391)  (761 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (7 8)  (715 392)  (715 392)  Column buffer control bit: LH_colbuf_cntl_1

 (12 8)  (720 392)  (720 392)  routing T_14_24.sp4_v_b_2 <X> T_14_24.sp4_h_r_8
 (15 8)  (723 392)  (723 392)  routing T_14_24.rgt_op_1 <X> T_14_24.lc_trk_g2_1
 (17 8)  (725 392)  (725 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 392)  (726 392)  routing T_14_24.rgt_op_1 <X> T_14_24.lc_trk_g2_1
 (22 8)  (730 392)  (730 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 392)  (731 392)  routing T_14_24.sp4_h_r_27 <X> T_14_24.lc_trk_g2_3
 (24 8)  (732 392)  (732 392)  routing T_14_24.sp4_h_r_27 <X> T_14_24.lc_trk_g2_3
 (27 8)  (735 392)  (735 392)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 392)  (737 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 392)  (739 392)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 392)  (742 392)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 392)  (745 392)  LC_4 Logic Functioning bit
 (39 8)  (747 392)  (747 392)  LC_4 Logic Functioning bit
 (40 8)  (748 392)  (748 392)  LC_4 Logic Functioning bit
 (41 8)  (749 392)  (749 392)  LC_4 Logic Functioning bit
 (42 8)  (750 392)  (750 392)  LC_4 Logic Functioning bit
 (43 8)  (751 392)  (751 392)  LC_4 Logic Functioning bit
 (11 9)  (719 393)  (719 393)  routing T_14_24.sp4_v_b_2 <X> T_14_24.sp4_h_r_8
 (13 9)  (721 393)  (721 393)  routing T_14_24.sp4_v_b_2 <X> T_14_24.sp4_h_r_8
 (17 9)  (725 393)  (725 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (729 393)  (729 393)  routing T_14_24.sp4_h_r_27 <X> T_14_24.lc_trk_g2_3
 (29 9)  (737 393)  (737 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 393)  (738 393)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 393)  (739 393)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 393)  (744 393)  LC_4 Logic Functioning bit
 (37 9)  (745 393)  (745 393)  LC_4 Logic Functioning bit
 (38 9)  (746 393)  (746 393)  LC_4 Logic Functioning bit
 (39 9)  (747 393)  (747 393)  LC_4 Logic Functioning bit
 (40 9)  (748 393)  (748 393)  LC_4 Logic Functioning bit
 (41 9)  (749 393)  (749 393)  LC_4 Logic Functioning bit
 (42 9)  (750 393)  (750 393)  LC_4 Logic Functioning bit
 (43 9)  (751 393)  (751 393)  LC_4 Logic Functioning bit
 (22 10)  (730 394)  (730 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (734 394)  (734 394)  routing T_14_24.lc_trk_g1_4 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 394)  (735 394)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 394)  (736 394)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 394)  (737 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 394)  (739 394)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 394)  (740 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 394)  (741 394)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 394)  (744 394)  LC_5 Logic Functioning bit
 (38 10)  (746 394)  (746 394)  LC_5 Logic Functioning bit
 (41 10)  (749 394)  (749 394)  LC_5 Logic Functioning bit
 (43 10)  (751 394)  (751 394)  LC_5 Logic Functioning bit
 (50 10)  (758 394)  (758 394)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (729 395)  (729 395)  routing T_14_24.sp4_r_v_b_39 <X> T_14_24.lc_trk_g2_7
 (22 11)  (730 395)  (730 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 395)  (731 395)  routing T_14_24.sp4_h_r_30 <X> T_14_24.lc_trk_g2_6
 (24 11)  (732 395)  (732 395)  routing T_14_24.sp4_h_r_30 <X> T_14_24.lc_trk_g2_6
 (25 11)  (733 395)  (733 395)  routing T_14_24.sp4_h_r_30 <X> T_14_24.lc_trk_g2_6
 (27 11)  (735 395)  (735 395)  routing T_14_24.lc_trk_g1_4 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 395)  (737 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 395)  (738 395)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 395)  (739 395)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 395)  (745 395)  LC_5 Logic Functioning bit
 (39 11)  (747 395)  (747 395)  LC_5 Logic Functioning bit
 (40 11)  (748 395)  (748 395)  LC_5 Logic Functioning bit
 (15 12)  (723 396)  (723 396)  routing T_14_24.rgt_op_1 <X> T_14_24.lc_trk_g3_1
 (17 12)  (725 396)  (725 396)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 396)  (726 396)  routing T_14_24.rgt_op_1 <X> T_14_24.lc_trk_g3_1
 (22 12)  (730 396)  (730 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 396)  (731 396)  routing T_14_24.sp4_h_r_27 <X> T_14_24.lc_trk_g3_3
 (24 12)  (732 396)  (732 396)  routing T_14_24.sp4_h_r_27 <X> T_14_24.lc_trk_g3_3
 (27 12)  (735 396)  (735 396)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 396)  (736 396)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 396)  (737 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 396)  (739 396)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 396)  (740 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 396)  (741 396)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 396)  (744 396)  LC_6 Logic Functioning bit
 (37 12)  (745 396)  (745 396)  LC_6 Logic Functioning bit
 (38 12)  (746 396)  (746 396)  LC_6 Logic Functioning bit
 (42 12)  (750 396)  (750 396)  LC_6 Logic Functioning bit
 (43 12)  (751 396)  (751 396)  LC_6 Logic Functioning bit
 (50 12)  (758 396)  (758 396)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (729 397)  (729 397)  routing T_14_24.sp4_h_r_27 <X> T_14_24.lc_trk_g3_3
 (22 13)  (730 397)  (730 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (731 397)  (731 397)  routing T_14_24.sp12_v_b_18 <X> T_14_24.lc_trk_g3_2
 (25 13)  (733 397)  (733 397)  routing T_14_24.sp12_v_b_18 <X> T_14_24.lc_trk_g3_2
 (28 13)  (736 397)  (736 397)  routing T_14_24.lc_trk_g2_0 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 397)  (737 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 397)  (738 397)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 397)  (739 397)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 397)  (744 397)  LC_6 Logic Functioning bit
 (37 13)  (745 397)  (745 397)  LC_6 Logic Functioning bit
 (42 13)  (750 397)  (750 397)  LC_6 Logic Functioning bit
 (43 13)  (751 397)  (751 397)  LC_6 Logic Functioning bit
 (46 13)  (754 397)  (754 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (708 398)  (708 398)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 398)  (709 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (724 398)  (724 398)  routing T_14_24.sp4_v_t_16 <X> T_14_24.lc_trk_g3_5
 (17 14)  (725 398)  (725 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 398)  (726 398)  routing T_14_24.sp4_v_t_16 <X> T_14_24.lc_trk_g3_5
 (0 15)  (708 399)  (708 399)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 399)  (709 399)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (730 399)  (730 399)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (732 399)  (732 399)  routing T_14_24.tnr_op_6 <X> T_14_24.lc_trk_g3_6


LogicTile_15_24

 (22 0)  (784 384)  (784 384)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 384)  (786 384)  routing T_15_24.bot_op_3 <X> T_15_24.lc_trk_g0_3
 (15 1)  (777 385)  (777 385)  routing T_15_24.bot_op_0 <X> T_15_24.lc_trk_g0_0
 (17 1)  (779 385)  (779 385)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (784 385)  (784 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 385)  (785 385)  routing T_15_24.sp4_v_b_18 <X> T_15_24.lc_trk_g0_2
 (24 1)  (786 385)  (786 385)  routing T_15_24.sp4_v_b_18 <X> T_15_24.lc_trk_g0_2
 (0 2)  (762 386)  (762 386)  routing T_15_24.lc_trk_g2_0 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (15 2)  (777 386)  (777 386)  routing T_15_24.sp4_h_r_21 <X> T_15_24.lc_trk_g0_5
 (16 2)  (778 386)  (778 386)  routing T_15_24.sp4_h_r_21 <X> T_15_24.lc_trk_g0_5
 (17 2)  (779 386)  (779 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (780 386)  (780 386)  routing T_15_24.sp4_h_r_21 <X> T_15_24.lc_trk_g0_5
 (25 2)  (787 386)  (787 386)  routing T_15_24.bnr_op_6 <X> T_15_24.lc_trk_g0_6
 (29 2)  (791 386)  (791 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 386)  (795 386)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 386)  (796 386)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (39 2)  (801 386)  (801 386)  LC_1 Logic Functioning bit
 (40 2)  (802 386)  (802 386)  LC_1 Logic Functioning bit
 (45 2)  (807 386)  (807 386)  LC_1 Logic Functioning bit
 (53 2)  (815 386)  (815 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (2 3)  (764 387)  (764 387)  routing T_15_24.lc_trk_g2_0 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (18 3)  (780 387)  (780 387)  routing T_15_24.sp4_h_r_21 <X> T_15_24.lc_trk_g0_5
 (22 3)  (784 387)  (784 387)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (787 387)  (787 387)  routing T_15_24.bnr_op_6 <X> T_15_24.lc_trk_g0_6
 (28 3)  (790 387)  (790 387)  routing T_15_24.lc_trk_g2_1 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 387)  (791 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 387)  (794 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (795 387)  (795 387)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.input_2_1
 (34 3)  (796 387)  (796 387)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.input_2_1
 (35 3)  (797 387)  (797 387)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.input_2_1
 (38 3)  (800 387)  (800 387)  LC_1 Logic Functioning bit
 (22 5)  (784 389)  (784 389)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 389)  (786 389)  routing T_15_24.top_op_2 <X> T_15_24.lc_trk_g1_2
 (25 5)  (787 389)  (787 389)  routing T_15_24.top_op_2 <X> T_15_24.lc_trk_g1_2
 (15 6)  (777 390)  (777 390)  routing T_15_24.bot_op_5 <X> T_15_24.lc_trk_g1_5
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (787 390)  (787 390)  routing T_15_24.wire_logic_cluster/lc_6/out <X> T_15_24.lc_trk_g1_6
 (26 6)  (788 390)  (788 390)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 390)  (789 390)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 390)  (790 390)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 390)  (791 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 390)  (794 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 390)  (795 390)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 390)  (796 390)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (46 6)  (808 390)  (808 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (784 391)  (784 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 391)  (788 391)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 391)  (789 391)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 391)  (791 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 391)  (793 391)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (41 7)  (803 391)  (803 391)  LC_3 Logic Functioning bit
 (43 7)  (805 391)  (805 391)  LC_3 Logic Functioning bit
 (15 8)  (777 392)  (777 392)  routing T_15_24.sp4_h_r_25 <X> T_15_24.lc_trk_g2_1
 (16 8)  (778 392)  (778 392)  routing T_15_24.sp4_h_r_25 <X> T_15_24.lc_trk_g2_1
 (17 8)  (779 392)  (779 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (784 392)  (784 392)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (786 392)  (786 392)  routing T_15_24.tnr_op_3 <X> T_15_24.lc_trk_g2_3
 (26 8)  (788 392)  (788 392)  routing T_15_24.lc_trk_g0_6 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 392)  (790 392)  routing T_15_24.lc_trk_g2_3 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 392)  (791 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 392)  (794 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (50 8)  (812 392)  (812 392)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (779 393)  (779 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (780 393)  (780 393)  routing T_15_24.sp4_h_r_25 <X> T_15_24.lc_trk_g2_1
 (26 9)  (788 393)  (788 393)  routing T_15_24.lc_trk_g0_6 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 393)  (791 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 393)  (792 393)  routing T_15_24.lc_trk_g2_3 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 393)  (793 393)  routing T_15_24.lc_trk_g0_3 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 393)  (798 393)  LC_4 Logic Functioning bit
 (8 10)  (770 394)  (770 394)  routing T_15_24.sp4_v_t_36 <X> T_15_24.sp4_h_l_42
 (9 10)  (771 394)  (771 394)  routing T_15_24.sp4_v_t_36 <X> T_15_24.sp4_h_l_42
 (10 10)  (772 394)  (772 394)  routing T_15_24.sp4_v_t_36 <X> T_15_24.sp4_h_l_42
 (16 10)  (778 394)  (778 394)  routing T_15_24.sp4_v_b_37 <X> T_15_24.lc_trk_g2_5
 (17 10)  (779 394)  (779 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 394)  (780 394)  routing T_15_24.sp4_v_b_37 <X> T_15_24.lc_trk_g2_5
 (26 10)  (788 394)  (788 394)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 394)  (789 394)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 394)  (792 394)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 394)  (794 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (799 394)  (799 394)  LC_5 Logic Functioning bit
 (39 10)  (801 394)  (801 394)  LC_5 Logic Functioning bit
 (13 11)  (775 395)  (775 395)  routing T_15_24.sp4_v_b_3 <X> T_15_24.sp4_h_l_45
 (18 11)  (780 395)  (780 395)  routing T_15_24.sp4_v_b_37 <X> T_15_24.lc_trk_g2_5
 (26 11)  (788 395)  (788 395)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 395)  (789 395)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 395)  (791 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 395)  (793 395)  routing T_15_24.lc_trk_g0_2 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 395)  (794 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (796 395)  (796 395)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.input_2_5
 (35 11)  (797 395)  (797 395)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.input_2_5
 (36 11)  (798 395)  (798 395)  LC_5 Logic Functioning bit
 (38 11)  (800 395)  (800 395)  LC_5 Logic Functioning bit
 (42 11)  (804 395)  (804 395)  LC_5 Logic Functioning bit
 (17 12)  (779 396)  (779 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 396)  (780 396)  routing T_15_24.wire_logic_cluster/lc_1/out <X> T_15_24.lc_trk_g3_1
 (21 12)  (783 396)  (783 396)  routing T_15_24.rgt_op_3 <X> T_15_24.lc_trk_g3_3
 (22 12)  (784 396)  (784 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 396)  (786 396)  routing T_15_24.rgt_op_3 <X> T_15_24.lc_trk_g3_3
 (25 12)  (787 396)  (787 396)  routing T_15_24.sp4_v_t_23 <X> T_15_24.lc_trk_g3_2
 (26 12)  (788 396)  (788 396)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 396)  (791 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 396)  (792 396)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 396)  (793 396)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 396)  (794 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 396)  (795 396)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (39 12)  (801 396)  (801 396)  LC_6 Logic Functioning bit
 (40 12)  (802 396)  (802 396)  LC_6 Logic Functioning bit
 (41 12)  (803 396)  (803 396)  LC_6 Logic Functioning bit
 (45 12)  (807 396)  (807 396)  LC_6 Logic Functioning bit
 (46 12)  (808 396)  (808 396)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (812 396)  (812 396)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (784 397)  (784 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (785 397)  (785 397)  routing T_15_24.sp4_v_t_23 <X> T_15_24.lc_trk_g3_2
 (25 13)  (787 397)  (787 397)  routing T_15_24.sp4_v_t_23 <X> T_15_24.lc_trk_g3_2
 (27 13)  (789 397)  (789 397)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 397)  (791 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (39 13)  (801 397)  (801 397)  LC_6 Logic Functioning bit
 (40 13)  (802 397)  (802 397)  LC_6 Logic Functioning bit
 (48 13)  (810 397)  (810 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (814 397)  (814 397)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (762 398)  (762 398)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 398)  (763 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 398)  (778 398)  routing T_15_24.sp4_v_t_16 <X> T_15_24.lc_trk_g3_5
 (17 14)  (779 398)  (779 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 398)  (780 398)  routing T_15_24.sp4_v_t_16 <X> T_15_24.lc_trk_g3_5
 (0 15)  (762 399)  (762 399)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 399)  (763 399)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (4 15)  (766 399)  (766 399)  routing T_15_24.sp4_v_b_4 <X> T_15_24.sp4_h_l_44
 (13 15)  (775 399)  (775 399)  routing T_15_24.sp4_v_b_6 <X> T_15_24.sp4_h_l_46


LogicTile_16_24

 (14 0)  (830 384)  (830 384)  routing T_16_24.sp4_h_r_8 <X> T_16_24.lc_trk_g0_0
 (21 0)  (837 384)  (837 384)  routing T_16_24.wire_logic_cluster/lc_3/out <X> T_16_24.lc_trk_g0_3
 (22 0)  (838 384)  (838 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (843 384)  (843 384)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 384)  (844 384)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 384)  (846 384)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 384)  (847 384)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 384)  (848 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 384)  (849 384)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 384)  (851 384)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.input_2_0
 (43 0)  (859 384)  (859 384)  LC_0 Logic Functioning bit
 (15 1)  (831 385)  (831 385)  routing T_16_24.sp4_h_r_8 <X> T_16_24.lc_trk_g0_0
 (16 1)  (832 385)  (832 385)  routing T_16_24.sp4_h_r_8 <X> T_16_24.lc_trk_g0_0
 (17 1)  (833 385)  (833 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (838 385)  (838 385)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 385)  (840 385)  routing T_16_24.bot_op_2 <X> T_16_24.lc_trk_g0_2
 (26 1)  (842 385)  (842 385)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 385)  (844 385)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 385)  (845 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 385)  (848 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 385)  (849 385)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.input_2_0
 (35 1)  (851 385)  (851 385)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.input_2_0
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (10 2)  (826 386)  (826 386)  routing T_16_24.sp4_v_b_8 <X> T_16_24.sp4_h_l_36
 (25 2)  (841 386)  (841 386)  routing T_16_24.lft_op_6 <X> T_16_24.lc_trk_g0_6
 (29 2)  (845 386)  (845 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 386)  (847 386)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 386)  (849 386)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 386)  (850 386)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 386)  (852 386)  LC_1 Logic Functioning bit
 (37 2)  (853 386)  (853 386)  LC_1 Logic Functioning bit
 (38 2)  (854 386)  (854 386)  LC_1 Logic Functioning bit
 (39 2)  (855 386)  (855 386)  LC_1 Logic Functioning bit
 (40 2)  (856 386)  (856 386)  LC_1 Logic Functioning bit
 (42 2)  (858 386)  (858 386)  LC_1 Logic Functioning bit
 (43 2)  (859 386)  (859 386)  LC_1 Logic Functioning bit
 (45 2)  (861 386)  (861 386)  LC_1 Logic Functioning bit
 (48 2)  (864 386)  (864 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (866 386)  (866 386)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (818 387)  (818 387)  routing T_16_24.lc_trk_g0_0 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (22 3)  (838 387)  (838 387)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 387)  (840 387)  routing T_16_24.lft_op_6 <X> T_16_24.lc_trk_g0_6
 (28 3)  (844 387)  (844 387)  routing T_16_24.lc_trk_g2_1 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 387)  (845 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 387)  (846 387)  routing T_16_24.lc_trk_g0_2 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 387)  (847 387)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 387)  (852 387)  LC_1 Logic Functioning bit
 (37 3)  (853 387)  (853 387)  LC_1 Logic Functioning bit
 (42 3)  (858 387)  (858 387)  LC_1 Logic Functioning bit
 (43 3)  (859 387)  (859 387)  LC_1 Logic Functioning bit
 (47 3)  (863 387)  (863 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (831 388)  (831 388)  routing T_16_24.lft_op_1 <X> T_16_24.lc_trk_g1_1
 (17 4)  (833 388)  (833 388)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 388)  (834 388)  routing T_16_24.lft_op_1 <X> T_16_24.lc_trk_g1_1
 (5 6)  (821 390)  (821 390)  routing T_16_24.sp4_v_t_38 <X> T_16_24.sp4_h_l_38
 (14 6)  (830 390)  (830 390)  routing T_16_24.lft_op_4 <X> T_16_24.lc_trk_g1_4
 (29 6)  (845 390)  (845 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 390)  (848 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 390)  (849 390)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 390)  (850 390)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 390)  (852 390)  LC_3 Logic Functioning bit
 (37 6)  (853 390)  (853 390)  LC_3 Logic Functioning bit
 (39 6)  (855 390)  (855 390)  LC_3 Logic Functioning bit
 (43 6)  (859 390)  (859 390)  LC_3 Logic Functioning bit
 (45 6)  (861 390)  (861 390)  LC_3 Logic Functioning bit
 (6 7)  (822 391)  (822 391)  routing T_16_24.sp4_v_t_38 <X> T_16_24.sp4_h_l_38
 (15 7)  (831 391)  (831 391)  routing T_16_24.lft_op_4 <X> T_16_24.lc_trk_g1_4
 (17 7)  (833 391)  (833 391)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (842 391)  (842 391)  routing T_16_24.lc_trk_g0_3 <X> T_16_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 391)  (845 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 391)  (846 391)  routing T_16_24.lc_trk_g0_2 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 391)  (847 391)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 391)  (848 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (849 391)  (849 391)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.input_2_3
 (34 7)  (850 391)  (850 391)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.input_2_3
 (40 7)  (856 391)  (856 391)  LC_3 Logic Functioning bit
 (42 7)  (858 391)  (858 391)  LC_3 Logic Functioning bit
 (47 7)  (863 391)  (863 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (864 391)  (864 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (7 8)  (823 392)  (823 392)  Column buffer control bit: LH_colbuf_cntl_1

 (14 8)  (830 392)  (830 392)  routing T_16_24.sp4_h_r_40 <X> T_16_24.lc_trk_g2_0
 (17 8)  (833 392)  (833 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 392)  (834 392)  routing T_16_24.wire_logic_cluster/lc_1/out <X> T_16_24.lc_trk_g2_1
 (21 8)  (837 392)  (837 392)  routing T_16_24.sp4_v_t_22 <X> T_16_24.lc_trk_g2_3
 (22 8)  (838 392)  (838 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 392)  (839 392)  routing T_16_24.sp4_v_t_22 <X> T_16_24.lc_trk_g2_3
 (28 8)  (844 392)  (844 392)  routing T_16_24.lc_trk_g2_1 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 392)  (845 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (39 8)  (855 392)  (855 392)  LC_4 Logic Functioning bit
 (40 8)  (856 392)  (856 392)  LC_4 Logic Functioning bit
 (41 8)  (857 392)  (857 392)  LC_4 Logic Functioning bit
 (12 9)  (828 393)  (828 393)  routing T_16_24.sp4_h_r_8 <X> T_16_24.sp4_v_b_8
 (14 9)  (830 393)  (830 393)  routing T_16_24.sp4_h_r_40 <X> T_16_24.lc_trk_g2_0
 (15 9)  (831 393)  (831 393)  routing T_16_24.sp4_h_r_40 <X> T_16_24.lc_trk_g2_0
 (16 9)  (832 393)  (832 393)  routing T_16_24.sp4_h_r_40 <X> T_16_24.lc_trk_g2_0
 (17 9)  (833 393)  (833 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (837 393)  (837 393)  routing T_16_24.sp4_v_t_22 <X> T_16_24.lc_trk_g2_3
 (22 9)  (838 393)  (838 393)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 393)  (840 393)  routing T_16_24.tnl_op_2 <X> T_16_24.lc_trk_g2_2
 (25 9)  (841 393)  (841 393)  routing T_16_24.tnl_op_2 <X> T_16_24.lc_trk_g2_2
 (28 9)  (844 393)  (844 393)  routing T_16_24.lc_trk_g2_0 <X> T_16_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 393)  (845 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 393)  (847 393)  routing T_16_24.lc_trk_g0_3 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 393)  (848 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (849 393)  (849 393)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.input_2_4
 (34 9)  (850 393)  (850 393)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.input_2_4
 (38 9)  (854 393)  (854 393)  LC_4 Logic Functioning bit
 (39 9)  (855 393)  (855 393)  LC_4 Logic Functioning bit
 (40 9)  (856 393)  (856 393)  LC_4 Logic Functioning bit
 (41 9)  (857 393)  (857 393)  LC_4 Logic Functioning bit
 (17 10)  (833 394)  (833 394)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 394)  (834 394)  routing T_16_24.bnl_op_5 <X> T_16_24.lc_trk_g2_5
 (29 10)  (845 394)  (845 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 394)  (846 394)  routing T_16_24.lc_trk_g0_6 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 394)  (850 394)  routing T_16_24.lc_trk_g1_1 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 394)  (852 394)  LC_5 Logic Functioning bit
 (38 10)  (854 394)  (854 394)  LC_5 Logic Functioning bit
 (50 10)  (866 394)  (866 394)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (820 395)  (820 395)  routing T_16_24.sp4_v_b_1 <X> T_16_24.sp4_h_l_43
 (14 11)  (830 395)  (830 395)  routing T_16_24.sp12_v_b_20 <X> T_16_24.lc_trk_g2_4
 (16 11)  (832 395)  (832 395)  routing T_16_24.sp12_v_b_20 <X> T_16_24.lc_trk_g2_4
 (17 11)  (833 395)  (833 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (834 395)  (834 395)  routing T_16_24.bnl_op_5 <X> T_16_24.lc_trk_g2_5
 (22 11)  (838 395)  (838 395)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (840 395)  (840 395)  routing T_16_24.tnr_op_6 <X> T_16_24.lc_trk_g2_6
 (26 11)  (842 395)  (842 395)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 395)  (844 395)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 395)  (845 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 395)  (846 395)  routing T_16_24.lc_trk_g0_6 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (38 11)  (854 395)  (854 395)  LC_5 Logic Functioning bit
 (16 12)  (832 396)  (832 396)  routing T_16_24.sp4_v_b_33 <X> T_16_24.lc_trk_g3_1
 (17 12)  (833 396)  (833 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 396)  (834 396)  routing T_16_24.sp4_v_b_33 <X> T_16_24.lc_trk_g3_1
 (21 12)  (837 396)  (837 396)  routing T_16_24.bnl_op_3 <X> T_16_24.lc_trk_g3_3
 (22 12)  (838 396)  (838 396)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (28 12)  (844 396)  (844 396)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 396)  (845 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 396)  (846 396)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 396)  (847 396)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 396)  (848 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 396)  (850 396)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (38 12)  (854 396)  (854 396)  LC_6 Logic Functioning bit
 (41 12)  (857 396)  (857 396)  LC_6 Logic Functioning bit
 (50 12)  (866 396)  (866 396)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (830 397)  (830 397)  routing T_16_24.sp4_r_v_b_40 <X> T_16_24.lc_trk_g3_0
 (17 13)  (833 397)  (833 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (834 397)  (834 397)  routing T_16_24.sp4_v_b_33 <X> T_16_24.lc_trk_g3_1
 (21 13)  (837 397)  (837 397)  routing T_16_24.bnl_op_3 <X> T_16_24.lc_trk_g3_3
 (26 13)  (842 397)  (842 397)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 397)  (844 397)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 397)  (845 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (38 13)  (854 397)  (854 397)  LC_6 Logic Functioning bit
 (40 13)  (856 397)  (856 397)  LC_6 Logic Functioning bit
 (41 13)  (857 397)  (857 397)  LC_6 Logic Functioning bit
 (42 13)  (858 397)  (858 397)  LC_6 Logic Functioning bit
 (0 14)  (816 398)  (816 398)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 398)  (830 398)  routing T_16_24.bnl_op_4 <X> T_16_24.lc_trk_g3_4
 (22 14)  (838 398)  (838 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (32 14)  (848 398)  (848 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 398)  (849 398)  routing T_16_24.lc_trk_g2_0 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 398)  (853 398)  LC_7 Logic Functioning bit
 (38 14)  (854 398)  (854 398)  LC_7 Logic Functioning bit
 (39 14)  (855 398)  (855 398)  LC_7 Logic Functioning bit
 (43 14)  (859 398)  (859 398)  LC_7 Logic Functioning bit
 (46 14)  (862 398)  (862 398)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (866 398)  (866 398)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (817 399)  (817 399)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (830 399)  (830 399)  routing T_16_24.bnl_op_4 <X> T_16_24.lc_trk_g3_4
 (17 15)  (833 399)  (833 399)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (837 399)  (837 399)  routing T_16_24.sp4_r_v_b_47 <X> T_16_24.lc_trk_g3_7
 (28 15)  (844 399)  (844 399)  routing T_16_24.lc_trk_g2_1 <X> T_16_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 399)  (845 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 399)  (852 399)  LC_7 Logic Functioning bit
 (38 15)  (854 399)  (854 399)  LC_7 Logic Functioning bit
 (39 15)  (855 399)  (855 399)  LC_7 Logic Functioning bit
 (42 15)  (858 399)  (858 399)  LC_7 Logic Functioning bit


LogicTile_17_24

 (10 1)  (884 385)  (884 385)  routing T_17_24.sp4_h_r_8 <X> T_17_24.sp4_v_b_1
 (8 5)  (882 389)  (882 389)  routing T_17_24.sp4_h_l_47 <X> T_17_24.sp4_v_b_4
 (9 5)  (883 389)  (883 389)  routing T_17_24.sp4_h_l_47 <X> T_17_24.sp4_v_b_4
 (10 5)  (884 389)  (884 389)  routing T_17_24.sp4_h_l_47 <X> T_17_24.sp4_v_b_4
 (7 8)  (881 392)  (881 392)  Column buffer control bit: LH_colbuf_cntl_1

 (12 8)  (886 392)  (886 392)  routing T_17_24.sp4_h_l_40 <X> T_17_24.sp4_h_r_8
 (13 9)  (887 393)  (887 393)  routing T_17_24.sp4_h_l_40 <X> T_17_24.sp4_h_r_8
 (5 14)  (879 398)  (879 398)  routing T_17_24.sp4_v_t_44 <X> T_17_24.sp4_h_l_44
 (6 15)  (880 399)  (880 399)  routing T_17_24.sp4_v_t_44 <X> T_17_24.sp4_h_l_44
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24

 (13 11)  (1049 395)  (1049 395)  routing T_20_24.sp4_v_b_3 <X> T_20_24.sp4_h_l_45


LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_4_23

 (19 4)  (199 372)  (199 372)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_5_23

 (14 0)  (248 368)  (248 368)  routing T_5_23.wire_logic_cluster/lc_0/out <X> T_5_23.lc_trk_g0_0
 (21 0)  (255 368)  (255 368)  routing T_5_23.bnr_op_3 <X> T_5_23.lc_trk_g0_3
 (22 0)  (256 368)  (256 368)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (259 368)  (259 368)  routing T_5_23.bnr_op_2 <X> T_5_23.lc_trk_g0_2
 (26 0)  (260 368)  (260 368)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 368)  (261 368)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 368)  (262 368)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 368)  (263 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (37 0)  (271 368)  (271 368)  LC_0 Logic Functioning bit
 (39 0)  (273 368)  (273 368)  LC_0 Logic Functioning bit
 (40 0)  (274 368)  (274 368)  LC_0 Logic Functioning bit
 (42 0)  (276 368)  (276 368)  LC_0 Logic Functioning bit
 (44 0)  (278 368)  (278 368)  LC_0 Logic Functioning bit
 (17 1)  (251 369)  (251 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (255 369)  (255 369)  routing T_5_23.bnr_op_3 <X> T_5_23.lc_trk_g0_3
 (22 1)  (256 369)  (256 369)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (259 369)  (259 369)  routing T_5_23.bnr_op_2 <X> T_5_23.lc_trk_g0_2
 (26 1)  (260 369)  (260 369)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 369)  (261 369)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 369)  (262 369)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 369)  (263 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 369)  (264 369)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 369)  (266 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (270 369)  (270 369)  LC_0 Logic Functioning bit
 (38 1)  (272 369)  (272 369)  LC_0 Logic Functioning bit
 (41 1)  (275 369)  (275 369)  LC_0 Logic Functioning bit
 (43 1)  (277 369)  (277 369)  LC_0 Logic Functioning bit
 (14 2)  (248 370)  (248 370)  routing T_5_23.bnr_op_4 <X> T_5_23.lc_trk_g0_4
 (17 2)  (251 370)  (251 370)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (252 370)  (252 370)  routing T_5_23.bnr_op_5 <X> T_5_23.lc_trk_g0_5
 (22 2)  (256 370)  (256 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (257 370)  (257 370)  routing T_5_23.sp4_h_r_7 <X> T_5_23.lc_trk_g0_7
 (24 2)  (258 370)  (258 370)  routing T_5_23.sp4_h_r_7 <X> T_5_23.lc_trk_g0_7
 (25 2)  (259 370)  (259 370)  routing T_5_23.wire_logic_cluster/lc_6/out <X> T_5_23.lc_trk_g0_6
 (27 2)  (261 370)  (261 370)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 370)  (262 370)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 370)  (263 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 370)  (266 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (274 370)  (274 370)  LC_1 Logic Functioning bit
 (41 2)  (275 370)  (275 370)  LC_1 Logic Functioning bit
 (42 2)  (276 370)  (276 370)  LC_1 Logic Functioning bit
 (43 2)  (277 370)  (277 370)  LC_1 Logic Functioning bit
 (44 2)  (278 370)  (278 370)  LC_1 Logic Functioning bit
 (8 3)  (242 371)  (242 371)  routing T_5_23.sp4_h_r_7 <X> T_5_23.sp4_v_t_36
 (9 3)  (243 371)  (243 371)  routing T_5_23.sp4_h_r_7 <X> T_5_23.sp4_v_t_36
 (10 3)  (244 371)  (244 371)  routing T_5_23.sp4_h_r_7 <X> T_5_23.sp4_v_t_36
 (14 3)  (248 371)  (248 371)  routing T_5_23.bnr_op_4 <X> T_5_23.lc_trk_g0_4
 (17 3)  (251 371)  (251 371)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (252 371)  (252 371)  routing T_5_23.bnr_op_5 <X> T_5_23.lc_trk_g0_5
 (21 3)  (255 371)  (255 371)  routing T_5_23.sp4_h_r_7 <X> T_5_23.lc_trk_g0_7
 (22 3)  (256 371)  (256 371)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (31 3)  (265 371)  (265 371)  routing T_5_23.lc_trk_g0_2 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 371)  (266 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (267 371)  (267 371)  routing T_5_23.lc_trk_g2_1 <X> T_5_23.input_2_1
 (40 3)  (274 371)  (274 371)  LC_1 Logic Functioning bit
 (41 3)  (275 371)  (275 371)  LC_1 Logic Functioning bit
 (42 3)  (276 371)  (276 371)  LC_1 Logic Functioning bit
 (43 3)  (277 371)  (277 371)  LC_1 Logic Functioning bit
 (15 4)  (249 372)  (249 372)  routing T_5_23.bot_op_1 <X> T_5_23.lc_trk_g1_1
 (17 4)  (251 372)  (251 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (256 372)  (256 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (257 372)  (257 372)  routing T_5_23.sp12_h_r_11 <X> T_5_23.lc_trk_g1_3
 (27 4)  (261 372)  (261 372)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 372)  (262 372)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 372)  (263 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 372)  (264 372)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 372)  (266 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (274 372)  (274 372)  LC_2 Logic Functioning bit
 (41 4)  (275 372)  (275 372)  LC_2 Logic Functioning bit
 (42 4)  (276 372)  (276 372)  LC_2 Logic Functioning bit
 (43 4)  (277 372)  (277 372)  LC_2 Logic Functioning bit
 (44 4)  (278 372)  (278 372)  LC_2 Logic Functioning bit
 (22 5)  (256 373)  (256 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (258 373)  (258 373)  routing T_5_23.bot_op_2 <X> T_5_23.lc_trk_g1_2
 (30 5)  (264 373)  (264 373)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 373)  (265 373)  routing T_5_23.lc_trk_g0_3 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 373)  (266 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (267 373)  (267 373)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.input_2_2
 (35 5)  (269 373)  (269 373)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.input_2_2
 (40 5)  (274 373)  (274 373)  LC_2 Logic Functioning bit
 (41 5)  (275 373)  (275 373)  LC_2 Logic Functioning bit
 (42 5)  (276 373)  (276 373)  LC_2 Logic Functioning bit
 (43 5)  (277 373)  (277 373)  LC_2 Logic Functioning bit
 (15 6)  (249 374)  (249 374)  routing T_5_23.sp4_h_r_13 <X> T_5_23.lc_trk_g1_5
 (16 6)  (250 374)  (250 374)  routing T_5_23.sp4_h_r_13 <X> T_5_23.lc_trk_g1_5
 (17 6)  (251 374)  (251 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (252 374)  (252 374)  routing T_5_23.sp4_h_r_13 <X> T_5_23.lc_trk_g1_5
 (21 6)  (255 374)  (255 374)  routing T_5_23.bnr_op_7 <X> T_5_23.lc_trk_g1_7
 (22 6)  (256 374)  (256 374)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (28 6)  (262 374)  (262 374)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 374)  (263 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 374)  (265 374)  routing T_5_23.lc_trk_g0_4 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 374)  (266 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (269 374)  (269 374)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.input_2_3
 (40 6)  (274 374)  (274 374)  LC_3 Logic Functioning bit
 (41 6)  (275 374)  (275 374)  LC_3 Logic Functioning bit
 (42 6)  (276 374)  (276 374)  LC_3 Logic Functioning bit
 (43 6)  (277 374)  (277 374)  LC_3 Logic Functioning bit
 (44 6)  (278 374)  (278 374)  LC_3 Logic Functioning bit
 (21 7)  (255 375)  (255 375)  routing T_5_23.bnr_op_7 <X> T_5_23.lc_trk_g1_7
 (22 7)  (256 375)  (256 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (257 375)  (257 375)  routing T_5_23.sp4_h_r_6 <X> T_5_23.lc_trk_g1_6
 (24 7)  (258 375)  (258 375)  routing T_5_23.sp4_h_r_6 <X> T_5_23.lc_trk_g1_6
 (25 7)  (259 375)  (259 375)  routing T_5_23.sp4_h_r_6 <X> T_5_23.lc_trk_g1_6
 (32 7)  (266 375)  (266 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (268 375)  (268 375)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.input_2_3
 (35 7)  (269 375)  (269 375)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.input_2_3
 (40 7)  (274 375)  (274 375)  LC_3 Logic Functioning bit
 (41 7)  (275 375)  (275 375)  LC_3 Logic Functioning bit
 (42 7)  (276 375)  (276 375)  LC_3 Logic Functioning bit
 (43 7)  (277 375)  (277 375)  LC_3 Logic Functioning bit
 (46 7)  (280 375)  (280 375)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (251 376)  (251 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 376)  (252 376)  routing T_5_23.wire_logic_cluster/lc_1/out <X> T_5_23.lc_trk_g2_1
 (21 8)  (255 376)  (255 376)  routing T_5_23.rgt_op_3 <X> T_5_23.lc_trk_g2_3
 (22 8)  (256 376)  (256 376)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (258 376)  (258 376)  routing T_5_23.rgt_op_3 <X> T_5_23.lc_trk_g2_3
 (25 8)  (259 376)  (259 376)  routing T_5_23.wire_logic_cluster/lc_2/out <X> T_5_23.lc_trk_g2_2
 (29 8)  (263 376)  (263 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 376)  (264 376)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 376)  (265 376)  routing T_5_23.lc_trk_g0_5 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 376)  (266 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (269 376)  (269 376)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.input_2_4
 (40 8)  (274 376)  (274 376)  LC_4 Logic Functioning bit
 (41 8)  (275 376)  (275 376)  LC_4 Logic Functioning bit
 (42 8)  (276 376)  (276 376)  LC_4 Logic Functioning bit
 (43 8)  (277 376)  (277 376)  LC_4 Logic Functioning bit
 (44 8)  (278 376)  (278 376)  LC_4 Logic Functioning bit
 (14 9)  (248 377)  (248 377)  routing T_5_23.sp4_r_v_b_32 <X> T_5_23.lc_trk_g2_0
 (17 9)  (251 377)  (251 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (256 377)  (256 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (264 377)  (264 377)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 377)  (266 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (267 377)  (267 377)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.input_2_4
 (40 9)  (274 377)  (274 377)  LC_4 Logic Functioning bit
 (41 9)  (275 377)  (275 377)  LC_4 Logic Functioning bit
 (42 9)  (276 377)  (276 377)  LC_4 Logic Functioning bit
 (43 9)  (277 377)  (277 377)  LC_4 Logic Functioning bit
 (14 10)  (248 378)  (248 378)  routing T_5_23.wire_logic_cluster/lc_4/out <X> T_5_23.lc_trk_g2_4
 (17 10)  (251 378)  (251 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 378)  (252 378)  routing T_5_23.wire_logic_cluster/lc_5/out <X> T_5_23.lc_trk_g2_5
 (21 10)  (255 378)  (255 378)  routing T_5_23.wire_logic_cluster/lc_7/out <X> T_5_23.lc_trk_g2_7
 (22 10)  (256 378)  (256 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (261 378)  (261 378)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 378)  (263 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 378)  (265 378)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 378)  (268 378)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 378)  (269 378)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.input_2_5
 (40 10)  (274 378)  (274 378)  LC_5 Logic Functioning bit
 (41 10)  (275 378)  (275 378)  LC_5 Logic Functioning bit
 (42 10)  (276 378)  (276 378)  LC_5 Logic Functioning bit
 (43 10)  (277 378)  (277 378)  LC_5 Logic Functioning bit
 (44 10)  (278 378)  (278 378)  LC_5 Logic Functioning bit
 (17 11)  (251 379)  (251 379)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (30 11)  (264 379)  (264 379)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 379)  (265 379)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 379)  (266 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (267 379)  (267 379)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.input_2_5
 (40 11)  (274 379)  (274 379)  LC_5 Logic Functioning bit
 (41 11)  (275 379)  (275 379)  LC_5 Logic Functioning bit
 (42 11)  (276 379)  (276 379)  LC_5 Logic Functioning bit
 (43 11)  (277 379)  (277 379)  LC_5 Logic Functioning bit
 (16 12)  (250 380)  (250 380)  routing T_5_23.sp4_v_b_33 <X> T_5_23.lc_trk_g3_1
 (17 12)  (251 380)  (251 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (252 380)  (252 380)  routing T_5_23.sp4_v_b_33 <X> T_5_23.lc_trk_g3_1
 (28 12)  (262 380)  (262 380)  routing T_5_23.lc_trk_g2_3 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 380)  (263 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 380)  (266 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 380)  (268 380)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 380)  (269 380)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.input_2_6
 (40 12)  (274 380)  (274 380)  LC_6 Logic Functioning bit
 (41 12)  (275 380)  (275 380)  LC_6 Logic Functioning bit
 (42 12)  (276 380)  (276 380)  LC_6 Logic Functioning bit
 (43 12)  (277 380)  (277 380)  LC_6 Logic Functioning bit
 (44 12)  (278 380)  (278 380)  LC_6 Logic Functioning bit
 (18 13)  (252 381)  (252 381)  routing T_5_23.sp4_v_b_33 <X> T_5_23.lc_trk_g3_1
 (22 13)  (256 381)  (256 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (259 381)  (259 381)  routing T_5_23.sp4_r_v_b_42 <X> T_5_23.lc_trk_g3_2
 (30 13)  (264 381)  (264 381)  routing T_5_23.lc_trk_g2_3 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 381)  (265 381)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 381)  (266 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (269 381)  (269 381)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.input_2_6
 (40 13)  (274 381)  (274 381)  LC_6 Logic Functioning bit
 (41 13)  (275 381)  (275 381)  LC_6 Logic Functioning bit
 (42 13)  (276 381)  (276 381)  LC_6 Logic Functioning bit
 (43 13)  (277 381)  (277 381)  LC_6 Logic Functioning bit
 (13 14)  (247 382)  (247 382)  routing T_5_23.sp4_h_r_11 <X> T_5_23.sp4_v_t_46
 (22 14)  (256 382)  (256 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (261 382)  (261 382)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 382)  (263 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 382)  (264 382)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 382)  (266 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 382)  (268 382)  routing T_5_23.lc_trk_g1_1 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 382)  (269 382)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.input_2_7
 (40 14)  (274 382)  (274 382)  LC_7 Logic Functioning bit
 (41 14)  (275 382)  (275 382)  LC_7 Logic Functioning bit
 (42 14)  (276 382)  (276 382)  LC_7 Logic Functioning bit
 (43 14)  (277 382)  (277 382)  LC_7 Logic Functioning bit
 (44 14)  (278 382)  (278 382)  LC_7 Logic Functioning bit
 (12 15)  (246 383)  (246 383)  routing T_5_23.sp4_h_r_11 <X> T_5_23.sp4_v_t_46
 (22 15)  (256 383)  (256 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (259 383)  (259 383)  routing T_5_23.sp4_r_v_b_46 <X> T_5_23.lc_trk_g3_6
 (32 15)  (266 383)  (266 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (267 383)  (267 383)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.input_2_7
 (35 15)  (269 383)  (269 383)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.input_2_7
 (40 15)  (274 383)  (274 383)  LC_7 Logic Functioning bit
 (41 15)  (275 383)  (275 383)  LC_7 Logic Functioning bit
 (42 15)  (276 383)  (276 383)  LC_7 Logic Functioning bit
 (43 15)  (277 383)  (277 383)  LC_7 Logic Functioning bit


LogicTile_6_23

 (5 0)  (293 368)  (293 368)  routing T_6_23.sp4_v_b_6 <X> T_6_23.sp4_h_r_0
 (14 0)  (302 368)  (302 368)  routing T_6_23.bnr_op_0 <X> T_6_23.lc_trk_g0_0
 (27 0)  (315 368)  (315 368)  routing T_6_23.lc_trk_g3_2 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 368)  (316 368)  routing T_6_23.lc_trk_g3_2 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 368)  (317 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 368)  (320 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 368)  (321 368)  routing T_6_23.lc_trk_g2_1 <X> T_6_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 368)  (323 368)  routing T_6_23.lc_trk_g0_4 <X> T_6_23.input_2_0
 (40 0)  (328 368)  (328 368)  LC_0 Logic Functioning bit
 (53 0)  (341 368)  (341 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (292 369)  (292 369)  routing T_6_23.sp4_v_b_6 <X> T_6_23.sp4_h_r_0
 (6 1)  (294 369)  (294 369)  routing T_6_23.sp4_v_b_6 <X> T_6_23.sp4_h_r_0
 (14 1)  (302 369)  (302 369)  routing T_6_23.bnr_op_0 <X> T_6_23.lc_trk_g0_0
 (17 1)  (305 369)  (305 369)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (314 369)  (314 369)  routing T_6_23.lc_trk_g1_3 <X> T_6_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 369)  (315 369)  routing T_6_23.lc_trk_g1_3 <X> T_6_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 369)  (317 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 369)  (318 369)  routing T_6_23.lc_trk_g3_2 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 369)  (320 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (288 370)  (288 370)  routing T_6_23.lc_trk_g3_1 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (2 2)  (290 370)  (290 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (302 370)  (302 370)  routing T_6_23.wire_logic_cluster/lc_4/out <X> T_6_23.lc_trk_g0_4
 (15 2)  (303 370)  (303 370)  routing T_6_23.bot_op_5 <X> T_6_23.lc_trk_g0_5
 (17 2)  (305 370)  (305 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (32 2)  (320 370)  (320 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 370)  (321 370)  routing T_6_23.lc_trk_g3_3 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 370)  (322 370)  routing T_6_23.lc_trk_g3_3 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 370)  (324 370)  LC_1 Logic Functioning bit
 (37 2)  (325 370)  (325 370)  LC_1 Logic Functioning bit
 (38 2)  (326 370)  (326 370)  LC_1 Logic Functioning bit
 (39 2)  (327 370)  (327 370)  LC_1 Logic Functioning bit
 (45 2)  (333 370)  (333 370)  LC_1 Logic Functioning bit
 (46 2)  (334 370)  (334 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (288 371)  (288 371)  routing T_6_23.lc_trk_g3_1 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (2 3)  (290 371)  (290 371)  routing T_6_23.lc_trk_g3_1 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (17 3)  (305 371)  (305 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (319 371)  (319 371)  routing T_6_23.lc_trk_g3_3 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 371)  (324 371)  LC_1 Logic Functioning bit
 (37 3)  (325 371)  (325 371)  LC_1 Logic Functioning bit
 (38 3)  (326 371)  (326 371)  LC_1 Logic Functioning bit
 (39 3)  (327 371)  (327 371)  LC_1 Logic Functioning bit
 (45 3)  (333 371)  (333 371)  LC_1 Logic Functioning bit
 (0 4)  (288 372)  (288 372)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_7/cen
 (1 4)  (289 372)  (289 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (293 372)  (293 372)  routing T_6_23.sp4_v_b_9 <X> T_6_23.sp4_h_r_3
 (21 4)  (309 372)  (309 372)  routing T_6_23.wire_logic_cluster/lc_3/out <X> T_6_23.lc_trk_g1_3
 (22 4)  (310 372)  (310 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (319 372)  (319 372)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 372)  (320 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 372)  (322 372)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 372)  (324 372)  LC_2 Logic Functioning bit
 (37 4)  (325 372)  (325 372)  LC_2 Logic Functioning bit
 (38 4)  (326 372)  (326 372)  LC_2 Logic Functioning bit
 (39 4)  (327 372)  (327 372)  LC_2 Logic Functioning bit
 (45 4)  (333 372)  (333 372)  LC_2 Logic Functioning bit
 (46 4)  (334 372)  (334 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (335 372)  (335 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (289 373)  (289 373)  routing T_6_23.lc_trk_g2_2 <X> T_6_23.wire_logic_cluster/lc_7/cen
 (4 5)  (292 373)  (292 373)  routing T_6_23.sp4_v_b_9 <X> T_6_23.sp4_h_r_3
 (6 5)  (294 373)  (294 373)  routing T_6_23.sp4_v_b_9 <X> T_6_23.sp4_h_r_3
 (36 5)  (324 373)  (324 373)  LC_2 Logic Functioning bit
 (37 5)  (325 373)  (325 373)  LC_2 Logic Functioning bit
 (38 5)  (326 373)  (326 373)  LC_2 Logic Functioning bit
 (39 5)  (327 373)  (327 373)  LC_2 Logic Functioning bit
 (45 5)  (333 373)  (333 373)  LC_2 Logic Functioning bit
 (51 5)  (339 373)  (339 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (302 374)  (302 374)  routing T_6_23.sp4_h_l_1 <X> T_6_23.lc_trk_g1_4
 (31 6)  (319 374)  (319 374)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 374)  (320 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 374)  (321 374)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 374)  (322 374)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 374)  (324 374)  LC_3 Logic Functioning bit
 (37 6)  (325 374)  (325 374)  LC_3 Logic Functioning bit
 (38 6)  (326 374)  (326 374)  LC_3 Logic Functioning bit
 (39 6)  (327 374)  (327 374)  LC_3 Logic Functioning bit
 (45 6)  (333 374)  (333 374)  LC_3 Logic Functioning bit
 (46 6)  (334 374)  (334 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (296 375)  (296 375)  routing T_6_23.sp4_h_r_10 <X> T_6_23.sp4_v_t_41
 (9 7)  (297 375)  (297 375)  routing T_6_23.sp4_h_r_10 <X> T_6_23.sp4_v_t_41
 (10 7)  (298 375)  (298 375)  routing T_6_23.sp4_h_r_10 <X> T_6_23.sp4_v_t_41
 (15 7)  (303 375)  (303 375)  routing T_6_23.sp4_h_l_1 <X> T_6_23.lc_trk_g1_4
 (16 7)  (304 375)  (304 375)  routing T_6_23.sp4_h_l_1 <X> T_6_23.lc_trk_g1_4
 (17 7)  (305 375)  (305 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (31 7)  (319 375)  (319 375)  routing T_6_23.lc_trk_g3_7 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 375)  (324 375)  LC_3 Logic Functioning bit
 (37 7)  (325 375)  (325 375)  LC_3 Logic Functioning bit
 (38 7)  (326 375)  (326 375)  LC_3 Logic Functioning bit
 (39 7)  (327 375)  (327 375)  LC_3 Logic Functioning bit
 (45 7)  (333 375)  (333 375)  LC_3 Logic Functioning bit
 (8 8)  (296 376)  (296 376)  routing T_6_23.sp4_v_b_7 <X> T_6_23.sp4_h_r_7
 (9 8)  (297 376)  (297 376)  routing T_6_23.sp4_v_b_7 <X> T_6_23.sp4_h_r_7
 (12 8)  (300 376)  (300 376)  routing T_6_23.sp4_v_b_8 <X> T_6_23.sp4_h_r_8
 (17 8)  (305 376)  (305 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 376)  (306 376)  routing T_6_23.wire_logic_cluster/lc_1/out <X> T_6_23.lc_trk_g2_1
 (25 8)  (313 376)  (313 376)  routing T_6_23.sp4_h_r_34 <X> T_6_23.lc_trk_g2_2
 (32 8)  (320 376)  (320 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 376)  (321 376)  routing T_6_23.lc_trk_g3_0 <X> T_6_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 376)  (322 376)  routing T_6_23.lc_trk_g3_0 <X> T_6_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 376)  (324 376)  LC_4 Logic Functioning bit
 (37 8)  (325 376)  (325 376)  LC_4 Logic Functioning bit
 (38 8)  (326 376)  (326 376)  LC_4 Logic Functioning bit
 (39 8)  (327 376)  (327 376)  LC_4 Logic Functioning bit
 (45 8)  (333 376)  (333 376)  LC_4 Logic Functioning bit
 (46 8)  (334 376)  (334 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (339 376)  (339 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (299 377)  (299 377)  routing T_6_23.sp4_v_b_8 <X> T_6_23.sp4_h_r_8
 (14 9)  (302 377)  (302 377)  routing T_6_23.tnl_op_0 <X> T_6_23.lc_trk_g2_0
 (15 9)  (303 377)  (303 377)  routing T_6_23.tnl_op_0 <X> T_6_23.lc_trk_g2_0
 (17 9)  (305 377)  (305 377)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (310 377)  (310 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (311 377)  (311 377)  routing T_6_23.sp4_h_r_34 <X> T_6_23.lc_trk_g2_2
 (24 9)  (312 377)  (312 377)  routing T_6_23.sp4_h_r_34 <X> T_6_23.lc_trk_g2_2
 (36 9)  (324 377)  (324 377)  LC_4 Logic Functioning bit
 (37 9)  (325 377)  (325 377)  LC_4 Logic Functioning bit
 (38 9)  (326 377)  (326 377)  LC_4 Logic Functioning bit
 (39 9)  (327 377)  (327 377)  LC_4 Logic Functioning bit
 (45 9)  (333 377)  (333 377)  LC_4 Logic Functioning bit
 (21 10)  (309 378)  (309 378)  routing T_6_23.wire_logic_cluster/lc_7/out <X> T_6_23.lc_trk_g2_7
 (22 10)  (310 378)  (310 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (317 378)  (317 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 378)  (320 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 378)  (321 378)  routing T_6_23.lc_trk_g2_0 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (325 378)  (325 378)  LC_5 Logic Functioning bit
 (39 10)  (327 378)  (327 378)  LC_5 Logic Functioning bit
 (8 11)  (296 379)  (296 379)  routing T_6_23.sp4_h_r_1 <X> T_6_23.sp4_v_t_42
 (9 11)  (297 379)  (297 379)  routing T_6_23.sp4_h_r_1 <X> T_6_23.sp4_v_t_42
 (10 11)  (298 379)  (298 379)  routing T_6_23.sp4_h_r_1 <X> T_6_23.sp4_v_t_42
 (28 11)  (316 379)  (316 379)  routing T_6_23.lc_trk_g2_1 <X> T_6_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 379)  (317 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (12 12)  (300 380)  (300 380)  routing T_6_23.sp4_v_b_11 <X> T_6_23.sp4_h_r_11
 (15 12)  (303 380)  (303 380)  routing T_6_23.sp4_h_r_33 <X> T_6_23.lc_trk_g3_1
 (16 12)  (304 380)  (304 380)  routing T_6_23.sp4_h_r_33 <X> T_6_23.lc_trk_g3_1
 (17 12)  (305 380)  (305 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (306 380)  (306 380)  routing T_6_23.sp4_h_r_33 <X> T_6_23.lc_trk_g3_1
 (21 12)  (309 380)  (309 380)  routing T_6_23.sp4_h_r_35 <X> T_6_23.lc_trk_g3_3
 (22 12)  (310 380)  (310 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (311 380)  (311 380)  routing T_6_23.sp4_h_r_35 <X> T_6_23.lc_trk_g3_3
 (24 12)  (312 380)  (312 380)  routing T_6_23.sp4_h_r_35 <X> T_6_23.lc_trk_g3_3
 (25 12)  (313 380)  (313 380)  routing T_6_23.wire_logic_cluster/lc_2/out <X> T_6_23.lc_trk_g3_2
 (28 12)  (316 380)  (316 380)  routing T_6_23.lc_trk_g2_7 <X> T_6_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 380)  (317 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 380)  (318 380)  routing T_6_23.lc_trk_g2_7 <X> T_6_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 380)  (319 380)  routing T_6_23.lc_trk_g0_5 <X> T_6_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 380)  (320 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (326 380)  (326 380)  LC_6 Logic Functioning bit
 (39 12)  (327 380)  (327 380)  LC_6 Logic Functioning bit
 (40 12)  (328 380)  (328 380)  LC_6 Logic Functioning bit
 (50 12)  (338 380)  (338 380)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (340 380)  (340 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (299 381)  (299 381)  routing T_6_23.sp4_v_b_11 <X> T_6_23.sp4_h_r_11
 (14 13)  (302 381)  (302 381)  routing T_6_23.sp4_r_v_b_40 <X> T_6_23.lc_trk_g3_0
 (17 13)  (305 381)  (305 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (310 381)  (310 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (318 381)  (318 381)  routing T_6_23.lc_trk_g2_7 <X> T_6_23.wire_logic_cluster/lc_6/in_1
 (38 13)  (326 381)  (326 381)  LC_6 Logic Functioning bit
 (39 13)  (327 381)  (327 381)  LC_6 Logic Functioning bit
 (40 13)  (328 381)  (328 381)  LC_6 Logic Functioning bit
 (0 14)  (288 382)  (288 382)  routing T_6_23.glb_netwk_6 <X> T_6_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 382)  (289 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (310 382)  (310 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (311 382)  (311 382)  routing T_6_23.sp4_h_r_31 <X> T_6_23.lc_trk_g3_7
 (24 14)  (312 382)  (312 382)  routing T_6_23.sp4_h_r_31 <X> T_6_23.lc_trk_g3_7
 (29 14)  (317 382)  (317 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 382)  (320 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 382)  (321 382)  routing T_6_23.lc_trk_g2_0 <X> T_6_23.wire_logic_cluster/lc_7/in_3
 (40 14)  (328 382)  (328 382)  LC_7 Logic Functioning bit
 (42 14)  (330 382)  (330 382)  LC_7 Logic Functioning bit
 (0 15)  (288 383)  (288 383)  routing T_6_23.glb_netwk_6 <X> T_6_23.wire_logic_cluster/lc_7/s_r
 (21 15)  (309 383)  (309 383)  routing T_6_23.sp4_h_r_31 <X> T_6_23.lc_trk_g3_7
 (40 15)  (328 383)  (328 383)  LC_7 Logic Functioning bit
 (42 15)  (330 383)  (330 383)  LC_7 Logic Functioning bit


LogicTile_7_23

 (22 0)  (364 368)  (364 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (15 1)  (357 369)  (357 369)  routing T_7_23.bot_op_0 <X> T_7_23.lc_trk_g0_0
 (17 1)  (359 369)  (359 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (364 369)  (364 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (342 370)  (342 370)  routing T_7_23.lc_trk_g3_1 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (2 2)  (344 370)  (344 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (16 2)  (358 370)  (358 370)  routing T_7_23.sp4_v_b_5 <X> T_7_23.lc_trk_g0_5
 (17 2)  (359 370)  (359 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (360 370)  (360 370)  routing T_7_23.sp4_v_b_5 <X> T_7_23.lc_trk_g0_5
 (21 2)  (363 370)  (363 370)  routing T_7_23.lft_op_7 <X> T_7_23.lc_trk_g0_7
 (22 2)  (364 370)  (364 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (366 370)  (366 370)  routing T_7_23.lft_op_7 <X> T_7_23.lc_trk_g0_7
 (26 2)  (368 370)  (368 370)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (371 370)  (371 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 370)  (373 370)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 370)  (374 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 370)  (376 370)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 370)  (379 370)  LC_1 Logic Functioning bit
 (39 2)  (381 370)  (381 370)  LC_1 Logic Functioning bit
 (0 3)  (342 371)  (342 371)  routing T_7_23.lc_trk_g3_1 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (2 3)  (344 371)  (344 371)  routing T_7_23.lc_trk_g3_1 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (28 3)  (370 371)  (370 371)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 371)  (371 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 371)  (373 371)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (0 4)  (342 372)  (342 372)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_7/cen
 (1 4)  (343 372)  (343 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (29 4)  (371 372)  (371 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 372)  (372 372)  routing T_7_23.lc_trk_g0_7 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 372)  (374 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 372)  (375 372)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 372)  (376 372)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (38 4)  (380 372)  (380 372)  LC_2 Logic Functioning bit
 (39 4)  (381 372)  (381 372)  LC_2 Logic Functioning bit
 (40 4)  (382 372)  (382 372)  LC_2 Logic Functioning bit
 (50 4)  (392 372)  (392 372)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (342 373)  (342 373)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_7/cen
 (1 5)  (343 373)  (343 373)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_7/cen
 (22 5)  (364 373)  (364 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (365 373)  (365 373)  routing T_7_23.sp4_v_b_18 <X> T_7_23.lc_trk_g1_2
 (24 5)  (366 373)  (366 373)  routing T_7_23.sp4_v_b_18 <X> T_7_23.lc_trk_g1_2
 (30 5)  (372 373)  (372 373)  routing T_7_23.lc_trk_g0_7 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 373)  (373 373)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (38 5)  (380 373)  (380 373)  LC_2 Logic Functioning bit
 (39 5)  (381 373)  (381 373)  LC_2 Logic Functioning bit
 (40 5)  (382 373)  (382 373)  LC_2 Logic Functioning bit
 (21 6)  (363 374)  (363 374)  routing T_7_23.sp4_v_b_15 <X> T_7_23.lc_trk_g1_7
 (22 6)  (364 374)  (364 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (365 374)  (365 374)  routing T_7_23.sp4_v_b_15 <X> T_7_23.lc_trk_g1_7
 (29 6)  (371 374)  (371 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 374)  (373 374)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 374)  (374 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 374)  (375 374)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (40 6)  (382 374)  (382 374)  LC_3 Logic Functioning bit
 (42 6)  (384 374)  (384 374)  LC_3 Logic Functioning bit
 (8 7)  (350 375)  (350 375)  routing T_7_23.sp4_h_r_10 <X> T_7_23.sp4_v_t_41
 (9 7)  (351 375)  (351 375)  routing T_7_23.sp4_h_r_10 <X> T_7_23.sp4_v_t_41
 (10 7)  (352 375)  (352 375)  routing T_7_23.sp4_h_r_10 <X> T_7_23.sp4_v_t_41
 (15 7)  (357 375)  (357 375)  routing T_7_23.bot_op_4 <X> T_7_23.lc_trk_g1_4
 (17 7)  (359 375)  (359 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (363 375)  (363 375)  routing T_7_23.sp4_v_b_15 <X> T_7_23.lc_trk_g1_7
 (26 7)  (368 375)  (368 375)  routing T_7_23.lc_trk_g0_3 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 375)  (371 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (12 8)  (354 376)  (354 376)  routing T_7_23.sp4_v_b_2 <X> T_7_23.sp4_h_r_8
 (16 8)  (358 376)  (358 376)  routing T_7_23.sp4_v_t_12 <X> T_7_23.lc_trk_g2_1
 (17 8)  (359 376)  (359 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (360 376)  (360 376)  routing T_7_23.sp4_v_t_12 <X> T_7_23.lc_trk_g2_1
 (25 8)  (367 376)  (367 376)  routing T_7_23.wire_logic_cluster/lc_2/out <X> T_7_23.lc_trk_g2_2
 (28 8)  (370 376)  (370 376)  routing T_7_23.lc_trk_g2_1 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 376)  (371 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 376)  (373 376)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 376)  (374 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 376)  (375 376)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 376)  (376 376)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (380 376)  (380 376)  LC_4 Logic Functioning bit
 (40 8)  (382 376)  (382 376)  LC_4 Logic Functioning bit
 (41 8)  (383 376)  (383 376)  LC_4 Logic Functioning bit
 (50 8)  (392 376)  (392 376)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (351 377)  (351 377)  routing T_7_23.sp4_v_t_46 <X> T_7_23.sp4_v_b_7
 (10 9)  (352 377)  (352 377)  routing T_7_23.sp4_v_t_46 <X> T_7_23.sp4_v_b_7
 (11 9)  (353 377)  (353 377)  routing T_7_23.sp4_v_b_2 <X> T_7_23.sp4_h_r_8
 (13 9)  (355 377)  (355 377)  routing T_7_23.sp4_v_b_2 <X> T_7_23.sp4_h_r_8
 (16 9)  (358 377)  (358 377)  routing T_7_23.sp12_v_b_8 <X> T_7_23.lc_trk_g2_0
 (17 9)  (359 377)  (359 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (364 377)  (364 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (373 377)  (373 377)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (38 9)  (380 377)  (380 377)  LC_4 Logic Functioning bit
 (40 9)  (382 377)  (382 377)  LC_4 Logic Functioning bit
 (41 9)  (383 377)  (383 377)  LC_4 Logic Functioning bit
 (11 10)  (353 378)  (353 378)  routing T_7_23.sp4_v_b_5 <X> T_7_23.sp4_v_t_45
 (16 10)  (358 378)  (358 378)  routing T_7_23.sp4_v_t_16 <X> T_7_23.lc_trk_g2_5
 (17 10)  (359 378)  (359 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (360 378)  (360 378)  routing T_7_23.sp4_v_t_16 <X> T_7_23.lc_trk_g2_5
 (26 10)  (368 378)  (368 378)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 378)  (370 378)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 378)  (371 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 378)  (373 378)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 378)  (374 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 378)  (375 378)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 378)  (376 378)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (42 10)  (384 378)  (384 378)  LC_5 Logic Functioning bit
 (45 10)  (387 378)  (387 378)  LC_5 Logic Functioning bit
 (50 10)  (392 378)  (392 378)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (393 378)  (393 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (351 379)  (351 379)  routing T_7_23.sp4_v_b_11 <X> T_7_23.sp4_v_t_42
 (10 11)  (352 379)  (352 379)  routing T_7_23.sp4_v_b_11 <X> T_7_23.sp4_v_t_42
 (12 11)  (354 379)  (354 379)  routing T_7_23.sp4_v_b_5 <X> T_7_23.sp4_v_t_45
 (17 11)  (359 379)  (359 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (369 379)  (369 379)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 379)  (371 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 379)  (372 379)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (378 379)  (378 379)  LC_5 Logic Functioning bit
 (38 11)  (380 379)  (380 379)  LC_5 Logic Functioning bit
 (43 11)  (385 379)  (385 379)  LC_5 Logic Functioning bit
 (15 12)  (357 380)  (357 380)  routing T_7_23.sp4_h_r_41 <X> T_7_23.lc_trk_g3_1
 (16 12)  (358 380)  (358 380)  routing T_7_23.sp4_h_r_41 <X> T_7_23.lc_trk_g3_1
 (17 12)  (359 380)  (359 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (360 380)  (360 380)  routing T_7_23.sp4_h_r_41 <X> T_7_23.lc_trk_g3_1
 (22 12)  (364 380)  (364 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (367 380)  (367 380)  routing T_7_23.bnl_op_2 <X> T_7_23.lc_trk_g3_2
 (18 13)  (360 381)  (360 381)  routing T_7_23.sp4_h_r_41 <X> T_7_23.lc_trk_g3_1
 (21 13)  (363 381)  (363 381)  routing T_7_23.sp4_r_v_b_43 <X> T_7_23.lc_trk_g3_3
 (22 13)  (364 381)  (364 381)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (367 381)  (367 381)  routing T_7_23.bnl_op_2 <X> T_7_23.lc_trk_g3_2
 (16 14)  (358 382)  (358 382)  routing T_7_23.sp4_v_b_37 <X> T_7_23.lc_trk_g3_5
 (17 14)  (359 382)  (359 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (360 382)  (360 382)  routing T_7_23.sp4_v_b_37 <X> T_7_23.lc_trk_g3_5
 (26 14)  (368 382)  (368 382)  routing T_7_23.lc_trk_g0_5 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (29 14)  (371 382)  (371 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 382)  (374 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 382)  (375 382)  routing T_7_23.lc_trk_g2_0 <X> T_7_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 382)  (378 382)  LC_7 Logic Functioning bit
 (37 14)  (379 382)  (379 382)  LC_7 Logic Functioning bit
 (42 14)  (384 382)  (384 382)  LC_7 Logic Functioning bit
 (43 14)  (385 382)  (385 382)  LC_7 Logic Functioning bit
 (51 14)  (393 382)  (393 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (360 383)  (360 383)  routing T_7_23.sp4_v_b_37 <X> T_7_23.lc_trk_g3_5
 (22 15)  (364 383)  (364 383)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (366 383)  (366 383)  routing T_7_23.tnl_op_6 <X> T_7_23.lc_trk_g3_6
 (25 15)  (367 383)  (367 383)  routing T_7_23.tnl_op_6 <X> T_7_23.lc_trk_g3_6
 (29 15)  (371 383)  (371 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 383)  (372 383)  routing T_7_23.lc_trk_g0_2 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (374 383)  (374 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (376 383)  (376 383)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.input_2_7
 (35 15)  (377 383)  (377 383)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.input_2_7
 (36 15)  (378 383)  (378 383)  LC_7 Logic Functioning bit
 (37 15)  (379 383)  (379 383)  LC_7 Logic Functioning bit
 (42 15)  (384 383)  (384 383)  LC_7 Logic Functioning bit
 (52 15)  (394 383)  (394 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (395 383)  (395 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_8_23

 (9 6)  (405 374)  (405 374)  routing T_8_23.sp4_v_b_4 <X> T_8_23.sp4_h_l_41
 (9 7)  (405 375)  (405 375)  routing T_8_23.sp4_v_b_4 <X> T_8_23.sp4_v_t_41
 (9 10)  (405 378)  (405 378)  routing T_8_23.sp4_v_b_7 <X> T_8_23.sp4_h_l_42
 (8 14)  (404 382)  (404 382)  routing T_8_23.sp4_h_r_2 <X> T_8_23.sp4_h_l_47
 (10 14)  (406 382)  (406 382)  routing T_8_23.sp4_h_r_2 <X> T_8_23.sp4_h_l_47
 (12 14)  (408 382)  (408 382)  routing T_8_23.sp4_v_b_11 <X> T_8_23.sp4_h_l_46
 (4 15)  (400 383)  (400 383)  routing T_8_23.sp4_v_b_4 <X> T_8_23.sp4_h_l_44


LogicTile_9_23

 (11 0)  (449 368)  (449 368)  routing T_9_23.sp4_h_l_45 <X> T_9_23.sp4_v_b_2
 (13 0)  (451 368)  (451 368)  routing T_9_23.sp4_h_l_45 <X> T_9_23.sp4_v_b_2
 (14 0)  (452 368)  (452 368)  routing T_9_23.wire_logic_cluster/lc_0/out <X> T_9_23.lc_trk_g0_0
 (17 0)  (455 368)  (455 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (459 368)  (459 368)  routing T_9_23.wire_logic_cluster/lc_3/out <X> T_9_23.lc_trk_g0_3
 (22 0)  (460 368)  (460 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (463 368)  (463 368)  routing T_9_23.wire_logic_cluster/lc_2/out <X> T_9_23.lc_trk_g0_2
 (27 0)  (465 368)  (465 368)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 368)  (466 368)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 368)  (467 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 368)  (470 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 368)  (472 368)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (40 0)  (478 368)  (478 368)  LC_0 Logic Functioning bit
 (41 0)  (479 368)  (479 368)  LC_0 Logic Functioning bit
 (42 0)  (480 368)  (480 368)  LC_0 Logic Functioning bit
 (43 0)  (481 368)  (481 368)  LC_0 Logic Functioning bit
 (44 0)  (482 368)  (482 368)  LC_0 Logic Functioning bit
 (12 1)  (450 369)  (450 369)  routing T_9_23.sp4_h_l_45 <X> T_9_23.sp4_v_b_2
 (17 1)  (455 369)  (455 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (460 369)  (460 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (468 369)  (468 369)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 369)  (469 369)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 369)  (470 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (478 369)  (478 369)  LC_0 Logic Functioning bit
 (41 1)  (479 369)  (479 369)  LC_0 Logic Functioning bit
 (42 1)  (480 369)  (480 369)  LC_0 Logic Functioning bit
 (43 1)  (481 369)  (481 369)  LC_0 Logic Functioning bit
 (51 1)  (489 369)  (489 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (6 2)  (444 370)  (444 370)  routing T_9_23.sp4_h_l_42 <X> T_9_23.sp4_v_t_37
 (10 2)  (448 370)  (448 370)  routing T_9_23.sp4_v_b_8 <X> T_9_23.sp4_h_l_36
 (11 2)  (449 370)  (449 370)  routing T_9_23.sp4_h_l_44 <X> T_9_23.sp4_v_t_39
 (14 2)  (452 370)  (452 370)  routing T_9_23.sp4_v_t_1 <X> T_9_23.lc_trk_g0_4
 (17 2)  (455 370)  (455 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (456 370)  (456 370)  routing T_9_23.wire_logic_cluster/lc_5/out <X> T_9_23.lc_trk_g0_5
 (25 2)  (463 370)  (463 370)  routing T_9_23.wire_logic_cluster/lc_6/out <X> T_9_23.lc_trk_g0_6
 (28 2)  (466 370)  (466 370)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 370)  (467 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 370)  (468 370)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 370)  (469 370)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 370)  (470 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (478 370)  (478 370)  LC_1 Logic Functioning bit
 (41 2)  (479 370)  (479 370)  LC_1 Logic Functioning bit
 (42 2)  (480 370)  (480 370)  LC_1 Logic Functioning bit
 (43 2)  (481 370)  (481 370)  LC_1 Logic Functioning bit
 (44 2)  (482 370)  (482 370)  LC_1 Logic Functioning bit
 (52 2)  (490 370)  (490 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (452 371)  (452 371)  routing T_9_23.sp4_v_t_1 <X> T_9_23.lc_trk_g0_4
 (16 3)  (454 371)  (454 371)  routing T_9_23.sp4_v_t_1 <X> T_9_23.lc_trk_g0_4
 (17 3)  (455 371)  (455 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (460 371)  (460 371)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (468 371)  (468 371)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 371)  (470 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (471 371)  (471 371)  routing T_9_23.lc_trk_g2_1 <X> T_9_23.input_2_1
 (40 3)  (478 371)  (478 371)  LC_1 Logic Functioning bit
 (41 3)  (479 371)  (479 371)  LC_1 Logic Functioning bit
 (42 3)  (480 371)  (480 371)  LC_1 Logic Functioning bit
 (43 3)  (481 371)  (481 371)  LC_1 Logic Functioning bit
 (11 4)  (449 372)  (449 372)  routing T_9_23.sp4_h_l_46 <X> T_9_23.sp4_v_b_5
 (13 4)  (451 372)  (451 372)  routing T_9_23.sp4_h_l_46 <X> T_9_23.sp4_v_b_5
 (14 4)  (452 372)  (452 372)  routing T_9_23.bnr_op_0 <X> T_9_23.lc_trk_g1_0
 (17 4)  (455 372)  (455 372)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (456 372)  (456 372)  routing T_9_23.bnr_op_1 <X> T_9_23.lc_trk_g1_1
 (22 4)  (460 372)  (460 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (463 372)  (463 372)  routing T_9_23.sp4_v_b_10 <X> T_9_23.lc_trk_g1_2
 (27 4)  (465 372)  (465 372)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 372)  (466 372)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 372)  (468 372)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (37 4)  (475 372)  (475 372)  LC_2 Logic Functioning bit
 (39 4)  (477 372)  (477 372)  LC_2 Logic Functioning bit
 (40 4)  (478 372)  (478 372)  LC_2 Logic Functioning bit
 (42 4)  (480 372)  (480 372)  LC_2 Logic Functioning bit
 (44 4)  (482 372)  (482 372)  LC_2 Logic Functioning bit
 (12 5)  (450 373)  (450 373)  routing T_9_23.sp4_h_l_46 <X> T_9_23.sp4_v_b_5
 (14 5)  (452 373)  (452 373)  routing T_9_23.bnr_op_0 <X> T_9_23.lc_trk_g1_0
 (17 5)  (455 373)  (455 373)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (456 373)  (456 373)  routing T_9_23.bnr_op_1 <X> T_9_23.lc_trk_g1_1
 (21 5)  (459 373)  (459 373)  routing T_9_23.sp4_r_v_b_27 <X> T_9_23.lc_trk_g1_3
 (22 5)  (460 373)  (460 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (461 373)  (461 373)  routing T_9_23.sp4_v_b_10 <X> T_9_23.lc_trk_g1_2
 (25 5)  (463 373)  (463 373)  routing T_9_23.sp4_v_b_10 <X> T_9_23.lc_trk_g1_2
 (26 5)  (464 373)  (464 373)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 373)  (466 373)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 373)  (467 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 373)  (468 373)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 373)  (470 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 373)  (473 373)  routing T_9_23.lc_trk_g0_2 <X> T_9_23.input_2_2
 (36 5)  (474 373)  (474 373)  LC_2 Logic Functioning bit
 (38 5)  (476 373)  (476 373)  LC_2 Logic Functioning bit
 (41 5)  (479 373)  (479 373)  LC_2 Logic Functioning bit
 (43 5)  (481 373)  (481 373)  LC_2 Logic Functioning bit
 (51 5)  (489 373)  (489 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (27 6)  (465 374)  (465 374)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 374)  (467 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 374)  (470 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 374)  (471 374)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 374)  (472 374)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_3/in_3
 (40 6)  (478 374)  (478 374)  LC_3 Logic Functioning bit
 (41 6)  (479 374)  (479 374)  LC_3 Logic Functioning bit
 (42 6)  (480 374)  (480 374)  LC_3 Logic Functioning bit
 (43 6)  (481 374)  (481 374)  LC_3 Logic Functioning bit
 (44 6)  (482 374)  (482 374)  LC_3 Logic Functioning bit
 (52 6)  (490 374)  (490 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (10 7)  (448 375)  (448 375)  routing T_9_23.sp4_h_l_46 <X> T_9_23.sp4_v_t_41
 (22 7)  (460 375)  (460 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (461 375)  (461 375)  routing T_9_23.sp4_v_b_22 <X> T_9_23.lc_trk_g1_6
 (24 7)  (462 375)  (462 375)  routing T_9_23.sp4_v_b_22 <X> T_9_23.lc_trk_g1_6
 (30 7)  (468 375)  (468 375)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 375)  (470 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 375)  (473 375)  routing T_9_23.lc_trk_g0_3 <X> T_9_23.input_2_3
 (40 7)  (478 375)  (478 375)  LC_3 Logic Functioning bit
 (41 7)  (479 375)  (479 375)  LC_3 Logic Functioning bit
 (42 7)  (480 375)  (480 375)  LC_3 Logic Functioning bit
 (43 7)  (481 375)  (481 375)  LC_3 Logic Functioning bit
 (8 8)  (446 376)  (446 376)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_h_r_7
 (9 8)  (447 376)  (447 376)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_h_r_7
 (10 8)  (448 376)  (448 376)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_h_r_7
 (14 8)  (452 376)  (452 376)  routing T_9_23.sp4_h_l_21 <X> T_9_23.lc_trk_g2_0
 (17 8)  (455 376)  (455 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 376)  (456 376)  routing T_9_23.wire_logic_cluster/lc_1/out <X> T_9_23.lc_trk_g2_1
 (25 8)  (463 376)  (463 376)  routing T_9_23.sp12_v_t_1 <X> T_9_23.lc_trk_g2_2
 (29 8)  (467 376)  (467 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 376)  (469 376)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 376)  (470 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 376)  (472 376)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 376)  (473 376)  routing T_9_23.lc_trk_g2_4 <X> T_9_23.input_2_4
 (40 8)  (478 376)  (478 376)  LC_4 Logic Functioning bit
 (41 8)  (479 376)  (479 376)  LC_4 Logic Functioning bit
 (42 8)  (480 376)  (480 376)  LC_4 Logic Functioning bit
 (43 8)  (481 376)  (481 376)  LC_4 Logic Functioning bit
 (44 8)  (482 376)  (482 376)  LC_4 Logic Functioning bit
 (15 9)  (453 377)  (453 377)  routing T_9_23.sp4_h_l_21 <X> T_9_23.lc_trk_g2_0
 (16 9)  (454 377)  (454 377)  routing T_9_23.sp4_h_l_21 <X> T_9_23.lc_trk_g2_0
 (17 9)  (455 377)  (455 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (460 377)  (460 377)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (462 377)  (462 377)  routing T_9_23.sp12_v_t_1 <X> T_9_23.lc_trk_g2_2
 (25 9)  (463 377)  (463 377)  routing T_9_23.sp12_v_t_1 <X> T_9_23.lc_trk_g2_2
 (31 9)  (469 377)  (469 377)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 377)  (470 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (471 377)  (471 377)  routing T_9_23.lc_trk_g2_4 <X> T_9_23.input_2_4
 (40 9)  (478 377)  (478 377)  LC_4 Logic Functioning bit
 (41 9)  (479 377)  (479 377)  LC_4 Logic Functioning bit
 (42 9)  (480 377)  (480 377)  LC_4 Logic Functioning bit
 (43 9)  (481 377)  (481 377)  LC_4 Logic Functioning bit
 (53 9)  (491 377)  (491 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (452 378)  (452 378)  routing T_9_23.wire_logic_cluster/lc_4/out <X> T_9_23.lc_trk_g2_4
 (15 10)  (453 378)  (453 378)  routing T_9_23.sp4_h_r_45 <X> T_9_23.lc_trk_g2_5
 (16 10)  (454 378)  (454 378)  routing T_9_23.sp4_h_r_45 <X> T_9_23.lc_trk_g2_5
 (17 10)  (455 378)  (455 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (456 378)  (456 378)  routing T_9_23.sp4_h_r_45 <X> T_9_23.lc_trk_g2_5
 (21 10)  (459 378)  (459 378)  routing T_9_23.wire_logic_cluster/lc_7/out <X> T_9_23.lc_trk_g2_7
 (22 10)  (460 378)  (460 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (463 378)  (463 378)  routing T_9_23.sp4_h_r_38 <X> T_9_23.lc_trk_g2_6
 (28 10)  (466 378)  (466 378)  routing T_9_23.lc_trk_g2_0 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 378)  (472 378)  routing T_9_23.lc_trk_g1_1 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 378)  (473 378)  routing T_9_23.lc_trk_g0_5 <X> T_9_23.input_2_5
 (40 10)  (478 378)  (478 378)  LC_5 Logic Functioning bit
 (41 10)  (479 378)  (479 378)  LC_5 Logic Functioning bit
 (42 10)  (480 378)  (480 378)  LC_5 Logic Functioning bit
 (43 10)  (481 378)  (481 378)  LC_5 Logic Functioning bit
 (44 10)  (482 378)  (482 378)  LC_5 Logic Functioning bit
 (51 10)  (489 378)  (489 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (449 379)  (449 379)  routing T_9_23.sp4_h_r_8 <X> T_9_23.sp4_h_l_45
 (17 11)  (455 379)  (455 379)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (456 379)  (456 379)  routing T_9_23.sp4_h_r_45 <X> T_9_23.lc_trk_g2_5
 (22 11)  (460 379)  (460 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (461 379)  (461 379)  routing T_9_23.sp4_h_r_38 <X> T_9_23.lc_trk_g2_6
 (24 11)  (462 379)  (462 379)  routing T_9_23.sp4_h_r_38 <X> T_9_23.lc_trk_g2_6
 (32 11)  (470 379)  (470 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (478 379)  (478 379)  LC_5 Logic Functioning bit
 (41 11)  (479 379)  (479 379)  LC_5 Logic Functioning bit
 (42 11)  (480 379)  (480 379)  LC_5 Logic Functioning bit
 (43 11)  (481 379)  (481 379)  LC_5 Logic Functioning bit
 (17 12)  (455 380)  (455 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (460 380)  (460 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (463 380)  (463 380)  routing T_9_23.sp4_h_r_42 <X> T_9_23.lc_trk_g3_2
 (28 12)  (466 380)  (466 380)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 380)  (467 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 380)  (468 380)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 380)  (470 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 380)  (472 380)  routing T_9_23.lc_trk_g1_0 <X> T_9_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 380)  (473 380)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.input_2_6
 (40 12)  (478 380)  (478 380)  LC_6 Logic Functioning bit
 (41 12)  (479 380)  (479 380)  LC_6 Logic Functioning bit
 (42 12)  (480 380)  (480 380)  LC_6 Logic Functioning bit
 (43 12)  (481 380)  (481 380)  LC_6 Logic Functioning bit
 (44 12)  (482 380)  (482 380)  LC_6 Logic Functioning bit
 (53 12)  (491 380)  (491 380)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (460 381)  (460 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (461 381)  (461 381)  routing T_9_23.sp4_h_r_42 <X> T_9_23.lc_trk_g3_2
 (24 13)  (462 381)  (462 381)  routing T_9_23.sp4_h_r_42 <X> T_9_23.lc_trk_g3_2
 (25 13)  (463 381)  (463 381)  routing T_9_23.sp4_h_r_42 <X> T_9_23.lc_trk_g3_2
 (32 13)  (470 381)  (470 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (473 381)  (473 381)  routing T_9_23.lc_trk_g0_6 <X> T_9_23.input_2_6
 (40 13)  (478 381)  (478 381)  LC_6 Logic Functioning bit
 (41 13)  (479 381)  (479 381)  LC_6 Logic Functioning bit
 (42 13)  (480 381)  (480 381)  LC_6 Logic Functioning bit
 (43 13)  (481 381)  (481 381)  LC_6 Logic Functioning bit
 (15 14)  (453 382)  (453 382)  routing T_9_23.sp4_h_l_24 <X> T_9_23.lc_trk_g3_5
 (16 14)  (454 382)  (454 382)  routing T_9_23.sp4_h_l_24 <X> T_9_23.lc_trk_g3_5
 (17 14)  (455 382)  (455 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 382)  (456 382)  routing T_9_23.sp4_h_l_24 <X> T_9_23.lc_trk_g3_5
 (25 14)  (463 382)  (463 382)  routing T_9_23.sp4_h_r_46 <X> T_9_23.lc_trk_g3_6
 (27 14)  (465 382)  (465 382)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 382)  (466 382)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 382)  (467 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 382)  (468 382)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 382)  (470 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 382)  (471 382)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 382)  (472 382)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 382)  (473 382)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.input_2_7
 (40 14)  (478 382)  (478 382)  LC_7 Logic Functioning bit
 (41 14)  (479 382)  (479 382)  LC_7 Logic Functioning bit
 (42 14)  (480 382)  (480 382)  LC_7 Logic Functioning bit
 (43 14)  (481 382)  (481 382)  LC_7 Logic Functioning bit
 (44 14)  (482 382)  (482 382)  LC_7 Logic Functioning bit
 (22 15)  (460 383)  (460 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (461 383)  (461 383)  routing T_9_23.sp4_h_r_46 <X> T_9_23.lc_trk_g3_6
 (24 15)  (462 383)  (462 383)  routing T_9_23.sp4_h_r_46 <X> T_9_23.lc_trk_g3_6
 (25 15)  (463 383)  (463 383)  routing T_9_23.sp4_h_r_46 <X> T_9_23.lc_trk_g3_6
 (31 15)  (469 383)  (469 383)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 383)  (470 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 383)  (471 383)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.input_2_7
 (35 15)  (473 383)  (473 383)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.input_2_7
 (40 15)  (478 383)  (478 383)  LC_7 Logic Functioning bit
 (41 15)  (479 383)  (479 383)  LC_7 Logic Functioning bit
 (42 15)  (480 383)  (480 383)  LC_7 Logic Functioning bit
 (43 15)  (481 383)  (481 383)  LC_7 Logic Functioning bit
 (51 15)  (489 383)  (489 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_23

 (14 0)  (506 368)  (506 368)  routing T_10_23.lft_op_0 <X> T_10_23.lc_trk_g0_0
 (15 0)  (507 368)  (507 368)  routing T_10_23.lft_op_1 <X> T_10_23.lc_trk_g0_1
 (17 0)  (509 368)  (509 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (510 368)  (510 368)  routing T_10_23.lft_op_1 <X> T_10_23.lc_trk_g0_1
 (21 0)  (513 368)  (513 368)  routing T_10_23.lft_op_3 <X> T_10_23.lc_trk_g0_3
 (22 0)  (514 368)  (514 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (516 368)  (516 368)  routing T_10_23.lft_op_3 <X> T_10_23.lc_trk_g0_3
 (25 0)  (517 368)  (517 368)  routing T_10_23.lft_op_2 <X> T_10_23.lc_trk_g0_2
 (27 0)  (519 368)  (519 368)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 368)  (520 368)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 368)  (521 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (536 368)  (536 368)  LC_0 Logic Functioning bit
 (15 1)  (507 369)  (507 369)  routing T_10_23.lft_op_0 <X> T_10_23.lc_trk_g0_0
 (17 1)  (509 369)  (509 369)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (514 369)  (514 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (516 369)  (516 369)  routing T_10_23.lft_op_2 <X> T_10_23.lc_trk_g0_2
 (30 1)  (522 369)  (522 369)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 369)  (524 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (9 2)  (501 370)  (501 370)  routing T_10_23.sp4_v_b_1 <X> T_10_23.sp4_h_l_36
 (13 2)  (505 370)  (505 370)  routing T_10_23.sp4_v_b_2 <X> T_10_23.sp4_v_t_39
 (14 2)  (506 370)  (506 370)  routing T_10_23.lft_op_4 <X> T_10_23.lc_trk_g0_4
 (15 2)  (507 370)  (507 370)  routing T_10_23.lft_op_5 <X> T_10_23.lc_trk_g0_5
 (17 2)  (509 370)  (509 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 370)  (510 370)  routing T_10_23.lft_op_5 <X> T_10_23.lc_trk_g0_5
 (21 2)  (513 370)  (513 370)  routing T_10_23.lft_op_7 <X> T_10_23.lc_trk_g0_7
 (22 2)  (514 370)  (514 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 370)  (516 370)  routing T_10_23.lft_op_7 <X> T_10_23.lc_trk_g0_7
 (25 2)  (517 370)  (517 370)  routing T_10_23.lft_op_6 <X> T_10_23.lc_trk_g0_6
 (28 2)  (520 370)  (520 370)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 370)  (522 370)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (44 2)  (536 370)  (536 370)  LC_1 Logic Functioning bit
 (15 3)  (507 371)  (507 371)  routing T_10_23.lft_op_4 <X> T_10_23.lc_trk_g0_4
 (17 3)  (509 371)  (509 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (514 371)  (514 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 371)  (516 371)  routing T_10_23.lft_op_6 <X> T_10_23.lc_trk_g0_6
 (32 3)  (524 371)  (524 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (27 4)  (519 372)  (519 372)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 372)  (520 372)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 372)  (521 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 372)  (522 372)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (44 4)  (536 372)  (536 372)  LC_2 Logic Functioning bit
 (30 5)  (522 373)  (522 373)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 373)  (524 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 373)  (527 373)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.input_2_2
 (28 6)  (520 374)  (520 374)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 374)  (521 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (44 6)  (536 374)  (536 374)  LC_3 Logic Functioning bit
 (32 7)  (524 375)  (524 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 375)  (527 375)  routing T_10_23.lc_trk_g0_3 <X> T_10_23.input_2_3
 (14 8)  (506 376)  (506 376)  routing T_10_23.sp4_v_t_21 <X> T_10_23.lc_trk_g2_0
 (25 8)  (517 376)  (517 376)  routing T_10_23.sp4_v_t_23 <X> T_10_23.lc_trk_g2_2
 (28 8)  (520 376)  (520 376)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 376)  (522 376)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (35 8)  (527 376)  (527 376)  routing T_10_23.lc_trk_g0_4 <X> T_10_23.input_2_4
 (44 8)  (536 376)  (536 376)  LC_4 Logic Functioning bit
 (14 9)  (506 377)  (506 377)  routing T_10_23.sp4_v_t_21 <X> T_10_23.lc_trk_g2_0
 (16 9)  (508 377)  (508 377)  routing T_10_23.sp4_v_t_21 <X> T_10_23.lc_trk_g2_0
 (17 9)  (509 377)  (509 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (514 377)  (514 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 377)  (515 377)  routing T_10_23.sp4_v_t_23 <X> T_10_23.lc_trk_g2_2
 (25 9)  (517 377)  (517 377)  routing T_10_23.sp4_v_t_23 <X> T_10_23.lc_trk_g2_2
 (30 9)  (522 377)  (522 377)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 377)  (524 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (22 10)  (514 378)  (514 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (519 378)  (519 378)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 378)  (520 378)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 378)  (521 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 378)  (522 378)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (35 10)  (527 378)  (527 378)  routing T_10_23.lc_trk_g0_5 <X> T_10_23.input_2_5
 (44 10)  (536 378)  (536 378)  LC_5 Logic Functioning bit
 (15 11)  (507 379)  (507 379)  routing T_10_23.sp4_v_t_33 <X> T_10_23.lc_trk_g2_4
 (16 11)  (508 379)  (508 379)  routing T_10_23.sp4_v_t_33 <X> T_10_23.lc_trk_g2_4
 (17 11)  (509 379)  (509 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (513 379)  (513 379)  routing T_10_23.sp4_r_v_b_39 <X> T_10_23.lc_trk_g2_7
 (30 11)  (522 379)  (522 379)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 379)  (524 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (27 12)  (519 380)  (519 380)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 380)  (520 380)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 380)  (521 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (35 12)  (527 380)  (527 380)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.input_2_6
 (44 12)  (536 380)  (536 380)  LC_6 Logic Functioning bit
 (14 13)  (506 381)  (506 381)  routing T_10_23.sp4_r_v_b_40 <X> T_10_23.lc_trk_g3_0
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (514 381)  (514 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (515 381)  (515 381)  routing T_10_23.sp4_v_b_42 <X> T_10_23.lc_trk_g3_2
 (24 13)  (516 381)  (516 381)  routing T_10_23.sp4_v_b_42 <X> T_10_23.lc_trk_g3_2
 (32 13)  (524 381)  (524 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (527 381)  (527 381)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.input_2_6
 (9 14)  (501 382)  (501 382)  routing T_10_23.sp4_v_b_10 <X> T_10_23.sp4_h_l_47
 (21 14)  (513 382)  (513 382)  routing T_10_23.sp4_h_l_34 <X> T_10_23.lc_trk_g3_7
 (22 14)  (514 382)  (514 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (515 382)  (515 382)  routing T_10_23.sp4_h_l_34 <X> T_10_23.lc_trk_g3_7
 (24 14)  (516 382)  (516 382)  routing T_10_23.sp4_h_l_34 <X> T_10_23.lc_trk_g3_7
 (28 14)  (520 382)  (520 382)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 382)  (521 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (35 14)  (527 382)  (527 382)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.input_2_7
 (44 14)  (536 382)  (536 382)  LC_7 Logic Functioning bit
 (21 15)  (513 383)  (513 383)  routing T_10_23.sp4_h_l_34 <X> T_10_23.lc_trk_g3_7
 (22 15)  (514 383)  (514 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (515 383)  (515 383)  routing T_10_23.sp4_v_b_46 <X> T_10_23.lc_trk_g3_6
 (24 15)  (516 383)  (516 383)  routing T_10_23.sp4_v_b_46 <X> T_10_23.lc_trk_g3_6
 (30 15)  (522 383)  (522 383)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 383)  (524 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (527 383)  (527 383)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.input_2_7


LogicTile_11_23

 (22 0)  (568 368)  (568 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 368)  (569 368)  routing T_11_23.sp4_v_b_19 <X> T_11_23.lc_trk_g0_3
 (24 0)  (570 368)  (570 368)  routing T_11_23.sp4_v_b_19 <X> T_11_23.lc_trk_g0_3
 (26 0)  (572 368)  (572 368)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 368)  (574 368)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 368)  (575 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 368)  (576 368)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 368)  (582 368)  LC_0 Logic Functioning bit
 (38 0)  (584 368)  (584 368)  LC_0 Logic Functioning bit
 (41 0)  (587 368)  (587 368)  LC_0 Logic Functioning bit
 (43 0)  (589 368)  (589 368)  LC_0 Logic Functioning bit
 (14 1)  (560 369)  (560 369)  routing T_11_23.sp4_h_r_0 <X> T_11_23.lc_trk_g0_0
 (15 1)  (561 369)  (561 369)  routing T_11_23.sp4_h_r_0 <X> T_11_23.lc_trk_g0_0
 (16 1)  (562 369)  (562 369)  routing T_11_23.sp4_h_r_0 <X> T_11_23.lc_trk_g0_0
 (17 1)  (563 369)  (563 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (568 369)  (568 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 369)  (569 369)  routing T_11_23.sp4_v_b_18 <X> T_11_23.lc_trk_g0_2
 (24 1)  (570 369)  (570 369)  routing T_11_23.sp4_v_b_18 <X> T_11_23.lc_trk_g0_2
 (28 1)  (574 369)  (574 369)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 369)  (575 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 369)  (576 369)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 369)  (577 369)  routing T_11_23.lc_trk_g0_3 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 369)  (582 369)  LC_0 Logic Functioning bit
 (38 1)  (584 369)  (584 369)  LC_0 Logic Functioning bit
 (47 1)  (593 369)  (593 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (29 2)  (575 370)  (575 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 370)  (577 370)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 370)  (579 370)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 370)  (580 370)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 370)  (582 370)  LC_1 Logic Functioning bit
 (37 2)  (583 370)  (583 370)  LC_1 Logic Functioning bit
 (38 2)  (584 370)  (584 370)  LC_1 Logic Functioning bit
 (39 2)  (585 370)  (585 370)  LC_1 Logic Functioning bit
 (41 2)  (587 370)  (587 370)  LC_1 Logic Functioning bit
 (43 2)  (589 370)  (589 370)  LC_1 Logic Functioning bit
 (45 2)  (591 370)  (591 370)  LC_1 Logic Functioning bit
 (48 2)  (594 370)  (594 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (546 371)  (546 371)  routing T_11_23.lc_trk_g1_1 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 3)  (548 371)  (548 371)  routing T_11_23.lc_trk_g1_1 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (27 3)  (573 371)  (573 371)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 371)  (574 371)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 371)  (575 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 371)  (577 371)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 371)  (583 371)  LC_1 Logic Functioning bit
 (39 3)  (585 371)  (585 371)  LC_1 Logic Functioning bit
 (1 4)  (547 372)  (547 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (563 372)  (563 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (1 5)  (547 373)  (547 373)  routing T_11_23.lc_trk_g0_2 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (22 8)  (568 376)  (568 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (10 9)  (556 377)  (556 377)  routing T_11_23.sp4_h_r_2 <X> T_11_23.sp4_v_b_7
 (15 9)  (561 377)  (561 377)  routing T_11_23.tnr_op_0 <X> T_11_23.lc_trk_g2_0
 (17 9)  (563 377)  (563 377)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (567 377)  (567 377)  routing T_11_23.sp4_r_v_b_35 <X> T_11_23.lc_trk_g2_3
 (14 10)  (560 378)  (560 378)  routing T_11_23.sp12_v_t_3 <X> T_11_23.lc_trk_g2_4
 (22 10)  (568 378)  (568 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 378)  (569 378)  routing T_11_23.sp4_h_r_31 <X> T_11_23.lc_trk_g2_7
 (24 10)  (570 378)  (570 378)  routing T_11_23.sp4_h_r_31 <X> T_11_23.lc_trk_g2_7
 (14 11)  (560 379)  (560 379)  routing T_11_23.sp12_v_t_3 <X> T_11_23.lc_trk_g2_4
 (15 11)  (561 379)  (561 379)  routing T_11_23.sp12_v_t_3 <X> T_11_23.lc_trk_g2_4
 (17 11)  (563 379)  (563 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (21 11)  (567 379)  (567 379)  routing T_11_23.sp4_h_r_31 <X> T_11_23.lc_trk_g2_7
 (6 12)  (552 380)  (552 380)  routing T_11_23.sp4_h_r_4 <X> T_11_23.sp4_v_b_9
 (14 12)  (560 380)  (560 380)  routing T_11_23.sp4_h_r_40 <X> T_11_23.lc_trk_g3_0
 (27 12)  (573 380)  (573 380)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 380)  (574 380)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 380)  (575 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 380)  (576 380)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 380)  (578 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 380)  (579 380)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (14 13)  (560 381)  (560 381)  routing T_11_23.sp4_h_r_40 <X> T_11_23.lc_trk_g3_0
 (15 13)  (561 381)  (561 381)  routing T_11_23.sp4_h_r_40 <X> T_11_23.lc_trk_g3_0
 (16 13)  (562 381)  (562 381)  routing T_11_23.sp4_h_r_40 <X> T_11_23.lc_trk_g3_0
 (17 13)  (563 381)  (563 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (28 13)  (574 381)  (574 381)  routing T_11_23.lc_trk_g2_0 <X> T_11_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 381)  (575 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 381)  (577 381)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 381)  (583 381)  LC_6 Logic Functioning bit
 (39 13)  (585 381)  (585 381)  LC_6 Logic Functioning bit
 (48 13)  (594 381)  (594 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (8 14)  (554 382)  (554 382)  routing T_11_23.sp4_v_t_47 <X> T_11_23.sp4_h_l_47
 (9 14)  (555 382)  (555 382)  routing T_11_23.sp4_v_t_47 <X> T_11_23.sp4_h_l_47
 (21 14)  (567 382)  (567 382)  routing T_11_23.rgt_op_7 <X> T_11_23.lc_trk_g3_7
 (22 14)  (568 382)  (568 382)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 382)  (570 382)  routing T_11_23.rgt_op_7 <X> T_11_23.lc_trk_g3_7
 (32 14)  (578 382)  (578 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 382)  (579 382)  routing T_11_23.lc_trk_g2_0 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 382)  (581 382)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.input_2_7
 (42 14)  (588 382)  (588 382)  LC_7 Logic Functioning bit
 (14 15)  (560 383)  (560 383)  routing T_11_23.sp4_r_v_b_44 <X> T_11_23.lc_trk_g3_4
 (17 15)  (563 383)  (563 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (572 383)  (572 383)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 383)  (574 383)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 383)  (575 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 383)  (578 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (579 383)  (579 383)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.input_2_7
 (34 15)  (580 383)  (580 383)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.input_2_7
 (43 15)  (589 383)  (589 383)  LC_7 Logic Functioning bit
 (52 15)  (598 383)  (598 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_12_23

 (26 0)  (626 368)  (626 368)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 368)  (627 368)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 368)  (628 368)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 368)  (633 368)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 368)  (634 368)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 368)  (636 368)  LC_0 Logic Functioning bit
 (38 0)  (638 368)  (638 368)  LC_0 Logic Functioning bit
 (40 0)  (640 368)  (640 368)  LC_0 Logic Functioning bit
 (41 0)  (641 368)  (641 368)  LC_0 Logic Functioning bit
 (42 0)  (642 368)  (642 368)  LC_0 Logic Functioning bit
 (43 0)  (643 368)  (643 368)  LC_0 Logic Functioning bit
 (14 1)  (614 369)  (614 369)  routing T_12_23.top_op_0 <X> T_12_23.lc_trk_g0_0
 (15 1)  (615 369)  (615 369)  routing T_12_23.top_op_0 <X> T_12_23.lc_trk_g0_0
 (17 1)  (617 369)  (617 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (626 369)  (626 369)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 369)  (628 369)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 369)  (631 369)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 369)  (636 369)  LC_0 Logic Functioning bit
 (38 1)  (638 369)  (638 369)  LC_0 Logic Functioning bit
 (51 1)  (651 369)  (651 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (614 370)  (614 370)  routing T_12_23.wire_logic_cluster/lc_4/out <X> T_12_23.lc_trk_g0_4
 (0 3)  (600 371)  (600 371)  routing T_12_23.lc_trk_g1_1 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 3)  (602 371)  (602 371)  routing T_12_23.lc_trk_g1_1 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (13 3)  (613 371)  (613 371)  routing T_12_23.sp4_v_b_9 <X> T_12_23.sp4_h_l_39
 (17 3)  (617 371)  (617 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (16 4)  (616 372)  (616 372)  routing T_12_23.sp4_v_b_1 <X> T_12_23.lc_trk_g1_1
 (17 4)  (617 372)  (617 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (618 372)  (618 372)  routing T_12_23.sp4_v_b_1 <X> T_12_23.lc_trk_g1_1
 (13 6)  (613 374)  (613 374)  routing T_12_23.sp4_v_b_5 <X> T_12_23.sp4_v_t_40
 (14 6)  (614 374)  (614 374)  routing T_12_23.sp4_h_l_1 <X> T_12_23.lc_trk_g1_4
 (17 6)  (617 374)  (617 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (626 374)  (626 374)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 374)  (629 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 374)  (631 374)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 374)  (633 374)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (11 7)  (611 375)  (611 375)  routing T_12_23.sp4_h_r_9 <X> T_12_23.sp4_h_l_40
 (13 7)  (613 375)  (613 375)  routing T_12_23.sp4_h_r_9 <X> T_12_23.sp4_h_l_40
 (15 7)  (615 375)  (615 375)  routing T_12_23.sp4_h_l_1 <X> T_12_23.lc_trk_g1_4
 (16 7)  (616 375)  (616 375)  routing T_12_23.sp4_h_l_1 <X> T_12_23.lc_trk_g1_4
 (17 7)  (617 375)  (617 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (626 375)  (626 375)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 375)  (627 375)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 375)  (628 375)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 375)  (629 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (41 7)  (641 375)  (641 375)  LC_3 Logic Functioning bit
 (43 7)  (643 375)  (643 375)  LC_3 Logic Functioning bit
 (22 8)  (622 376)  (622 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 376)  (623 376)  routing T_12_23.sp4_v_t_30 <X> T_12_23.lc_trk_g2_3
 (24 8)  (624 376)  (624 376)  routing T_12_23.sp4_v_t_30 <X> T_12_23.lc_trk_g2_3
 (26 8)  (626 376)  (626 376)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 376)  (627 376)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 376)  (628 376)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 376)  (629 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 376)  (630 376)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 376)  (632 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 376)  (633 376)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 376)  (636 376)  LC_4 Logic Functioning bit
 (38 8)  (638 376)  (638 376)  LC_4 Logic Functioning bit
 (41 8)  (641 376)  (641 376)  LC_4 Logic Functioning bit
 (43 8)  (643 376)  (643 376)  LC_4 Logic Functioning bit
 (45 8)  (645 376)  (645 376)  LC_4 Logic Functioning bit
 (50 8)  (650 376)  (650 376)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (629 377)  (629 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 377)  (631 377)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 377)  (636 377)  LC_4 Logic Functioning bit
 (39 9)  (639 377)  (639 377)  LC_4 Logic Functioning bit
 (40 9)  (640 377)  (640 377)  LC_4 Logic Functioning bit
 (42 9)  (642 377)  (642 377)  LC_4 Logic Functioning bit
 (48 9)  (648 377)  (648 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (617 378)  (617 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (625 378)  (625 378)  routing T_12_23.sp4_h_r_38 <X> T_12_23.lc_trk_g2_6
 (15 11)  (615 379)  (615 379)  routing T_12_23.sp4_v_t_33 <X> T_12_23.lc_trk_g2_4
 (16 11)  (616 379)  (616 379)  routing T_12_23.sp4_v_t_33 <X> T_12_23.lc_trk_g2_4
 (17 11)  (617 379)  (617 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (618 379)  (618 379)  routing T_12_23.sp4_r_v_b_37 <X> T_12_23.lc_trk_g2_5
 (22 11)  (622 379)  (622 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (623 379)  (623 379)  routing T_12_23.sp4_h_r_38 <X> T_12_23.lc_trk_g2_6
 (24 11)  (624 379)  (624 379)  routing T_12_23.sp4_h_r_38 <X> T_12_23.lc_trk_g2_6
 (22 12)  (622 380)  (622 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (625 380)  (625 380)  routing T_12_23.sp4_h_r_34 <X> T_12_23.lc_trk_g3_2
 (12 13)  (612 381)  (612 381)  routing T_12_23.sp4_h_r_11 <X> T_12_23.sp4_v_b_11
 (14 13)  (614 381)  (614 381)  routing T_12_23.sp4_h_r_24 <X> T_12_23.lc_trk_g3_0
 (15 13)  (615 381)  (615 381)  routing T_12_23.sp4_h_r_24 <X> T_12_23.lc_trk_g3_0
 (16 13)  (616 381)  (616 381)  routing T_12_23.sp4_h_r_24 <X> T_12_23.lc_trk_g3_0
 (17 13)  (617 381)  (617 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (621 381)  (621 381)  routing T_12_23.sp4_r_v_b_43 <X> T_12_23.lc_trk_g3_3
 (22 13)  (622 381)  (622 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 381)  (623 381)  routing T_12_23.sp4_h_r_34 <X> T_12_23.lc_trk_g3_2
 (24 13)  (624 381)  (624 381)  routing T_12_23.sp4_h_r_34 <X> T_12_23.lc_trk_g3_2
 (26 14)  (626 382)  (626 382)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 382)  (627 382)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 382)  (629 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 382)  (630 382)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 382)  (632 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 382)  (633 382)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 382)  (634 382)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 382)  (635 382)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.input_2_7
 (37 14)  (637 382)  (637 382)  LC_7 Logic Functioning bit
 (41 14)  (641 382)  (641 382)  LC_7 Logic Functioning bit
 (43 14)  (643 382)  (643 382)  LC_7 Logic Functioning bit
 (17 15)  (617 383)  (617 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (622 383)  (622 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (623 383)  (623 383)  routing T_12_23.sp12_v_t_21 <X> T_12_23.lc_trk_g3_6
 (25 15)  (625 383)  (625 383)  routing T_12_23.sp12_v_t_21 <X> T_12_23.lc_trk_g3_6
 (28 15)  (628 383)  (628 383)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 383)  (629 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 383)  (631 383)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 383)  (632 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (634 383)  (634 383)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.input_2_7
 (37 15)  (637 383)  (637 383)  LC_7 Logic Functioning bit
 (38 15)  (638 383)  (638 383)  LC_7 Logic Functioning bit
 (39 15)  (639 383)  (639 383)  LC_7 Logic Functioning bit
 (41 15)  (641 383)  (641 383)  LC_7 Logic Functioning bit
 (43 15)  (643 383)  (643 383)  LC_7 Logic Functioning bit


LogicTile_13_23

 (6 0)  (660 368)  (660 368)  routing T_13_23.sp4_h_r_7 <X> T_13_23.sp4_v_b_0
 (28 0)  (682 368)  (682 368)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 368)  (684 368)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 368)  (687 368)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 368)  (688 368)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 368)  (689 368)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.input_2_0
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (40 0)  (694 368)  (694 368)  LC_0 Logic Functioning bit
 (41 0)  (695 368)  (695 368)  LC_0 Logic Functioning bit
 (26 1)  (680 369)  (680 369)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 369)  (682 369)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 369)  (683 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 369)  (686 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 369)  (688 369)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.input_2_0
 (35 1)  (689 369)  (689 369)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.input_2_0
 (36 1)  (690 369)  (690 369)  LC_0 Logic Functioning bit
 (38 1)  (692 369)  (692 369)  LC_0 Logic Functioning bit
 (41 1)  (695 369)  (695 369)  LC_0 Logic Functioning bit
 (43 1)  (697 369)  (697 369)  LC_0 Logic Functioning bit
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (668 370)  (668 370)  routing T_13_23.wire_logic_cluster/lc_4/out <X> T_13_23.lc_trk_g0_4
 (15 2)  (669 370)  (669 370)  routing T_13_23.sp4_h_r_13 <X> T_13_23.lc_trk_g0_5
 (16 2)  (670 370)  (670 370)  routing T_13_23.sp4_h_r_13 <X> T_13_23.lc_trk_g0_5
 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 370)  (672 370)  routing T_13_23.sp4_h_r_13 <X> T_13_23.lc_trk_g0_5
 (26 2)  (680 370)  (680 370)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 370)  (683 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 370)  (684 370)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 370)  (685 370)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 370)  (687 370)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 370)  (688 370)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 370)  (690 370)  LC_1 Logic Functioning bit
 (39 2)  (693 370)  (693 370)  LC_1 Logic Functioning bit
 (41 2)  (695 370)  (695 370)  LC_1 Logic Functioning bit
 (42 2)  (696 370)  (696 370)  LC_1 Logic Functioning bit
 (45 2)  (699 370)  (699 370)  LC_1 Logic Functioning bit
 (50 2)  (704 370)  (704 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 371)  (654 371)  routing T_13_23.lc_trk_g1_1 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 3)  (656 371)  (656 371)  routing T_13_23.lc_trk_g1_1 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (17 3)  (671 371)  (671 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (682 371)  (682 371)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 371)  (683 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 371)  (690 371)  LC_1 Logic Functioning bit
 (37 3)  (691 371)  (691 371)  LC_1 Logic Functioning bit
 (38 3)  (692 371)  (692 371)  LC_1 Logic Functioning bit
 (39 3)  (693 371)  (693 371)  LC_1 Logic Functioning bit
 (53 3)  (707 371)  (707 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (654 372)  (654 372)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_7/cen
 (1 4)  (655 372)  (655 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (671 372)  (671 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (675 372)  (675 372)  routing T_13_23.sp4_v_b_3 <X> T_13_23.lc_trk_g1_3
 (22 4)  (676 372)  (676 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (677 372)  (677 372)  routing T_13_23.sp4_v_b_3 <X> T_13_23.lc_trk_g1_3
 (26 4)  (680 372)  (680 372)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 372)  (681 372)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 372)  (682 372)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 372)  (683 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 372)  (685 372)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 372)  (687 372)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 372)  (688 372)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 372)  (691 372)  LC_2 Logic Functioning bit
 (39 4)  (693 372)  (693 372)  LC_2 Logic Functioning bit
 (40 4)  (694 372)  (694 372)  LC_2 Logic Functioning bit
 (41 4)  (695 372)  (695 372)  LC_2 Logic Functioning bit
 (42 4)  (696 372)  (696 372)  LC_2 Logic Functioning bit
 (43 4)  (697 372)  (697 372)  LC_2 Logic Functioning bit
 (45 4)  (699 372)  (699 372)  LC_2 Logic Functioning bit
 (52 4)  (706 372)  (706 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (654 373)  (654 373)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_7/cen
 (1 5)  (655 373)  (655 373)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_7/cen
 (18 5)  (672 373)  (672 373)  routing T_13_23.sp4_r_v_b_25 <X> T_13_23.lc_trk_g1_1
 (26 5)  (680 373)  (680 373)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 373)  (681 373)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 373)  (683 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 373)  (684 373)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 373)  (690 373)  LC_2 Logic Functioning bit
 (38 5)  (692 373)  (692 373)  LC_2 Logic Functioning bit
 (13 6)  (667 374)  (667 374)  routing T_13_23.sp4_h_r_5 <X> T_13_23.sp4_v_t_40
 (22 6)  (676 374)  (676 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 374)  (677 374)  routing T_13_23.sp4_h_r_7 <X> T_13_23.lc_trk_g1_7
 (24 6)  (678 374)  (678 374)  routing T_13_23.sp4_h_r_7 <X> T_13_23.lc_trk_g1_7
 (26 6)  (680 374)  (680 374)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 374)  (682 374)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 374)  (685 374)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 374)  (688 374)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 374)  (689 374)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.input_2_3
 (37 6)  (691 374)  (691 374)  LC_3 Logic Functioning bit
 (41 6)  (695 374)  (695 374)  LC_3 Logic Functioning bit
 (42 6)  (696 374)  (696 374)  LC_3 Logic Functioning bit
 (43 6)  (697 374)  (697 374)  LC_3 Logic Functioning bit
 (45 6)  (699 374)  (699 374)  LC_3 Logic Functioning bit
 (46 6)  (700 374)  (700 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (658 375)  (658 375)  routing T_13_23.sp4_h_r_7 <X> T_13_23.sp4_h_l_38
 (6 7)  (660 375)  (660 375)  routing T_13_23.sp4_h_r_7 <X> T_13_23.sp4_h_l_38
 (12 7)  (666 375)  (666 375)  routing T_13_23.sp4_h_r_5 <X> T_13_23.sp4_v_t_40
 (17 7)  (671 375)  (671 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (675 375)  (675 375)  routing T_13_23.sp4_h_r_7 <X> T_13_23.lc_trk_g1_7
 (27 7)  (681 375)  (681 375)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 375)  (682 375)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 375)  (684 375)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 375)  (685 375)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 375)  (686 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (688 375)  (688 375)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.input_2_3
 (36 7)  (690 375)  (690 375)  LC_3 Logic Functioning bit
 (37 7)  (691 375)  (691 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (43 7)  (697 375)  (697 375)  LC_3 Logic Functioning bit
 (14 8)  (668 376)  (668 376)  routing T_13_23.sp4_h_l_21 <X> T_13_23.lc_trk_g2_0
 (21 8)  (675 376)  (675 376)  routing T_13_23.sp4_v_t_14 <X> T_13_23.lc_trk_g2_3
 (22 8)  (676 376)  (676 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 376)  (677 376)  routing T_13_23.sp4_v_t_14 <X> T_13_23.lc_trk_g2_3
 (26 8)  (680 376)  (680 376)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 376)  (684 376)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 376)  (687 376)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 376)  (694 376)  LC_4 Logic Functioning bit
 (42 8)  (696 376)  (696 376)  LC_4 Logic Functioning bit
 (46 8)  (700 376)  (700 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (662 377)  (662 377)  routing T_13_23.sp4_h_r_7 <X> T_13_23.sp4_v_b_7
 (15 9)  (669 377)  (669 377)  routing T_13_23.sp4_h_l_21 <X> T_13_23.lc_trk_g2_0
 (16 9)  (670 377)  (670 377)  routing T_13_23.sp4_h_l_21 <X> T_13_23.lc_trk_g2_0
 (17 9)  (671 377)  (671 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (676 377)  (676 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (680 377)  (680 377)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 377)  (682 377)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 377)  (683 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 377)  (685 377)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 377)  (686 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (688 377)  (688 377)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.input_2_4
 (35 9)  (689 377)  (689 377)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.input_2_4
 (40 9)  (694 377)  (694 377)  LC_4 Logic Functioning bit
 (48 9)  (702 377)  (702 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (11 10)  (665 378)  (665 378)  routing T_13_23.sp4_h_r_2 <X> T_13_23.sp4_v_t_45
 (13 10)  (667 378)  (667 378)  routing T_13_23.sp4_h_r_2 <X> T_13_23.sp4_v_t_45
 (15 10)  (669 378)  (669 378)  routing T_13_23.sp4_h_l_24 <X> T_13_23.lc_trk_g2_5
 (16 10)  (670 378)  (670 378)  routing T_13_23.sp4_h_l_24 <X> T_13_23.lc_trk_g2_5
 (17 10)  (671 378)  (671 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 378)  (672 378)  routing T_13_23.sp4_h_l_24 <X> T_13_23.lc_trk_g2_5
 (36 10)  (690 378)  (690 378)  LC_5 Logic Functioning bit
 (39 10)  (693 378)  (693 378)  LC_5 Logic Functioning bit
 (40 10)  (694 378)  (694 378)  LC_5 Logic Functioning bit
 (43 10)  (697 378)  (697 378)  LC_5 Logic Functioning bit
 (45 10)  (699 378)  (699 378)  LC_5 Logic Functioning bit
 (46 10)  (700 378)  (700 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (704 378)  (704 378)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (666 379)  (666 379)  routing T_13_23.sp4_h_r_2 <X> T_13_23.sp4_v_t_45
 (22 11)  (676 379)  (676 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 379)  (677 379)  routing T_13_23.sp4_h_r_30 <X> T_13_23.lc_trk_g2_6
 (24 11)  (678 379)  (678 379)  routing T_13_23.sp4_h_r_30 <X> T_13_23.lc_trk_g2_6
 (25 11)  (679 379)  (679 379)  routing T_13_23.sp4_h_r_30 <X> T_13_23.lc_trk_g2_6
 (26 11)  (680 379)  (680 379)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 379)  (681 379)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 379)  (682 379)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 379)  (683 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 379)  (691 379)  LC_5 Logic Functioning bit
 (38 11)  (692 379)  (692 379)  LC_5 Logic Functioning bit
 (41 11)  (695 379)  (695 379)  LC_5 Logic Functioning bit
 (42 11)  (696 379)  (696 379)  LC_5 Logic Functioning bit
 (22 12)  (676 380)  (676 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (681 380)  (681 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 380)  (682 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 380)  (683 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 380)  (684 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 380)  (685 380)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 380)  (687 380)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 380)  (688 380)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (39 12)  (693 380)  (693 380)  LC_6 Logic Functioning bit
 (41 12)  (695 380)  (695 380)  LC_6 Logic Functioning bit
 (42 12)  (696 380)  (696 380)  LC_6 Logic Functioning bit
 (43 12)  (697 380)  (697 380)  LC_6 Logic Functioning bit
 (45 12)  (699 380)  (699 380)  LC_6 Logic Functioning bit
 (46 12)  (700 380)  (700 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (10 13)  (664 381)  (664 381)  routing T_13_23.sp4_h_r_5 <X> T_13_23.sp4_v_b_10
 (17 13)  (671 381)  (671 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (676 381)  (676 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (680 381)  (680 381)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 381)  (681 381)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 381)  (683 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 381)  (685 381)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 381)  (686 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (687 381)  (687 381)  routing T_13_23.lc_trk_g2_0 <X> T_13_23.input_2_6
 (36 13)  (690 381)  (690 381)  LC_6 Logic Functioning bit
 (38 13)  (692 381)  (692 381)  LC_6 Logic Functioning bit
 (39 13)  (693 381)  (693 381)  LC_6 Logic Functioning bit
 (42 13)  (696 381)  (696 381)  LC_6 Logic Functioning bit
 (14 14)  (668 382)  (668 382)  routing T_13_23.wire_logic_cluster/lc_4/out <X> T_13_23.lc_trk_g3_4
 (16 14)  (670 382)  (670 382)  routing T_13_23.sp4_v_b_37 <X> T_13_23.lc_trk_g3_5
 (17 14)  (671 382)  (671 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 382)  (672 382)  routing T_13_23.sp4_v_b_37 <X> T_13_23.lc_trk_g3_5
 (17 15)  (671 383)  (671 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (672 383)  (672 383)  routing T_13_23.sp4_v_b_37 <X> T_13_23.lc_trk_g3_5
 (22 15)  (676 383)  (676 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 383)  (677 383)  routing T_13_23.sp4_v_b_46 <X> T_13_23.lc_trk_g3_6
 (24 15)  (678 383)  (678 383)  routing T_13_23.sp4_v_b_46 <X> T_13_23.lc_trk_g3_6


LogicTile_14_23

 (14 0)  (722 368)  (722 368)  routing T_14_23.wire_logic_cluster/lc_0/out <X> T_14_23.lc_trk_g0_0
 (26 0)  (734 368)  (734 368)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 368)  (735 368)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 368)  (736 368)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 368)  (737 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 368)  (738 368)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 368)  (739 368)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 368)  (741 368)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 368)  (743 368)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.input_2_0
 (43 0)  (751 368)  (751 368)  LC_0 Logic Functioning bit
 (45 0)  (753 368)  (753 368)  LC_0 Logic Functioning bit
 (46 0)  (754 368)  (754 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (734 369)  (734 369)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 369)  (736 369)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 369)  (737 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 369)  (739 369)  routing T_14_23.lc_trk_g2_7 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 369)  (740 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 369)  (741 369)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.input_2_0
 (34 1)  (742 369)  (742 369)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.input_2_0
 (51 1)  (759 369)  (759 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (761 369)  (761 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (708 370)  (708 370)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (27 2)  (735 370)  (735 370)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 370)  (736 370)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 370)  (737 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 370)  (738 370)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 370)  (739 370)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 370)  (740 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 370)  (741 370)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 370)  (744 370)  LC_1 Logic Functioning bit
 (38 2)  (746 370)  (746 370)  LC_1 Logic Functioning bit
 (0 3)  (708 371)  (708 371)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 3)  (710 371)  (710 371)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (4 3)  (712 371)  (712 371)  routing T_14_23.sp4_v_b_7 <X> T_14_23.sp4_h_l_37
 (28 3)  (736 371)  (736 371)  routing T_14_23.lc_trk_g2_1 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 371)  (737 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 371)  (739 371)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (51 3)  (759 371)  (759 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (730 372)  (730 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (734 372)  (734 372)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 372)  (735 372)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 372)  (736 372)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 372)  (737 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 372)  (738 372)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 372)  (740 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 372)  (742 372)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 372)  (744 372)  LC_2 Logic Functioning bit
 (37 4)  (745 372)  (745 372)  LC_2 Logic Functioning bit
 (38 4)  (746 372)  (746 372)  LC_2 Logic Functioning bit
 (39 4)  (747 372)  (747 372)  LC_2 Logic Functioning bit
 (41 4)  (749 372)  (749 372)  LC_2 Logic Functioning bit
 (42 4)  (750 372)  (750 372)  LC_2 Logic Functioning bit
 (43 4)  (751 372)  (751 372)  LC_2 Logic Functioning bit
 (15 5)  (723 373)  (723 373)  routing T_14_23.sp4_v_t_5 <X> T_14_23.lc_trk_g1_0
 (16 5)  (724 373)  (724 373)  routing T_14_23.sp4_v_t_5 <X> T_14_23.lc_trk_g1_0
 (17 5)  (725 373)  (725 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (734 373)  (734 373)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 373)  (735 373)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 373)  (736 373)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 373)  (737 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 373)  (738 373)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 373)  (740 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 373)  (742 373)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.input_2_2
 (35 5)  (743 373)  (743 373)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.input_2_2
 (36 5)  (744 373)  (744 373)  LC_2 Logic Functioning bit
 (37 5)  (745 373)  (745 373)  LC_2 Logic Functioning bit
 (38 5)  (746 373)  (746 373)  LC_2 Logic Functioning bit
 (39 5)  (747 373)  (747 373)  LC_2 Logic Functioning bit
 (40 5)  (748 373)  (748 373)  LC_2 Logic Functioning bit
 (41 5)  (749 373)  (749 373)  LC_2 Logic Functioning bit
 (42 5)  (750 373)  (750 373)  LC_2 Logic Functioning bit
 (43 5)  (751 373)  (751 373)  LC_2 Logic Functioning bit
 (47 5)  (755 373)  (755 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (21 6)  (729 374)  (729 374)  routing T_14_23.sp4_h_l_10 <X> T_14_23.lc_trk_g1_7
 (22 6)  (730 374)  (730 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 374)  (731 374)  routing T_14_23.sp4_h_l_10 <X> T_14_23.lc_trk_g1_7
 (24 6)  (732 374)  (732 374)  routing T_14_23.sp4_h_l_10 <X> T_14_23.lc_trk_g1_7
 (21 7)  (729 375)  (729 375)  routing T_14_23.sp4_h_l_10 <X> T_14_23.lc_trk_g1_7
 (15 8)  (723 376)  (723 376)  routing T_14_23.tnr_op_1 <X> T_14_23.lc_trk_g2_1
 (17 8)  (725 376)  (725 376)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (730 376)  (730 376)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (732 376)  (732 376)  routing T_14_23.tnr_op_3 <X> T_14_23.lc_trk_g2_3
 (26 8)  (734 376)  (734 376)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 376)  (736 376)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 376)  (737 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 376)  (738 376)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 376)  (740 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 376)  (741 376)  routing T_14_23.lc_trk_g2_1 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (746 376)  (746 376)  LC_4 Logic Functioning bit
 (26 9)  (734 377)  (734 377)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 377)  (736 377)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 377)  (737 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 377)  (740 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (15 10)  (723 378)  (723 378)  routing T_14_23.rgt_op_5 <X> T_14_23.lc_trk_g2_5
 (17 10)  (725 378)  (725 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 378)  (726 378)  routing T_14_23.rgt_op_5 <X> T_14_23.lc_trk_g2_5
 (21 10)  (729 378)  (729 378)  routing T_14_23.rgt_op_7 <X> T_14_23.lc_trk_g2_7
 (22 10)  (730 378)  (730 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 378)  (732 378)  routing T_14_23.rgt_op_7 <X> T_14_23.lc_trk_g2_7
 (22 11)  (730 379)  (730 379)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (732 379)  (732 379)  routing T_14_23.tnr_op_6 <X> T_14_23.lc_trk_g2_6
 (16 12)  (724 380)  (724 380)  routing T_14_23.sp4_v_t_12 <X> T_14_23.lc_trk_g3_1
 (17 12)  (725 380)  (725 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (726 380)  (726 380)  routing T_14_23.sp4_v_t_12 <X> T_14_23.lc_trk_g3_1
 (21 12)  (729 380)  (729 380)  routing T_14_23.rgt_op_3 <X> T_14_23.lc_trk_g3_3
 (22 12)  (730 380)  (730 380)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 380)  (732 380)  routing T_14_23.rgt_op_3 <X> T_14_23.lc_trk_g3_3
 (9 14)  (717 382)  (717 382)  routing T_14_23.sp4_v_b_10 <X> T_14_23.sp4_h_l_47
 (15 14)  (723 382)  (723 382)  routing T_14_23.rgt_op_5 <X> T_14_23.lc_trk_g3_5
 (17 14)  (725 382)  (725 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 382)  (726 382)  routing T_14_23.rgt_op_5 <X> T_14_23.lc_trk_g3_5
 (21 14)  (729 382)  (729 382)  routing T_14_23.sp12_v_b_7 <X> T_14_23.lc_trk_g3_7
 (22 14)  (730 382)  (730 382)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (732 382)  (732 382)  routing T_14_23.sp12_v_b_7 <X> T_14_23.lc_trk_g3_7
 (25 14)  (733 382)  (733 382)  routing T_14_23.sp12_v_b_6 <X> T_14_23.lc_trk_g3_6
 (27 14)  (735 382)  (735 382)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 382)  (737 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 382)  (738 382)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 382)  (740 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 382)  (741 382)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 382)  (742 382)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 382)  (743 382)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.input_2_7
 (36 14)  (744 382)  (744 382)  LC_7 Logic Functioning bit
 (37 14)  (745 382)  (745 382)  LC_7 Logic Functioning bit
 (39 14)  (747 382)  (747 382)  LC_7 Logic Functioning bit
 (40 14)  (748 382)  (748 382)  LC_7 Logic Functioning bit
 (41 14)  (749 382)  (749 382)  LC_7 Logic Functioning bit
 (42 14)  (750 382)  (750 382)  LC_7 Logic Functioning bit
 (43 14)  (751 382)  (751 382)  LC_7 Logic Functioning bit
 (14 15)  (722 383)  (722 383)  routing T_14_23.sp4_r_v_b_44 <X> T_14_23.lc_trk_g3_4
 (17 15)  (725 383)  (725 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (729 383)  (729 383)  routing T_14_23.sp12_v_b_7 <X> T_14_23.lc_trk_g3_7
 (22 15)  (730 383)  (730 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (732 383)  (732 383)  routing T_14_23.sp12_v_b_6 <X> T_14_23.lc_trk_g3_6
 (25 15)  (733 383)  (733 383)  routing T_14_23.sp12_v_b_6 <X> T_14_23.lc_trk_g3_6
 (26 15)  (734 383)  (734 383)  routing T_14_23.lc_trk_g2_3 <X> T_14_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 383)  (736 383)  routing T_14_23.lc_trk_g2_3 <X> T_14_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 383)  (737 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 383)  (738 383)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 383)  (739 383)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 383)  (740 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (741 383)  (741 383)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.input_2_7
 (36 15)  (744 383)  (744 383)  LC_7 Logic Functioning bit
 (37 15)  (745 383)  (745 383)  LC_7 Logic Functioning bit
 (38 15)  (746 383)  (746 383)  LC_7 Logic Functioning bit
 (39 15)  (747 383)  (747 383)  LC_7 Logic Functioning bit
 (40 15)  (748 383)  (748 383)  LC_7 Logic Functioning bit
 (41 15)  (749 383)  (749 383)  LC_7 Logic Functioning bit
 (42 15)  (750 383)  (750 383)  LC_7 Logic Functioning bit
 (43 15)  (751 383)  (751 383)  LC_7 Logic Functioning bit


LogicTile_15_23

 (15 0)  (777 368)  (777 368)  routing T_15_23.top_op_1 <X> T_15_23.lc_trk_g0_1
 (17 0)  (779 368)  (779 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (784 368)  (784 368)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 368)  (786 368)  routing T_15_23.top_op_3 <X> T_15_23.lc_trk_g0_3
 (26 0)  (788 368)  (788 368)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 368)  (792 368)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 368)  (793 368)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 368)  (795 368)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 368)  (796 368)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 368)  (797 368)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.input_2_0
 (36 0)  (798 368)  (798 368)  LC_0 Logic Functioning bit
 (38 0)  (800 368)  (800 368)  LC_0 Logic Functioning bit
 (39 0)  (801 368)  (801 368)  LC_0 Logic Functioning bit
 (40 0)  (802 368)  (802 368)  LC_0 Logic Functioning bit
 (41 0)  (803 368)  (803 368)  LC_0 Logic Functioning bit
 (18 1)  (780 369)  (780 369)  routing T_15_23.top_op_1 <X> T_15_23.lc_trk_g0_1
 (21 1)  (783 369)  (783 369)  routing T_15_23.top_op_3 <X> T_15_23.lc_trk_g0_3
 (26 1)  (788 369)  (788 369)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 369)  (790 369)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 369)  (791 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 369)  (792 369)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 369)  (794 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (795 369)  (795 369)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.input_2_0
 (34 1)  (796 369)  (796 369)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.input_2_0
 (35 1)  (797 369)  (797 369)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.input_2_0
 (36 1)  (798 369)  (798 369)  LC_0 Logic Functioning bit
 (37 1)  (799 369)  (799 369)  LC_0 Logic Functioning bit
 (38 1)  (800 369)  (800 369)  LC_0 Logic Functioning bit
 (39 1)  (801 369)  (801 369)  LC_0 Logic Functioning bit
 (40 1)  (802 369)  (802 369)  LC_0 Logic Functioning bit
 (41 1)  (803 369)  (803 369)  LC_0 Logic Functioning bit
 (43 1)  (805 369)  (805 369)  LC_0 Logic Functioning bit
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (21 2)  (783 370)  (783 370)  routing T_15_23.lft_op_7 <X> T_15_23.lc_trk_g0_7
 (22 2)  (784 370)  (784 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 370)  (786 370)  routing T_15_23.lft_op_7 <X> T_15_23.lc_trk_g0_7
 (26 2)  (788 370)  (788 370)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 370)  (790 370)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 370)  (791 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 370)  (792 370)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 370)  (793 370)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 370)  (796 370)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 370)  (799 370)  LC_1 Logic Functioning bit
 (39 2)  (801 370)  (801 370)  LC_1 Logic Functioning bit
 (41 2)  (803 370)  (803 370)  LC_1 Logic Functioning bit
 (0 3)  (762 371)  (762 371)  routing T_15_23.lc_trk_g1_1 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 3)  (764 371)  (764 371)  routing T_15_23.lc_trk_g1_1 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (26 3)  (788 371)  (788 371)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 371)  (789 371)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 371)  (791 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 371)  (794 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (795 371)  (795 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.input_2_1
 (34 3)  (796 371)  (796 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.input_2_1
 (35 3)  (797 371)  (797 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.input_2_1
 (36 3)  (798 371)  (798 371)  LC_1 Logic Functioning bit
 (37 3)  (799 371)  (799 371)  LC_1 Logic Functioning bit
 (38 3)  (800 371)  (800 371)  LC_1 Logic Functioning bit
 (39 3)  (801 371)  (801 371)  LC_1 Logic Functioning bit
 (41 3)  (803 371)  (803 371)  LC_1 Logic Functioning bit
 (17 4)  (779 372)  (779 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (788 372)  (788 372)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 372)  (793 372)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 372)  (796 372)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 372)  (797 372)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.input_2_2
 (37 4)  (799 372)  (799 372)  LC_2 Logic Functioning bit
 (41 4)  (803 372)  (803 372)  LC_2 Logic Functioning bit
 (42 4)  (804 372)  (804 372)  LC_2 Logic Functioning bit
 (43 4)  (805 372)  (805 372)  LC_2 Logic Functioning bit
 (27 5)  (789 373)  (789 373)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 373)  (791 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 373)  (793 373)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 373)  (794 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (795 373)  (795 373)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.input_2_2
 (36 5)  (798 373)  (798 373)  LC_2 Logic Functioning bit
 (37 5)  (799 373)  (799 373)  LC_2 Logic Functioning bit
 (39 5)  (801 373)  (801 373)  LC_2 Logic Functioning bit
 (40 5)  (802 373)  (802 373)  LC_2 Logic Functioning bit
 (42 5)  (804 373)  (804 373)  LC_2 Logic Functioning bit
 (43 5)  (805 373)  (805 373)  LC_2 Logic Functioning bit
 (53 5)  (815 373)  (815 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (779 374)  (779 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 374)  (780 374)  routing T_15_23.wire_logic_cluster/lc_5/out <X> T_15_23.lc_trk_g1_5
 (21 6)  (783 374)  (783 374)  routing T_15_23.wire_logic_cluster/lc_7/out <X> T_15_23.lc_trk_g1_7
 (22 6)  (784 374)  (784 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (790 374)  (790 374)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 374)  (791 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 374)  (794 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 374)  (795 374)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 374)  (796 374)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 374)  (798 374)  LC_3 Logic Functioning bit
 (38 6)  (800 374)  (800 374)  LC_3 Logic Functioning bit
 (22 7)  (784 375)  (784 375)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 375)  (786 375)  routing T_15_23.top_op_6 <X> T_15_23.lc_trk_g1_6
 (25 7)  (787 375)  (787 375)  routing T_15_23.top_op_6 <X> T_15_23.lc_trk_g1_6
 (36 7)  (798 375)  (798 375)  LC_3 Logic Functioning bit
 (38 7)  (800 375)  (800 375)  LC_3 Logic Functioning bit
 (51 7)  (813 375)  (813 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (779 376)  (779 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 376)  (780 376)  routing T_15_23.wire_logic_cluster/lc_1/out <X> T_15_23.lc_trk_g2_1
 (22 8)  (784 376)  (784 376)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (786 376)  (786 376)  routing T_15_23.tnr_op_3 <X> T_15_23.lc_trk_g2_3
 (26 8)  (788 376)  (788 376)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 376)  (793 376)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 376)  (795 376)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 376)  (796 376)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (50 8)  (812 376)  (812 376)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (776 377)  (776 377)  routing T_15_23.tnl_op_0 <X> T_15_23.lc_trk_g2_0
 (15 9)  (777 377)  (777 377)  routing T_15_23.tnl_op_0 <X> T_15_23.lc_trk_g2_0
 (17 9)  (779 377)  (779 377)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (788 377)  (788 377)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 377)  (790 377)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 377)  (791 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 377)  (792 377)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 377)  (793 377)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 377)  (798 377)  LC_4 Logic Functioning bit
 (53 9)  (815 377)  (815 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (774 378)  (774 378)  routing T_15_23.sp4_v_b_8 <X> T_15_23.sp4_h_l_45
 (25 10)  (787 378)  (787 378)  routing T_15_23.rgt_op_6 <X> T_15_23.lc_trk_g2_6
 (27 10)  (789 378)  (789 378)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 378)  (792 378)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 378)  (793 378)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 378)  (796 378)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 378)  (798 378)  LC_5 Logic Functioning bit
 (38 10)  (800 378)  (800 378)  LC_5 Logic Functioning bit
 (43 10)  (805 378)  (805 378)  LC_5 Logic Functioning bit
 (45 10)  (807 378)  (807 378)  LC_5 Logic Functioning bit
 (46 10)  (808 378)  (808 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (812 378)  (812 378)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (813 378)  (813 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (766 379)  (766 379)  routing T_15_23.sp4_v_b_1 <X> T_15_23.sp4_h_l_43
 (15 11)  (777 379)  (777 379)  routing T_15_23.sp4_v_t_33 <X> T_15_23.lc_trk_g2_4
 (16 11)  (778 379)  (778 379)  routing T_15_23.sp4_v_t_33 <X> T_15_23.lc_trk_g2_4
 (17 11)  (779 379)  (779 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (784 379)  (784 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 379)  (786 379)  routing T_15_23.rgt_op_6 <X> T_15_23.lc_trk_g2_6
 (28 11)  (790 379)  (790 379)  routing T_15_23.lc_trk_g2_1 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 379)  (791 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 379)  (792 379)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 379)  (798 379)  LC_5 Logic Functioning bit
 (37 11)  (799 379)  (799 379)  LC_5 Logic Functioning bit
 (38 11)  (800 379)  (800 379)  LC_5 Logic Functioning bit
 (39 11)  (801 379)  (801 379)  LC_5 Logic Functioning bit
 (42 11)  (804 379)  (804 379)  LC_5 Logic Functioning bit
 (53 11)  (815 379)  (815 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (777 380)  (777 380)  routing T_15_23.tnr_op_1 <X> T_15_23.lc_trk_g3_1
 (17 12)  (779 380)  (779 380)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (787 380)  (787 380)  routing T_15_23.sp4_h_r_34 <X> T_15_23.lc_trk_g3_2
 (29 12)  (791 380)  (791 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 380)  (794 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 380)  (795 380)  routing T_15_23.lc_trk_g2_3 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 380)  (798 380)  LC_6 Logic Functioning bit
 (22 13)  (784 381)  (784 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 381)  (785 381)  routing T_15_23.sp4_h_r_34 <X> T_15_23.lc_trk_g3_2
 (24 13)  (786 381)  (786 381)  routing T_15_23.sp4_h_r_34 <X> T_15_23.lc_trk_g3_2
 (27 13)  (789 381)  (789 381)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 381)  (790 381)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 381)  (791 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 381)  (793 381)  routing T_15_23.lc_trk_g2_3 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 381)  (794 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (795 381)  (795 381)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.input_2_6
 (22 14)  (784 382)  (784 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (789 382)  (789 382)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 382)  (790 382)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 382)  (791 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 382)  (792 382)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 382)  (793 382)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 382)  (794 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 382)  (795 382)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 382)  (799 382)  LC_7 Logic Functioning bit
 (39 14)  (801 382)  (801 382)  LC_7 Logic Functioning bit
 (40 14)  (802 382)  (802 382)  LC_7 Logic Functioning bit
 (50 14)  (812 382)  (812 382)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (776 383)  (776 383)  routing T_15_23.tnl_op_4 <X> T_15_23.lc_trk_g3_4
 (15 15)  (777 383)  (777 383)  routing T_15_23.tnl_op_4 <X> T_15_23.lc_trk_g3_4
 (17 15)  (779 383)  (779 383)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (783 383)  (783 383)  routing T_15_23.sp4_r_v_b_47 <X> T_15_23.lc_trk_g3_7
 (22 15)  (784 383)  (784 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 383)  (787 383)  routing T_15_23.sp4_r_v_b_46 <X> T_15_23.lc_trk_g3_6
 (29 15)  (791 383)  (791 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 383)  (792 383)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 383)  (793 383)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 383)  (798 383)  LC_7 Logic Functioning bit
 (38 15)  (800 383)  (800 383)  LC_7 Logic Functioning bit
 (40 15)  (802 383)  (802 383)  LC_7 Logic Functioning bit
 (41 15)  (803 383)  (803 383)  LC_7 Logic Functioning bit
 (43 15)  (805 383)  (805 383)  LC_7 Logic Functioning bit
 (48 15)  (810 383)  (810 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_23

 (15 0)  (831 368)  (831 368)  routing T_16_23.top_op_1 <X> T_16_23.lc_trk_g0_1
 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 368)  (840 368)  routing T_16_23.top_op_3 <X> T_16_23.lc_trk_g0_3
 (26 0)  (842 368)  (842 368)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 368)  (851 368)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.input_2_0
 (39 0)  (855 368)  (855 368)  LC_0 Logic Functioning bit
 (40 0)  (856 368)  (856 368)  LC_0 Logic Functioning bit
 (41 0)  (857 368)  (857 368)  LC_0 Logic Functioning bit
 (17 1)  (833 369)  (833 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (834 369)  (834 369)  routing T_16_23.top_op_1 <X> T_16_23.lc_trk_g0_1
 (21 1)  (837 369)  (837 369)  routing T_16_23.top_op_3 <X> T_16_23.lc_trk_g0_3
 (28 1)  (844 369)  (844 369)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 369)  (847 369)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 369)  (848 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (851 369)  (851 369)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.input_2_0
 (38 1)  (854 369)  (854 369)  LC_0 Logic Functioning bit
 (39 1)  (855 369)  (855 369)  LC_0 Logic Functioning bit
 (40 1)  (856 369)  (856 369)  LC_0 Logic Functioning bit
 (41 1)  (857 369)  (857 369)  LC_0 Logic Functioning bit
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (17 2)  (833 370)  (833 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (834 370)  (834 370)  routing T_16_23.wire_logic_cluster/lc_5/out <X> T_16_23.lc_trk_g0_5
 (25 2)  (841 370)  (841 370)  routing T_16_23.wire_logic_cluster/lc_6/out <X> T_16_23.lc_trk_g0_6
 (26 2)  (842 370)  (842 370)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 370)  (844 370)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 370)  (846 370)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 370)  (849 370)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 370)  (850 370)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (50 2)  (866 370)  (866 370)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (818 371)  (818 371)  routing T_16_23.lc_trk_g0_0 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (4 3)  (820 371)  (820 371)  routing T_16_23.sp4_v_b_7 <X> T_16_23.sp4_h_l_37
 (22 3)  (838 371)  (838 371)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (842 371)  (842 371)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 371)  (843 371)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 371)  (844 371)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 371)  (846 371)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (38 3)  (854 371)  (854 371)  LC_1 Logic Functioning bit
 (26 4)  (842 372)  (842 372)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 372)  (843 372)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 372)  (846 372)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 372)  (847 372)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 372)  (849 372)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 372)  (852 372)  LC_2 Logic Functioning bit
 (40 4)  (856 372)  (856 372)  LC_2 Logic Functioning bit
 (42 4)  (858 372)  (858 372)  LC_2 Logic Functioning bit
 (43 4)  (859 372)  (859 372)  LC_2 Logic Functioning bit
 (50 4)  (866 372)  (866 372)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (843 373)  (843 373)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 373)  (852 373)  LC_2 Logic Functioning bit
 (37 5)  (853 373)  (853 373)  LC_2 Logic Functioning bit
 (38 5)  (854 373)  (854 373)  LC_2 Logic Functioning bit
 (41 5)  (857 373)  (857 373)  LC_2 Logic Functioning bit
 (42 5)  (858 373)  (858 373)  LC_2 Logic Functioning bit
 (43 5)  (859 373)  (859 373)  LC_2 Logic Functioning bit
 (15 6)  (831 374)  (831 374)  routing T_16_23.lft_op_5 <X> T_16_23.lc_trk_g1_5
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 374)  (834 374)  routing T_16_23.lft_op_5 <X> T_16_23.lc_trk_g1_5
 (27 6)  (843 374)  (843 374)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 374)  (846 374)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 374)  (847 374)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 374)  (849 374)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (15 7)  (831 375)  (831 375)  routing T_16_23.bot_op_4 <X> T_16_23.lc_trk_g1_4
 (17 7)  (833 375)  (833 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 375)  (848 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (849 375)  (849 375)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.input_2_3
 (34 7)  (850 375)  (850 375)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.input_2_3
 (39 7)  (855 375)  (855 375)  LC_3 Logic Functioning bit
 (25 8)  (841 376)  (841 376)  routing T_16_23.bnl_op_2 <X> T_16_23.lc_trk_g2_2
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 376)  (846 376)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (43 8)  (859 376)  (859 376)  LC_4 Logic Functioning bit
 (50 8)  (866 376)  (866 376)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (867 376)  (867 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (838 377)  (838 377)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 377)  (841 377)  routing T_16_23.bnl_op_2 <X> T_16_23.lc_trk_g2_2
 (27 9)  (843 377)  (843 377)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 377)  (844 377)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 377)  (847 377)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (16 10)  (832 378)  (832 378)  routing T_16_23.sp4_v_t_16 <X> T_16_23.lc_trk_g2_5
 (17 10)  (833 378)  (833 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (834 378)  (834 378)  routing T_16_23.sp4_v_t_16 <X> T_16_23.lc_trk_g2_5
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 378)  (846 378)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 378)  (847 378)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 378)  (849 378)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (40 10)  (856 378)  (856 378)  LC_5 Logic Functioning bit
 (42 10)  (858 378)  (858 378)  LC_5 Logic Functioning bit
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (838 379)  (838 379)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (840 379)  (840 379)  routing T_16_23.tnl_op_6 <X> T_16_23.lc_trk_g2_6
 (25 11)  (841 379)  (841 379)  routing T_16_23.tnl_op_6 <X> T_16_23.lc_trk_g2_6
 (30 11)  (846 379)  (846 379)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 379)  (847 379)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (40 11)  (856 379)  (856 379)  LC_5 Logic Functioning bit
 (42 11)  (858 379)  (858 379)  LC_5 Logic Functioning bit
 (14 12)  (830 380)  (830 380)  routing T_16_23.sp4_h_r_40 <X> T_16_23.lc_trk_g3_0
 (15 12)  (831 380)  (831 380)  routing T_16_23.tnl_op_1 <X> T_16_23.lc_trk_g3_1
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (841 380)  (841 380)  routing T_16_23.wire_logic_cluster/lc_2/out <X> T_16_23.lc_trk_g3_2
 (26 12)  (842 380)  (842 380)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 380)  (843 380)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 380)  (844 380)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 380)  (849 380)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 380)  (850 380)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 380)  (852 380)  LC_6 Logic Functioning bit
 (37 12)  (853 380)  (853 380)  LC_6 Logic Functioning bit
 (38 12)  (854 380)  (854 380)  LC_6 Logic Functioning bit
 (42 12)  (858 380)  (858 380)  LC_6 Logic Functioning bit
 (45 12)  (861 380)  (861 380)  LC_6 Logic Functioning bit
 (51 12)  (867 380)  (867 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (869 380)  (869 380)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (830 381)  (830 381)  routing T_16_23.sp4_h_r_40 <X> T_16_23.lc_trk_g3_0
 (15 13)  (831 381)  (831 381)  routing T_16_23.sp4_h_r_40 <X> T_16_23.lc_trk_g3_0
 (16 13)  (832 381)  (832 381)  routing T_16_23.sp4_h_r_40 <X> T_16_23.lc_trk_g3_0
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (834 381)  (834 381)  routing T_16_23.tnl_op_1 <X> T_16_23.lc_trk_g3_1
 (22 13)  (838 381)  (838 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (842 381)  (842 381)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 381)  (846 381)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 381)  (848 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (849 381)  (849 381)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.input_2_6
 (35 13)  (851 381)  (851 381)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.input_2_6
 (39 13)  (855 381)  (855 381)  LC_6 Logic Functioning bit
 (40 13)  (856 381)  (856 381)  LC_6 Logic Functioning bit
 (48 13)  (864 381)  (864 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 382)  (816 382)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (816 383)  (816 383)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 383)  (817 383)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (4 15)  (820 383)  (820 383)  routing T_16_23.sp4_v_b_4 <X> T_16_23.sp4_h_l_44
 (18 15)  (834 383)  (834 383)  routing T_16_23.sp4_r_v_b_45 <X> T_16_23.lc_trk_g3_5
 (22 15)  (838 383)  (838 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (839 383)  (839 383)  routing T_16_23.sp4_v_b_46 <X> T_16_23.lc_trk_g3_6
 (24 15)  (840 383)  (840 383)  routing T_16_23.sp4_v_b_46 <X> T_16_23.lc_trk_g3_6


LogicTile_17_23

 (12 7)  (886 375)  (886 375)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_v_t_40
 (12 8)  (886 376)  (886 376)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_h_r_8
 (12 9)  (886 377)  (886 377)  routing T_17_23.sp4_h_r_8 <X> T_17_23.sp4_v_b_8
 (13 9)  (887 377)  (887 377)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_h_r_8
 (8 10)  (882 378)  (882 378)  routing T_17_23.sp4_h_r_11 <X> T_17_23.sp4_h_l_42
 (10 10)  (884 378)  (884 378)  routing T_17_23.sp4_h_r_11 <X> T_17_23.sp4_h_l_42
 (12 12)  (886 380)  (886 380)  routing T_17_23.sp4_v_b_5 <X> T_17_23.sp4_h_r_11
 (11 13)  (885 381)  (885 381)  routing T_17_23.sp4_v_b_5 <X> T_17_23.sp4_h_r_11
 (13 13)  (887 381)  (887 381)  routing T_17_23.sp4_v_b_5 <X> T_17_23.sp4_h_r_11
 (8 14)  (882 382)  (882 382)  routing T_17_23.sp4_v_t_41 <X> T_17_23.sp4_h_l_47
 (9 14)  (883 382)  (883 382)  routing T_17_23.sp4_v_t_41 <X> T_17_23.sp4_h_l_47
 (10 14)  (884 382)  (884 382)  routing T_17_23.sp4_v_t_41 <X> T_17_23.sp4_h_l_47
 (10 15)  (884 383)  (884 383)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_v_t_47


LogicTile_5_22

 (8 0)  (242 352)  (242 352)  routing T_5_22.sp4_v_b_7 <X> T_5_22.sp4_h_r_1
 (9 0)  (243 352)  (243 352)  routing T_5_22.sp4_v_b_7 <X> T_5_22.sp4_h_r_1
 (10 0)  (244 352)  (244 352)  routing T_5_22.sp4_v_b_7 <X> T_5_22.sp4_h_r_1
 (22 0)  (256 352)  (256 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (258 352)  (258 352)  routing T_5_22.bot_op_3 <X> T_5_22.lc_trk_g0_3
 (27 0)  (261 352)  (261 352)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 352)  (263 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 352)  (266 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 352)  (267 352)  routing T_5_22.lc_trk_g2_1 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (40 0)  (274 352)  (274 352)  LC_0 Logic Functioning bit
 (42 0)  (276 352)  (276 352)  LC_0 Logic Functioning bit
 (46 0)  (280 352)  (280 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (249 353)  (249 353)  routing T_5_22.bot_op_0 <X> T_5_22.lc_trk_g0_0
 (17 1)  (251 353)  (251 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (27 1)  (261 353)  (261 353)  routing T_5_22.lc_trk_g1_1 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 353)  (263 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 353)  (266 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (267 353)  (267 353)  routing T_5_22.lc_trk_g2_0 <X> T_5_22.input_2_0
 (39 1)  (273 353)  (273 353)  LC_0 Logic Functioning bit
 (40 1)  (274 353)  (274 353)  LC_0 Logic Functioning bit
 (0 2)  (234 354)  (234 354)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (2 2)  (236 354)  (236 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (15 2)  (249 354)  (249 354)  routing T_5_22.bot_op_5 <X> T_5_22.lc_trk_g0_5
 (17 2)  (251 354)  (251 354)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (255 354)  (255 354)  routing T_5_22.sp4_h_l_10 <X> T_5_22.lc_trk_g0_7
 (22 2)  (256 354)  (256 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (257 354)  (257 354)  routing T_5_22.sp4_h_l_10 <X> T_5_22.lc_trk_g0_7
 (24 2)  (258 354)  (258 354)  routing T_5_22.sp4_h_l_10 <X> T_5_22.lc_trk_g0_7
 (25 2)  (259 354)  (259 354)  routing T_5_22.sp4_v_t_3 <X> T_5_22.lc_trk_g0_6
 (27 2)  (261 354)  (261 354)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 354)  (263 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 354)  (264 354)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 354)  (265 354)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 354)  (266 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 354)  (267 354)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 354)  (268 354)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 354)  (271 354)  LC_1 Logic Functioning bit
 (39 2)  (273 354)  (273 354)  LC_1 Logic Functioning bit
 (45 2)  (279 354)  (279 354)  LC_1 Logic Functioning bit
 (53 2)  (287 354)  (287 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (234 355)  (234 355)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (2 3)  (236 355)  (236 355)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (21 3)  (255 355)  (255 355)  routing T_5_22.sp4_h_l_10 <X> T_5_22.lc_trk_g0_7
 (22 3)  (256 355)  (256 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (257 355)  (257 355)  routing T_5_22.sp4_v_t_3 <X> T_5_22.lc_trk_g0_6
 (25 3)  (259 355)  (259 355)  routing T_5_22.sp4_v_t_3 <X> T_5_22.lc_trk_g0_6
 (37 3)  (271 355)  (271 355)  LC_1 Logic Functioning bit
 (39 3)  (273 355)  (273 355)  LC_1 Logic Functioning bit
 (45 3)  (279 355)  (279 355)  LC_1 Logic Functioning bit
 (47 3)  (281 355)  (281 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (235 356)  (235 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (239 356)  (239 356)  routing T_5_22.sp4_v_b_3 <X> T_5_22.sp4_h_r_3
 (14 4)  (248 356)  (248 356)  routing T_5_22.sp4_h_r_8 <X> T_5_22.lc_trk_g1_0
 (17 4)  (251 356)  (251 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (255 356)  (255 356)  routing T_5_22.sp4_h_r_19 <X> T_5_22.lc_trk_g1_3
 (22 4)  (256 356)  (256 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (257 356)  (257 356)  routing T_5_22.sp4_h_r_19 <X> T_5_22.lc_trk_g1_3
 (24 4)  (258 356)  (258 356)  routing T_5_22.sp4_h_r_19 <X> T_5_22.lc_trk_g1_3
 (26 4)  (260 356)  (260 356)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (31 4)  (265 356)  (265 356)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (271 356)  (271 356)  LC_2 Logic Functioning bit
 (39 4)  (273 356)  (273 356)  LC_2 Logic Functioning bit
 (45 4)  (279 356)  (279 356)  LC_2 Logic Functioning bit
 (47 4)  (281 356)  (281 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (287 356)  (287 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (234 357)  (234 357)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_7/cen
 (1 5)  (235 357)  (235 357)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_7/cen
 (6 5)  (240 357)  (240 357)  routing T_5_22.sp4_v_b_3 <X> T_5_22.sp4_h_r_3
 (15 5)  (249 357)  (249 357)  routing T_5_22.sp4_h_r_8 <X> T_5_22.lc_trk_g1_0
 (16 5)  (250 357)  (250 357)  routing T_5_22.sp4_h_r_8 <X> T_5_22.lc_trk_g1_0
 (17 5)  (251 357)  (251 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (252 357)  (252 357)  routing T_5_22.sp4_r_v_b_25 <X> T_5_22.lc_trk_g1_1
 (21 5)  (255 357)  (255 357)  routing T_5_22.sp4_h_r_19 <X> T_5_22.lc_trk_g1_3
 (27 5)  (261 357)  (261 357)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 357)  (265 357)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 357)  (270 357)  LC_2 Logic Functioning bit
 (38 5)  (272 357)  (272 357)  LC_2 Logic Functioning bit
 (45 5)  (279 357)  (279 357)  LC_2 Logic Functioning bit
 (51 5)  (285 357)  (285 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (251 358)  (251 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (28 6)  (262 358)  (262 358)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 358)  (263 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 358)  (264 358)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 358)  (266 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 358)  (268 358)  routing T_5_22.lc_trk_g1_1 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (38 6)  (272 358)  (272 358)  LC_3 Logic Functioning bit
 (40 6)  (274 358)  (274 358)  LC_3 Logic Functioning bit
 (41 6)  (275 358)  (275 358)  LC_3 Logic Functioning bit
 (42 6)  (276 358)  (276 358)  LC_3 Logic Functioning bit
 (15 7)  (249 359)  (249 359)  routing T_5_22.bot_op_4 <X> T_5_22.lc_trk_g1_4
 (17 7)  (251 359)  (251 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (261 359)  (261 359)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 359)  (263 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (266 359)  (266 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (269 359)  (269 359)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.input_2_3
 (39 7)  (273 359)  (273 359)  LC_3 Logic Functioning bit
 (40 7)  (274 359)  (274 359)  LC_3 Logic Functioning bit
 (53 7)  (287 359)  (287 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (248 360)  (248 360)  routing T_5_22.sp4_h_r_40 <X> T_5_22.lc_trk_g2_0
 (17 8)  (251 360)  (251 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 360)  (252 360)  routing T_5_22.wire_logic_cluster/lc_1/out <X> T_5_22.lc_trk_g2_1
 (26 8)  (260 360)  (260 360)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 360)  (261 360)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 360)  (263 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 360)  (264 360)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 360)  (266 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 360)  (268 360)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (271 360)  (271 360)  LC_4 Logic Functioning bit
 (39 8)  (273 360)  (273 360)  LC_4 Logic Functioning bit
 (40 8)  (274 360)  (274 360)  LC_4 Logic Functioning bit
 (42 8)  (276 360)  (276 360)  LC_4 Logic Functioning bit
 (14 9)  (248 361)  (248 361)  routing T_5_22.sp4_h_r_40 <X> T_5_22.lc_trk_g2_0
 (15 9)  (249 361)  (249 361)  routing T_5_22.sp4_h_r_40 <X> T_5_22.lc_trk_g2_0
 (16 9)  (250 361)  (250 361)  routing T_5_22.sp4_h_r_40 <X> T_5_22.lc_trk_g2_0
 (17 9)  (251 361)  (251 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (260 361)  (260 361)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 361)  (263 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (270 361)  (270 361)  LC_4 Logic Functioning bit
 (37 9)  (271 361)  (271 361)  LC_4 Logic Functioning bit
 (38 9)  (272 361)  (272 361)  LC_4 Logic Functioning bit
 (39 9)  (273 361)  (273 361)  LC_4 Logic Functioning bit
 (41 9)  (275 361)  (275 361)  LC_4 Logic Functioning bit
 (43 9)  (277 361)  (277 361)  LC_4 Logic Functioning bit
 (48 9)  (282 361)  (282 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (248 362)  (248 362)  routing T_5_22.rgt_op_4 <X> T_5_22.lc_trk_g2_4
 (29 10)  (263 362)  (263 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 362)  (265 362)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 362)  (266 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (274 362)  (274 362)  LC_5 Logic Functioning bit
 (41 10)  (275 362)  (275 362)  LC_5 Logic Functioning bit
 (42 10)  (276 362)  (276 362)  LC_5 Logic Functioning bit
 (43 10)  (277 362)  (277 362)  LC_5 Logic Functioning bit
 (46 10)  (280 362)  (280 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (249 363)  (249 363)  routing T_5_22.rgt_op_4 <X> T_5_22.lc_trk_g2_4
 (17 11)  (251 363)  (251 363)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (261 363)  (261 363)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 363)  (263 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 363)  (265 363)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (37 11)  (271 363)  (271 363)  LC_5 Logic Functioning bit
 (39 11)  (273 363)  (273 363)  LC_5 Logic Functioning bit
 (40 11)  (274 363)  (274 363)  LC_5 Logic Functioning bit
 (41 11)  (275 363)  (275 363)  LC_5 Logic Functioning bit
 (42 11)  (276 363)  (276 363)  LC_5 Logic Functioning bit
 (43 11)  (277 363)  (277 363)  LC_5 Logic Functioning bit
 (15 12)  (249 364)  (249 364)  routing T_5_22.sp4_v_t_28 <X> T_5_22.lc_trk_g3_1
 (16 12)  (250 364)  (250 364)  routing T_5_22.sp4_v_t_28 <X> T_5_22.lc_trk_g3_1
 (17 12)  (251 364)  (251 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (260 364)  (260 364)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (263 364)  (263 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 364)  (264 364)  routing T_5_22.lc_trk_g0_5 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 364)  (266 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 364)  (268 364)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (271 364)  (271 364)  LC_6 Logic Functioning bit
 (39 12)  (273 364)  (273 364)  LC_6 Logic Functioning bit
 (40 12)  (274 364)  (274 364)  LC_6 Logic Functioning bit
 (42 12)  (276 364)  (276 364)  LC_6 Logic Functioning bit
 (26 13)  (260 365)  (260 365)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 365)  (263 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (270 365)  (270 365)  LC_6 Logic Functioning bit
 (37 13)  (271 365)  (271 365)  LC_6 Logic Functioning bit
 (38 13)  (272 365)  (272 365)  LC_6 Logic Functioning bit
 (39 13)  (273 365)  (273 365)  LC_6 Logic Functioning bit
 (41 13)  (275 365)  (275 365)  LC_6 Logic Functioning bit
 (43 13)  (277 365)  (277 365)  LC_6 Logic Functioning bit
 (51 13)  (285 365)  (285 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (234 366)  (234 366)  routing T_5_22.glb_netwk_6 <X> T_5_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 366)  (235 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (245 366)  (245 366)  routing T_5_22.sp4_v_b_8 <X> T_5_22.sp4_v_t_46
 (15 14)  (249 366)  (249 366)  routing T_5_22.sp4_h_l_16 <X> T_5_22.lc_trk_g3_5
 (16 14)  (250 366)  (250 366)  routing T_5_22.sp4_h_l_16 <X> T_5_22.lc_trk_g3_5
 (17 14)  (251 366)  (251 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (265 366)  (265 366)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 366)  (266 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (270 366)  (270 366)  LC_7 Logic Functioning bit
 (38 14)  (272 366)  (272 366)  LC_7 Logic Functioning bit
 (0 15)  (234 367)  (234 367)  routing T_5_22.glb_netwk_6 <X> T_5_22.wire_logic_cluster/lc_7/s_r
 (12 15)  (246 367)  (246 367)  routing T_5_22.sp4_v_b_8 <X> T_5_22.sp4_v_t_46
 (18 15)  (252 367)  (252 367)  routing T_5_22.sp4_h_l_16 <X> T_5_22.lc_trk_g3_5
 (27 15)  (261 367)  (261 367)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 367)  (263 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 367)  (265 367)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (37 15)  (271 367)  (271 367)  LC_7 Logic Functioning bit
 (39 15)  (273 367)  (273 367)  LC_7 Logic Functioning bit
 (51 15)  (285 367)  (285 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_22

 (25 0)  (313 352)  (313 352)  routing T_6_22.lft_op_2 <X> T_6_22.lc_trk_g0_2
 (27 0)  (315 352)  (315 352)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 352)  (316 352)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 352)  (317 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 352)  (320 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 352)  (321 352)  routing T_6_22.lc_trk_g2_1 <X> T_6_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 352)  (323 352)  routing T_6_22.lc_trk_g0_4 <X> T_6_22.input_2_0
 (40 0)  (328 352)  (328 352)  LC_0 Logic Functioning bit
 (16 1)  (304 353)  (304 353)  routing T_6_22.sp12_h_r_8 <X> T_6_22.lc_trk_g0_0
 (17 1)  (305 353)  (305 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (310 353)  (310 353)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (312 353)  (312 353)  routing T_6_22.lft_op_2 <X> T_6_22.lc_trk_g0_2
 (26 1)  (314 353)  (314 353)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 353)  (315 353)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 353)  (317 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 353)  (318 353)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 353)  (320 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (288 354)  (288 354)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (2 2)  (290 354)  (290 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (302 354)  (302 354)  routing T_6_22.wire_logic_cluster/lc_4/out <X> T_6_22.lc_trk_g0_4
 (26 2)  (314 354)  (314 354)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (31 2)  (319 354)  (319 354)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 354)  (320 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 354)  (322 354)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (41 2)  (329 354)  (329 354)  LC_1 Logic Functioning bit
 (43 2)  (331 354)  (331 354)  LC_1 Logic Functioning bit
 (45 2)  (333 354)  (333 354)  LC_1 Logic Functioning bit
 (0 3)  (288 355)  (288 355)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (2 3)  (290 355)  (290 355)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (17 3)  (305 355)  (305 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (310 355)  (310 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (311 355)  (311 355)  routing T_6_22.sp12_h_r_14 <X> T_6_22.lc_trk_g0_6
 (26 3)  (314 355)  (314 355)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 355)  (315 355)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 355)  (317 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (40 3)  (328 355)  (328 355)  LC_1 Logic Functioning bit
 (42 3)  (330 355)  (330 355)  LC_1 Logic Functioning bit
 (45 3)  (333 355)  (333 355)  LC_1 Logic Functioning bit
 (48 3)  (336 355)  (336 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (339 355)  (339 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (341 355)  (341 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (288 356)  (288 356)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_7/cen
 (1 4)  (289 356)  (289 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (9 4)  (297 356)  (297 356)  routing T_6_22.sp4_v_t_41 <X> T_6_22.sp4_h_r_4
 (12 4)  (300 356)  (300 356)  routing T_6_22.sp4_v_t_40 <X> T_6_22.sp4_h_r_5
 (14 4)  (302 356)  (302 356)  routing T_6_22.sp4_h_l_5 <X> T_6_22.lc_trk_g1_0
 (15 4)  (303 356)  (303 356)  routing T_6_22.lft_op_1 <X> T_6_22.lc_trk_g1_1
 (17 4)  (305 356)  (305 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (306 356)  (306 356)  routing T_6_22.lft_op_1 <X> T_6_22.lc_trk_g1_1
 (21 4)  (309 356)  (309 356)  routing T_6_22.wire_logic_cluster/lc_3/out <X> T_6_22.lc_trk_g1_3
 (22 4)  (310 356)  (310 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (314 356)  (314 356)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_2/in_0
 (31 4)  (319 356)  (319 356)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 356)  (320 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 356)  (322 356)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (325 356)  (325 356)  LC_2 Logic Functioning bit
 (39 4)  (327 356)  (327 356)  LC_2 Logic Functioning bit
 (45 4)  (333 356)  (333 356)  LC_2 Logic Functioning bit
 (1 5)  (289 357)  (289 357)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_7/cen
 (14 5)  (302 357)  (302 357)  routing T_6_22.sp4_h_l_5 <X> T_6_22.lc_trk_g1_0
 (15 5)  (303 357)  (303 357)  routing T_6_22.sp4_h_l_5 <X> T_6_22.lc_trk_g1_0
 (16 5)  (304 357)  (304 357)  routing T_6_22.sp4_h_l_5 <X> T_6_22.lc_trk_g1_0
 (17 5)  (305 357)  (305 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (310 357)  (310 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (311 357)  (311 357)  routing T_6_22.sp12_h_r_10 <X> T_6_22.lc_trk_g1_2
 (27 5)  (315 357)  (315 357)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 357)  (317 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (324 357)  (324 357)  LC_2 Logic Functioning bit
 (38 5)  (326 357)  (326 357)  LC_2 Logic Functioning bit
 (45 5)  (333 357)  (333 357)  LC_2 Logic Functioning bit
 (48 5)  (336 357)  (336 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (341 357)  (341 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (292 358)  (292 358)  routing T_6_22.sp4_h_r_9 <X> T_6_22.sp4_v_t_38
 (6 6)  (294 358)  (294 358)  routing T_6_22.sp4_h_r_9 <X> T_6_22.sp4_v_t_38
 (12 6)  (300 358)  (300 358)  routing T_6_22.sp4_v_t_40 <X> T_6_22.sp4_h_l_40
 (14 6)  (302 358)  (302 358)  routing T_6_22.sp4_h_l_9 <X> T_6_22.lc_trk_g1_4
 (16 6)  (304 358)  (304 358)  routing T_6_22.sp4_v_b_5 <X> T_6_22.lc_trk_g1_5
 (17 6)  (305 358)  (305 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (306 358)  (306 358)  routing T_6_22.sp4_v_b_5 <X> T_6_22.lc_trk_g1_5
 (25 6)  (313 358)  (313 358)  routing T_6_22.sp4_h_l_11 <X> T_6_22.lc_trk_g1_6
 (27 6)  (315 358)  (315 358)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 358)  (317 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 358)  (318 358)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 358)  (319 358)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 358)  (320 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (325 358)  (325 358)  LC_3 Logic Functioning bit
 (39 6)  (327 358)  (327 358)  LC_3 Logic Functioning bit
 (45 6)  (333 358)  (333 358)  LC_3 Logic Functioning bit
 (5 7)  (293 359)  (293 359)  routing T_6_22.sp4_h_r_9 <X> T_6_22.sp4_v_t_38
 (11 7)  (299 359)  (299 359)  routing T_6_22.sp4_v_t_40 <X> T_6_22.sp4_h_l_40
 (14 7)  (302 359)  (302 359)  routing T_6_22.sp4_h_l_9 <X> T_6_22.lc_trk_g1_4
 (15 7)  (303 359)  (303 359)  routing T_6_22.sp4_h_l_9 <X> T_6_22.lc_trk_g1_4
 (16 7)  (304 359)  (304 359)  routing T_6_22.sp4_h_l_9 <X> T_6_22.lc_trk_g1_4
 (17 7)  (305 359)  (305 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (310 359)  (310 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (311 359)  (311 359)  routing T_6_22.sp4_h_l_11 <X> T_6_22.lc_trk_g1_6
 (24 7)  (312 359)  (312 359)  routing T_6_22.sp4_h_l_11 <X> T_6_22.lc_trk_g1_6
 (25 7)  (313 359)  (313 359)  routing T_6_22.sp4_h_l_11 <X> T_6_22.lc_trk_g1_6
 (31 7)  (319 359)  (319 359)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (325 359)  (325 359)  LC_3 Logic Functioning bit
 (39 7)  (327 359)  (327 359)  LC_3 Logic Functioning bit
 (45 7)  (333 359)  (333 359)  LC_3 Logic Functioning bit
 (48 7)  (336 359)  (336 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (341 359)  (341 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (10 8)  (298 360)  (298 360)  routing T_6_22.sp4_v_t_39 <X> T_6_22.sp4_h_r_7
 (17 8)  (305 360)  (305 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 360)  (306 360)  routing T_6_22.wire_logic_cluster/lc_1/out <X> T_6_22.lc_trk_g2_1
 (26 8)  (314 360)  (314 360)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (32 8)  (320 360)  (320 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 360)  (322 360)  routing T_6_22.lc_trk_g1_0 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (325 360)  (325 360)  LC_4 Logic Functioning bit
 (39 8)  (327 360)  (327 360)  LC_4 Logic Functioning bit
 (45 8)  (333 360)  (333 360)  LC_4 Logic Functioning bit
 (51 8)  (339 360)  (339 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (292 361)  (292 361)  routing T_6_22.sp4_h_l_47 <X> T_6_22.sp4_h_r_6
 (6 9)  (294 361)  (294 361)  routing T_6_22.sp4_h_l_47 <X> T_6_22.sp4_h_r_6
 (22 9)  (310 361)  (310 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (311 361)  (311 361)  routing T_6_22.sp4_h_l_15 <X> T_6_22.lc_trk_g2_2
 (24 9)  (312 361)  (312 361)  routing T_6_22.sp4_h_l_15 <X> T_6_22.lc_trk_g2_2
 (25 9)  (313 361)  (313 361)  routing T_6_22.sp4_h_l_15 <X> T_6_22.lc_trk_g2_2
 (27 9)  (315 361)  (315 361)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 361)  (317 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (324 361)  (324 361)  LC_4 Logic Functioning bit
 (38 9)  (326 361)  (326 361)  LC_4 Logic Functioning bit
 (45 9)  (333 361)  (333 361)  LC_4 Logic Functioning bit
 (17 10)  (305 362)  (305 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 362)  (306 362)  routing T_6_22.wire_logic_cluster/lc_5/out <X> T_6_22.lc_trk_g2_5
 (21 10)  (309 362)  (309 362)  routing T_6_22.wire_logic_cluster/lc_7/out <X> T_6_22.lc_trk_g2_7
 (22 10)  (310 362)  (310 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (319 362)  (319 362)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 362)  (320 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 362)  (322 362)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (41 10)  (329 362)  (329 362)  LC_5 Logic Functioning bit
 (43 10)  (331 362)  (331 362)  LC_5 Logic Functioning bit
 (45 10)  (333 362)  (333 362)  LC_5 Logic Functioning bit
 (51 10)  (339 362)  (339 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (314 363)  (314 363)  routing T_6_22.lc_trk_g1_2 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 363)  (315 363)  routing T_6_22.lc_trk_g1_2 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 363)  (317 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (40 11)  (328 363)  (328 363)  LC_5 Logic Functioning bit
 (42 11)  (330 363)  (330 363)  LC_5 Logic Functioning bit
 (45 11)  (333 363)  (333 363)  LC_5 Logic Functioning bit
 (53 11)  (341 363)  (341 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (293 364)  (293 364)  routing T_6_22.sp4_v_t_44 <X> T_6_22.sp4_h_r_9
 (15 12)  (303 364)  (303 364)  routing T_6_22.sp4_v_t_28 <X> T_6_22.lc_trk_g3_1
 (16 12)  (304 364)  (304 364)  routing T_6_22.sp4_v_t_28 <X> T_6_22.lc_trk_g3_1
 (17 12)  (305 364)  (305 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (313 364)  (313 364)  routing T_6_22.wire_logic_cluster/lc_2/out <X> T_6_22.lc_trk_g3_2
 (28 12)  (316 364)  (316 364)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 364)  (317 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 364)  (318 364)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 364)  (319 364)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 364)  (320 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 364)  (321 364)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (40 12)  (328 364)  (328 364)  LC_6 Logic Functioning bit
 (22 13)  (310 365)  (310 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (314 365)  (314 365)  routing T_6_22.lc_trk_g0_2 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 365)  (317 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 365)  (318 365)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (320 365)  (320 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (322 365)  (322 365)  routing T_6_22.lc_trk_g1_1 <X> T_6_22.input_2_6
 (0 14)  (288 366)  (288 366)  routing T_6_22.glb_netwk_6 <X> T_6_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 366)  (289 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (296 366)  (296 366)  routing T_6_22.sp4_v_t_47 <X> T_6_22.sp4_h_l_47
 (9 14)  (297 366)  (297 366)  routing T_6_22.sp4_v_t_47 <X> T_6_22.sp4_h_l_47
 (29 14)  (317 366)  (317 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 366)  (319 366)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 366)  (320 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 366)  (322 366)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (41 14)  (329 366)  (329 366)  LC_7 Logic Functioning bit
 (43 14)  (331 366)  (331 366)  LC_7 Logic Functioning bit
 (45 14)  (333 366)  (333 366)  LC_7 Logic Functioning bit
 (0 15)  (288 367)  (288 367)  routing T_6_22.glb_netwk_6 <X> T_6_22.wire_logic_cluster/lc_7/s_r
 (41 15)  (329 367)  (329 367)  LC_7 Logic Functioning bit
 (43 15)  (331 367)  (331 367)  LC_7 Logic Functioning bit
 (45 15)  (333 367)  (333 367)  LC_7 Logic Functioning bit
 (52 15)  (340 367)  (340 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (341 367)  (341 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_7_22

 (5 0)  (347 352)  (347 352)  routing T_7_22.sp4_v_t_37 <X> T_7_22.sp4_h_r_0
 (12 0)  (354 352)  (354 352)  routing T_7_22.sp4_h_l_46 <X> T_7_22.sp4_h_r_2
 (16 0)  (358 352)  (358 352)  routing T_7_22.sp12_h_r_9 <X> T_7_22.lc_trk_g0_1
 (17 0)  (359 352)  (359 352)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (363 352)  (363 352)  routing T_7_22.sp12_h_r_3 <X> T_7_22.lc_trk_g0_3
 (22 0)  (364 352)  (364 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (366 352)  (366 352)  routing T_7_22.sp12_h_r_3 <X> T_7_22.lc_trk_g0_3
 (32 0)  (374 352)  (374 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (378 352)  (378 352)  LC_0 Logic Functioning bit
 (37 0)  (379 352)  (379 352)  LC_0 Logic Functioning bit
 (38 0)  (380 352)  (380 352)  LC_0 Logic Functioning bit
 (39 0)  (381 352)  (381 352)  LC_0 Logic Functioning bit
 (13 1)  (355 353)  (355 353)  routing T_7_22.sp4_h_l_46 <X> T_7_22.sp4_h_r_2
 (14 1)  (356 353)  (356 353)  routing T_7_22.sp4_r_v_b_35 <X> T_7_22.lc_trk_g0_0
 (17 1)  (359 353)  (359 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (363 353)  (363 353)  routing T_7_22.sp12_h_r_3 <X> T_7_22.lc_trk_g0_3
 (36 1)  (378 353)  (378 353)  LC_0 Logic Functioning bit
 (37 1)  (379 353)  (379 353)  LC_0 Logic Functioning bit
 (38 1)  (380 353)  (380 353)  LC_0 Logic Functioning bit
 (39 1)  (381 353)  (381 353)  LC_0 Logic Functioning bit
 (47 1)  (389 353)  (389 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (391 353)  (391 353)  Carry_In_Mux bit 

 (51 1)  (393 353)  (393 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (344 354)  (344 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (369 354)  (369 354)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 354)  (370 354)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 354)  (371 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 354)  (374 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 354)  (376 354)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 354)  (378 354)  LC_1 Logic Functioning bit
 (41 2)  (383 354)  (383 354)  LC_1 Logic Functioning bit
 (43 2)  (385 354)  (385 354)  LC_1 Logic Functioning bit
 (45 2)  (387 354)  (387 354)  LC_1 Logic Functioning bit
 (2 3)  (344 355)  (344 355)  routing T_7_22.lc_trk_g0_0 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (12 3)  (354 355)  (354 355)  routing T_7_22.sp4_h_l_39 <X> T_7_22.sp4_v_t_39
 (22 3)  (364 355)  (364 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (365 355)  (365 355)  routing T_7_22.sp4_v_b_22 <X> T_7_22.lc_trk_g0_6
 (24 3)  (366 355)  (366 355)  routing T_7_22.sp4_v_b_22 <X> T_7_22.lc_trk_g0_6
 (29 3)  (371 355)  (371 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 355)  (374 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (375 355)  (375 355)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.input_2_1
 (34 3)  (376 355)  (376 355)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.input_2_1
 (36 3)  (378 355)  (378 355)  LC_1 Logic Functioning bit
 (37 3)  (379 355)  (379 355)  LC_1 Logic Functioning bit
 (38 3)  (380 355)  (380 355)  LC_1 Logic Functioning bit
 (41 3)  (383 355)  (383 355)  LC_1 Logic Functioning bit
 (43 3)  (385 355)  (385 355)  LC_1 Logic Functioning bit
 (47 3)  (389 355)  (389 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (356 356)  (356 356)  routing T_7_22.wire_logic_cluster/lc_0/out <X> T_7_22.lc_trk_g1_0
 (15 4)  (357 356)  (357 356)  routing T_7_22.sp4_h_r_1 <X> T_7_22.lc_trk_g1_1
 (16 4)  (358 356)  (358 356)  routing T_7_22.sp4_h_r_1 <X> T_7_22.lc_trk_g1_1
 (17 4)  (359 356)  (359 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (17 5)  (359 357)  (359 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (360 357)  (360 357)  routing T_7_22.sp4_h_r_1 <X> T_7_22.lc_trk_g1_1
 (13 6)  (355 358)  (355 358)  routing T_7_22.sp4_h_r_5 <X> T_7_22.sp4_v_t_40
 (15 6)  (357 358)  (357 358)  routing T_7_22.sp4_h_r_21 <X> T_7_22.lc_trk_g1_5
 (16 6)  (358 358)  (358 358)  routing T_7_22.sp4_h_r_21 <X> T_7_22.lc_trk_g1_5
 (17 6)  (359 358)  (359 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (360 358)  (360 358)  routing T_7_22.sp4_h_r_21 <X> T_7_22.lc_trk_g1_5
 (27 6)  (369 358)  (369 358)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 358)  (370 358)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 358)  (371 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 358)  (373 358)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 358)  (374 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (382 358)  (382 358)  LC_3 Logic Functioning bit
 (41 6)  (383 358)  (383 358)  LC_3 Logic Functioning bit
 (42 6)  (384 358)  (384 358)  LC_3 Logic Functioning bit
 (43 6)  (385 358)  (385 358)  LC_3 Logic Functioning bit
 (46 6)  (388 358)  (388 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (353 359)  (353 359)  routing T_7_22.sp4_h_r_5 <X> T_7_22.sp4_h_l_40
 (12 7)  (354 359)  (354 359)  routing T_7_22.sp4_h_r_5 <X> T_7_22.sp4_v_t_40
 (18 7)  (360 359)  (360 359)  routing T_7_22.sp4_h_r_21 <X> T_7_22.lc_trk_g1_5
 (27 7)  (369 359)  (369 359)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 359)  (371 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 359)  (372 359)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 359)  (373 359)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (379 359)  (379 359)  LC_3 Logic Functioning bit
 (39 7)  (381 359)  (381 359)  LC_3 Logic Functioning bit
 (40 7)  (382 359)  (382 359)  LC_3 Logic Functioning bit
 (41 7)  (383 359)  (383 359)  LC_3 Logic Functioning bit
 (42 7)  (384 359)  (384 359)  LC_3 Logic Functioning bit
 (43 7)  (385 359)  (385 359)  LC_3 Logic Functioning bit
 (15 8)  (357 360)  (357 360)  routing T_7_22.sp4_h_r_25 <X> T_7_22.lc_trk_g2_1
 (16 8)  (358 360)  (358 360)  routing T_7_22.sp4_h_r_25 <X> T_7_22.lc_trk_g2_1
 (17 8)  (359 360)  (359 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (368 360)  (368 360)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (370 360)  (370 360)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 360)  (371 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 360)  (374 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 360)  (376 360)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 360)  (379 360)  LC_4 Logic Functioning bit
 (39 8)  (381 360)  (381 360)  LC_4 Logic Functioning bit
 (40 8)  (382 360)  (382 360)  LC_4 Logic Functioning bit
 (42 8)  (384 360)  (384 360)  LC_4 Logic Functioning bit
 (18 9)  (360 361)  (360 361)  routing T_7_22.sp4_h_r_25 <X> T_7_22.lc_trk_g2_1
 (26 9)  (368 361)  (368 361)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 361)  (371 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 361)  (378 361)  LC_4 Logic Functioning bit
 (37 9)  (379 361)  (379 361)  LC_4 Logic Functioning bit
 (38 9)  (380 361)  (380 361)  LC_4 Logic Functioning bit
 (39 9)  (381 361)  (381 361)  LC_4 Logic Functioning bit
 (41 9)  (383 361)  (383 361)  LC_4 Logic Functioning bit
 (43 9)  (385 361)  (385 361)  LC_4 Logic Functioning bit
 (28 10)  (370 362)  (370 362)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 362)  (371 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 362)  (372 362)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 362)  (373 362)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 362)  (374 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 362)  (376 362)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 362)  (377 362)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.input_2_5
 (39 10)  (381 362)  (381 362)  LC_5 Logic Functioning bit
 (40 10)  (382 362)  (382 362)  LC_5 Logic Functioning bit
 (42 10)  (384 362)  (384 362)  LC_5 Logic Functioning bit
 (51 10)  (393 362)  (393 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (356 363)  (356 363)  routing T_7_22.sp4_h_l_17 <X> T_7_22.lc_trk_g2_4
 (15 11)  (357 363)  (357 363)  routing T_7_22.sp4_h_l_17 <X> T_7_22.lc_trk_g2_4
 (16 11)  (358 363)  (358 363)  routing T_7_22.sp4_h_l_17 <X> T_7_22.lc_trk_g2_4
 (17 11)  (359 363)  (359 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (369 363)  (369 363)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 363)  (371 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 363)  (374 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (375 363)  (375 363)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.input_2_5
 (34 11)  (376 363)  (376 363)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.input_2_5
 (35 11)  (377 363)  (377 363)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.input_2_5
 (38 11)  (380 363)  (380 363)  LC_5 Logic Functioning bit
 (5 12)  (347 364)  (347 364)  routing T_7_22.sp4_v_t_44 <X> T_7_22.sp4_h_r_9
 (17 12)  (359 364)  (359 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 364)  (360 364)  routing T_7_22.wire_logic_cluster/lc_1/out <X> T_7_22.lc_trk_g3_1
 (22 12)  (364 364)  (364 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (365 364)  (365 364)  routing T_7_22.sp4_h_r_27 <X> T_7_22.lc_trk_g3_3
 (24 12)  (366 364)  (366 364)  routing T_7_22.sp4_h_r_27 <X> T_7_22.lc_trk_g3_3
 (26 12)  (368 364)  (368 364)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 364)  (369 364)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 364)  (371 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 364)  (374 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (40 12)  (382 364)  (382 364)  LC_6 Logic Functioning bit
 (42 12)  (384 364)  (384 364)  LC_6 Logic Functioning bit
 (14 13)  (356 365)  (356 365)  routing T_7_22.sp4_h_r_24 <X> T_7_22.lc_trk_g3_0
 (15 13)  (357 365)  (357 365)  routing T_7_22.sp4_h_r_24 <X> T_7_22.lc_trk_g3_0
 (16 13)  (358 365)  (358 365)  routing T_7_22.sp4_h_r_24 <X> T_7_22.lc_trk_g3_0
 (17 13)  (359 365)  (359 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (363 365)  (363 365)  routing T_7_22.sp4_h_r_27 <X> T_7_22.lc_trk_g3_3
 (27 13)  (369 365)  (369 365)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 365)  (371 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 365)  (373 365)  routing T_7_22.lc_trk_g0_3 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (46 13)  (388 365)  (388 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (12 14)  (354 366)  (354 366)  routing T_7_22.sp4_v_t_46 <X> T_7_22.sp4_h_l_46
 (22 14)  (364 366)  (364 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (365 366)  (365 366)  routing T_7_22.sp12_v_b_23 <X> T_7_22.lc_trk_g3_7
 (25 14)  (367 366)  (367 366)  routing T_7_22.sp4_v_b_38 <X> T_7_22.lc_trk_g3_6
 (27 14)  (369 366)  (369 366)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 366)  (370 366)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 366)  (371 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 366)  (372 366)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 366)  (373 366)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 366)  (374 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (382 366)  (382 366)  LC_7 Logic Functioning bit
 (41 14)  (383 366)  (383 366)  LC_7 Logic Functioning bit
 (42 14)  (384 366)  (384 366)  LC_7 Logic Functioning bit
 (43 14)  (385 366)  (385 366)  LC_7 Logic Functioning bit
 (8 15)  (350 367)  (350 367)  routing T_7_22.sp4_h_l_47 <X> T_7_22.sp4_v_t_47
 (11 15)  (353 367)  (353 367)  routing T_7_22.sp4_v_t_46 <X> T_7_22.sp4_h_l_46
 (21 15)  (363 367)  (363 367)  routing T_7_22.sp12_v_b_23 <X> T_7_22.lc_trk_g3_7
 (22 15)  (364 367)  (364 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (365 367)  (365 367)  routing T_7_22.sp4_v_b_38 <X> T_7_22.lc_trk_g3_6
 (25 15)  (367 367)  (367 367)  routing T_7_22.sp4_v_b_38 <X> T_7_22.lc_trk_g3_6
 (27 15)  (369 367)  (369 367)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 367)  (371 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 367)  (372 367)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 367)  (373 367)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 367)  (379 367)  LC_7 Logic Functioning bit
 (39 15)  (381 367)  (381 367)  LC_7 Logic Functioning bit
 (40 15)  (382 367)  (382 367)  LC_7 Logic Functioning bit
 (41 15)  (383 367)  (383 367)  LC_7 Logic Functioning bit
 (42 15)  (384 367)  (384 367)  LC_7 Logic Functioning bit
 (43 15)  (385 367)  (385 367)  LC_7 Logic Functioning bit
 (46 15)  (388 367)  (388 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_8_22

 (5 0)  (401 352)  (401 352)  routing T_8_22.sp4_v_t_37 <X> T_8_22.sp4_h_r_0
 (21 0)  (417 352)  (417 352)  routing T_8_22.sp4_h_r_19 <X> T_8_22.lc_trk_g0_3
 (22 0)  (418 352)  (418 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (419 352)  (419 352)  routing T_8_22.sp4_h_r_19 <X> T_8_22.lc_trk_g0_3
 (24 0)  (420 352)  (420 352)  routing T_8_22.sp4_h_r_19 <X> T_8_22.lc_trk_g0_3
 (28 0)  (424 352)  (424 352)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.wire_bram/ram/WDATA_7
 (29 0)  (425 352)  (425 352)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_7 wire_bram/ram/WDATA_7
 (30 0)  (426 352)  (426 352)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.wire_bram/ram/WDATA_7
 (14 1)  (410 353)  (410 353)  routing T_8_22.sp4_h_r_0 <X> T_8_22.lc_trk_g0_0
 (15 1)  (411 353)  (411 353)  routing T_8_22.sp4_h_r_0 <X> T_8_22.lc_trk_g0_0
 (16 1)  (412 353)  (412 353)  routing T_8_22.sp4_h_r_0 <X> T_8_22.lc_trk_g0_0
 (17 1)  (413 353)  (413 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (417 353)  (417 353)  routing T_8_22.sp4_h_r_19 <X> T_8_22.lc_trk_g0_3
 (22 1)  (418 353)  (418 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (422 353)  (422 353)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.input0_0
 (28 1)  (424 353)  (424 353)  routing T_8_22.lc_trk_g2_2 <X> T_8_22.input0_0
 (29 1)  (425 353)  (425 353)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (30 1)  (426 353)  (426 353)  routing T_8_22.lc_trk_g2_7 <X> T_8_22.wire_bram/ram/WDATA_7
 (37 1)  (433 353)  (433 353)  Enable bit of Mux _out_links/OutMux7_0 => wire_bram/ram/RDATA_7 sp4_h_l_5
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/WCLK
 (14 2)  (410 354)  (410 354)  routing T_8_22.sp4_h_r_20 <X> T_8_22.lc_trk_g0_4
 (15 2)  (411 354)  (411 354)  routing T_8_22.sp4_h_l_8 <X> T_8_22.lc_trk_g0_5
 (16 2)  (412 354)  (412 354)  routing T_8_22.sp4_h_l_8 <X> T_8_22.lc_trk_g0_5
 (17 2)  (413 354)  (413 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_l_8 lc_trk_g0_5
 (18 2)  (414 354)  (414 354)  routing T_8_22.sp4_h_l_8 <X> T_8_22.lc_trk_g0_5
 (22 2)  (418 354)  (418 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (419 354)  (419 354)  routing T_8_22.sp4_h_r_7 <X> T_8_22.lc_trk_g0_7
 (24 2)  (420 354)  (420 354)  routing T_8_22.sp4_h_r_7 <X> T_8_22.lc_trk_g0_7
 (27 2)  (423 354)  (423 354)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.wire_bram/ram/WDATA_6
 (29 2)  (425 354)  (425 354)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_7 wire_bram/ram/WDATA_6
 (30 2)  (426 354)  (426 354)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.wire_bram/ram/WDATA_6
 (0 3)  (396 355)  (396 355)  routing T_8_22.lc_trk_g1_1 <X> T_8_22.wire_bram/ram/WCLK
 (2 3)  (398 355)  (398 355)  routing T_8_22.lc_trk_g1_1 <X> T_8_22.wire_bram/ram/WCLK
 (11 3)  (407 355)  (407 355)  routing T_8_22.sp4_h_r_6 <X> T_8_22.sp4_h_l_39
 (13 3)  (409 355)  (409 355)  routing T_8_22.sp4_h_r_6 <X> T_8_22.sp4_h_l_39
 (14 3)  (410 355)  (410 355)  routing T_8_22.sp4_h_r_20 <X> T_8_22.lc_trk_g0_4
 (15 3)  (411 355)  (411 355)  routing T_8_22.sp4_h_r_20 <X> T_8_22.lc_trk_g0_4
 (16 3)  (412 355)  (412 355)  routing T_8_22.sp4_h_r_20 <X> T_8_22.lc_trk_g0_4
 (17 3)  (413 355)  (413 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_20 lc_trk_g0_4
 (18 3)  (414 355)  (414 355)  routing T_8_22.sp4_h_l_8 <X> T_8_22.lc_trk_g0_5
 (21 3)  (417 355)  (417 355)  routing T_8_22.sp4_h_r_7 <X> T_8_22.lc_trk_g0_7
 (28 3)  (424 355)  (424 355)  routing T_8_22.lc_trk_g2_1 <X> T_8_22.input0_1
 (29 3)  (425 355)  (425 355)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (30 3)  (426 355)  (426 355)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.wire_bram/ram/WDATA_6
 (36 3)  (432 355)  (432 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_bram/ram/RDATA_6 sp4_h_r_2
 (39 3)  (435 355)  (435 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_bram/ram/RDATA_6 sp4_v_t_7
 (1 4)  (397 356)  (397 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (15 4)  (411 356)  (411 356)  routing T_8_22.sp4_v_b_17 <X> T_8_22.lc_trk_g1_1
 (16 4)  (412 356)  (412 356)  routing T_8_22.sp4_v_b_17 <X> T_8_22.lc_trk_g1_1
 (17 4)  (413 356)  (413 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (423 356)  (423 356)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_bram/ram/WDATA_5
 (28 4)  (424 356)  (424 356)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_bram/ram/WDATA_5
 (29 4)  (425 356)  (425 356)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (37 4)  (433 356)  (433 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_5 sp12_h_r_12
 (40 4)  (436 356)  (436 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_21
 (1 5)  (397 357)  (397 357)  routing T_8_22.lc_trk_g0_2 <X> T_8_22.wire_bram/ram/WCLKE
 (12 5)  (408 357)  (408 357)  routing T_8_22.sp4_h_r_5 <X> T_8_22.sp4_v_b_5
 (28 5)  (424 357)  (424 357)  routing T_8_22.lc_trk_g2_0 <X> T_8_22.input0_2
 (29 5)  (425 357)  (425 357)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (30 5)  (426 357)  (426 357)  routing T_8_22.lc_trk_g3_2 <X> T_8_22.wire_bram/ram/WDATA_5
 (36 5)  (432 357)  (432 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_5 sp4_h_r_4
 (15 6)  (411 358)  (411 358)  routing T_8_22.sp4_h_r_5 <X> T_8_22.lc_trk_g1_5
 (16 6)  (412 358)  (412 358)  routing T_8_22.sp4_h_r_5 <X> T_8_22.lc_trk_g1_5
 (17 6)  (413 358)  (413 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (417 358)  (417 358)  routing T_8_22.sp4_h_l_10 <X> T_8_22.lc_trk_g1_7
 (22 6)  (418 358)  (418 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (419 358)  (419 358)  routing T_8_22.sp4_h_l_10 <X> T_8_22.lc_trk_g1_7
 (24 6)  (420 358)  (420 358)  routing T_8_22.sp4_h_l_10 <X> T_8_22.lc_trk_g1_7
 (26 6)  (422 358)  (422 358)  routing T_8_22.lc_trk_g0_7 <X> T_8_22.input0_3
 (29 6)  (425 358)  (425 358)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_4 wire_bram/ram/WDATA_4
 (30 6)  (426 358)  (426 358)  routing T_8_22.lc_trk_g0_4 <X> T_8_22.wire_bram/ram/WDATA_4
 (37 6)  (433 358)  (433 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_4 sp12_h_l_13
 (39 6)  (435 358)  (435 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_bram/ram/RDATA_4 sp12_v_b_6
 (18 7)  (414 359)  (414 359)  routing T_8_22.sp4_h_r_5 <X> T_8_22.lc_trk_g1_5
 (21 7)  (417 359)  (417 359)  routing T_8_22.sp4_h_l_10 <X> T_8_22.lc_trk_g1_7
 (26 7)  (422 359)  (422 359)  routing T_8_22.lc_trk_g0_7 <X> T_8_22.input0_3
 (29 7)  (425 359)  (425 359)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (39 7)  (435 359)  (435 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_4 sp4_v_b_22
 (12 8)  (408 360)  (408 360)  routing T_8_22.sp4_h_l_40 <X> T_8_22.sp4_h_r_8
 (16 8)  (412 360)  (412 360)  routing T_8_22.sp4_v_b_33 <X> T_8_22.lc_trk_g2_1
 (17 8)  (413 360)  (413 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (414 360)  (414 360)  routing T_8_22.sp4_v_b_33 <X> T_8_22.lc_trk_g2_1
 (25 8)  (421 360)  (421 360)  routing T_8_22.sp4_h_r_42 <X> T_8_22.lc_trk_g2_2
 (26 8)  (422 360)  (422 360)  routing T_8_22.lc_trk_g1_5 <X> T_8_22.input0_4
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (36 8)  (432 360)  (432 360)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_3 sp4_h_l_29
 (39 8)  (435 360)  (435 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (8 9)  (404 361)  (404 361)  routing T_8_22.sp4_h_r_7 <X> T_8_22.sp4_v_b_7
 (13 9)  (409 361)  (409 361)  routing T_8_22.sp4_h_l_40 <X> T_8_22.sp4_h_r_8
 (14 9)  (410 361)  (410 361)  routing T_8_22.sp4_h_l_13 <X> T_8_22.lc_trk_g2_0
 (15 9)  (411 361)  (411 361)  routing T_8_22.sp4_h_l_13 <X> T_8_22.lc_trk_g2_0
 (16 9)  (412 361)  (412 361)  routing T_8_22.sp4_h_l_13 <X> T_8_22.lc_trk_g2_0
 (17 9)  (413 361)  (413 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_13 lc_trk_g2_0
 (18 9)  (414 361)  (414 361)  routing T_8_22.sp4_v_b_33 <X> T_8_22.lc_trk_g2_1
 (22 9)  (418 361)  (418 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (419 361)  (419 361)  routing T_8_22.sp4_h_r_42 <X> T_8_22.lc_trk_g2_2
 (24 9)  (420 361)  (420 361)  routing T_8_22.sp4_h_r_42 <X> T_8_22.lc_trk_g2_2
 (25 9)  (421 361)  (421 361)  routing T_8_22.sp4_h_r_42 <X> T_8_22.lc_trk_g2_2
 (27 9)  (423 361)  (423 361)  routing T_8_22.lc_trk_g1_5 <X> T_8_22.input0_4
 (29 9)  (425 361)  (425 361)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (30 9)  (426 361)  (426 361)  routing T_8_22.lc_trk_g0_3 <X> T_8_22.wire_bram/ram/WDATA_3
 (14 10)  (410 362)  (410 362)  routing T_8_22.sp4_v_t_25 <X> T_8_22.lc_trk_g2_4
 (17 10)  (413 362)  (413 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (418 362)  (418 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (422 362)  (422 362)  routing T_8_22.lc_trk_g0_5 <X> T_8_22.input0_5
 (29 10)  (425 362)  (425 362)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_0 wire_bram/ram/WDATA_2
 (39 10)  (435 362)  (435 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_2 sp4_v_t_31
 (6 11)  (402 363)  (402 363)  routing T_8_22.sp4_h_r_6 <X> T_8_22.sp4_h_l_43
 (14 11)  (410 363)  (410 363)  routing T_8_22.sp4_v_t_25 <X> T_8_22.lc_trk_g2_4
 (16 11)  (412 363)  (412 363)  routing T_8_22.sp4_v_t_25 <X> T_8_22.lc_trk_g2_4
 (17 11)  (413 363)  (413 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (18 11)  (414 363)  (414 363)  routing T_8_22.sp4_r_v_b_37 <X> T_8_22.lc_trk_g2_5
 (22 11)  (418 363)  (418 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (419 363)  (419 363)  routing T_8_22.sp4_h_r_30 <X> T_8_22.lc_trk_g2_6
 (24 11)  (420 363)  (420 363)  routing T_8_22.sp4_h_r_30 <X> T_8_22.lc_trk_g2_6
 (25 11)  (421 363)  (421 363)  routing T_8_22.sp4_h_r_30 <X> T_8_22.lc_trk_g2_6
 (29 11)  (425 363)  (425 363)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (38 11)  (434 363)  (434 363)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_2 sp12_h_r_18
 (26 12)  (422 364)  (422 364)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.input0_6
 (27 12)  (423 364)  (423 364)  routing T_8_22.lc_trk_g3_0 <X> T_8_22.wire_bram/ram/WDATA_1
 (28 12)  (424 364)  (424 364)  routing T_8_22.lc_trk_g3_0 <X> T_8_22.wire_bram/ram/WDATA_1
 (29 12)  (425 364)  (425 364)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (36 12)  (432 364)  (432 364)  Enable bit of Mux _out_links/OutMux8_6 => wire_bram/ram/RDATA_1 sp4_h_r_44
 (39 12)  (435 364)  (435 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (16 13)  (412 365)  (412 365)  routing T_8_22.sp12_v_t_7 <X> T_8_22.lc_trk_g3_0
 (17 13)  (413 365)  (413 365)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (22 13)  (418 365)  (418 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 365)  (419 365)  routing T_8_22.sp4_h_l_15 <X> T_8_22.lc_trk_g3_2
 (24 13)  (420 365)  (420 365)  routing T_8_22.sp4_h_l_15 <X> T_8_22.lc_trk_g3_2
 (25 13)  (421 365)  (421 365)  routing T_8_22.sp4_h_l_15 <X> T_8_22.lc_trk_g3_2
 (28 13)  (424 365)  (424 365)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.input0_6
 (29 13)  (425 365)  (425 365)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (0 14)  (396 366)  (396 366)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (8 14)  (404 366)  (404 366)  routing T_8_22.sp4_h_r_2 <X> T_8_22.sp4_h_l_47
 (10 14)  (406 366)  (406 366)  routing T_8_22.sp4_h_r_2 <X> T_8_22.sp4_h_l_47
 (16 14)  (412 366)  (412 366)  routing T_8_22.sp4_v_b_37 <X> T_8_22.lc_trk_g3_5
 (17 14)  (413 366)  (413 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (414 366)  (414 366)  routing T_8_22.sp4_v_b_37 <X> T_8_22.lc_trk_g3_5
 (26 14)  (422 366)  (422 366)  routing T_8_22.lc_trk_g2_5 <X> T_8_22.input0_7
 (28 14)  (424 366)  (424 366)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.wire_bram/ram/WDATA_0
 (29 14)  (425 366)  (425 366)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_0
 (30 14)  (426 366)  (426 366)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.wire_bram/ram/WDATA_0
 (36 14)  (432 366)  (432 366)  Enable bit of Mux _out_links/OutMux8_7 => wire_bram/ram/RDATA_0 sp4_h_r_46
 (39 14)  (435 366)  (435 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_bram/ram/RDATA_0 sp4_v_b_46
 (0 15)  (396 367)  (396 367)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.wire_bram/ram/WE
 (18 15)  (414 367)  (414 367)  routing T_8_22.sp4_v_b_37 <X> T_8_22.lc_trk_g3_5
 (28 15)  (424 367)  (424 367)  routing T_8_22.lc_trk_g2_5 <X> T_8_22.input0_7
 (29 15)  (425 367)  (425 367)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (30 15)  (426 367)  (426 367)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.wire_bram/ram/WDATA_0


LogicTile_9_22

 (27 0)  (465 352)  (465 352)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 352)  (468 352)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 352)  (469 352)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 352)  (471 352)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 352)  (472 352)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 352)  (474 352)  LC_0 Logic Functioning bit
 (37 0)  (475 352)  (475 352)  LC_0 Logic Functioning bit
 (38 0)  (476 352)  (476 352)  LC_0 Logic Functioning bit
 (41 0)  (479 352)  (479 352)  LC_0 Logic Functioning bit
 (43 0)  (481 352)  (481 352)  LC_0 Logic Functioning bit
 (15 1)  (453 353)  (453 353)  routing T_9_22.sp4_v_t_5 <X> T_9_22.lc_trk_g0_0
 (16 1)  (454 353)  (454 353)  routing T_9_22.sp4_v_t_5 <X> T_9_22.lc_trk_g0_0
 (17 1)  (455 353)  (455 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (464 353)  (464 353)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 353)  (465 353)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 353)  (470 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (474 353)  (474 353)  LC_0 Logic Functioning bit
 (37 1)  (475 353)  (475 353)  LC_0 Logic Functioning bit
 (39 1)  (477 353)  (477 353)  LC_0 Logic Functioning bit
 (40 1)  (478 353)  (478 353)  LC_0 Logic Functioning bit
 (41 1)  (479 353)  (479 353)  LC_0 Logic Functioning bit
 (42 1)  (480 353)  (480 353)  LC_0 Logic Functioning bit
 (43 1)  (481 353)  (481 353)  LC_0 Logic Functioning bit
 (0 2)  (438 354)  (438 354)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (443 354)  (443 354)  routing T_9_22.sp4_h_r_9 <X> T_9_22.sp4_h_l_37
 (15 2)  (453 354)  (453 354)  routing T_9_22.sp4_h_r_21 <X> T_9_22.lc_trk_g0_5
 (16 2)  (454 354)  (454 354)  routing T_9_22.sp4_h_r_21 <X> T_9_22.lc_trk_g0_5
 (17 2)  (455 354)  (455 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (456 354)  (456 354)  routing T_9_22.sp4_h_r_21 <X> T_9_22.lc_trk_g0_5
 (0 3)  (438 355)  (438 355)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 3)  (440 355)  (440 355)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (4 3)  (442 355)  (442 355)  routing T_9_22.sp4_h_r_9 <X> T_9_22.sp4_h_l_37
 (18 3)  (456 355)  (456 355)  routing T_9_22.sp4_h_r_21 <X> T_9_22.lc_trk_g0_5
 (0 4)  (438 356)  (438 356)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_7/cen
 (1 4)  (439 356)  (439 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (452 356)  (452 356)  routing T_9_22.wire_logic_cluster/lc_0/out <X> T_9_22.lc_trk_g1_0
 (21 4)  (459 356)  (459 356)  routing T_9_22.sp4_h_r_11 <X> T_9_22.lc_trk_g1_3
 (22 4)  (460 356)  (460 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 356)  (461 356)  routing T_9_22.sp4_h_r_11 <X> T_9_22.lc_trk_g1_3
 (24 4)  (462 356)  (462 356)  routing T_9_22.sp4_h_r_11 <X> T_9_22.lc_trk_g1_3
 (26 4)  (464 356)  (464 356)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 356)  (466 356)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 356)  (467 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 356)  (470 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 356)  (471 356)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (478 356)  (478 356)  LC_2 Logic Functioning bit
 (42 4)  (480 356)  (480 356)  LC_2 Logic Functioning bit
 (1 5)  (439 357)  (439 357)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_7/cen
 (17 5)  (455 357)  (455 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (466 357)  (466 357)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 357)  (467 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 357)  (468 357)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 357)  (474 357)  LC_2 Logic Functioning bit
 (38 5)  (476 357)  (476 357)  LC_2 Logic Functioning bit
 (41 5)  (479 357)  (479 357)  LC_2 Logic Functioning bit
 (43 5)  (481 357)  (481 357)  LC_2 Logic Functioning bit
 (10 6)  (448 358)  (448 358)  routing T_9_22.sp4_v_b_11 <X> T_9_22.sp4_h_l_41
 (28 6)  (466 358)  (466 358)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 358)  (467 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 358)  (468 358)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 358)  (470 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 358)  (471 358)  routing T_9_22.lc_trk_g2_0 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (42 6)  (480 358)  (480 358)  LC_3 Logic Functioning bit
 (45 6)  (483 358)  (483 358)  LC_3 Logic Functioning bit
 (46 6)  (484 358)  (484 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (488 358)  (488 358)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (452 359)  (452 359)  routing T_9_22.sp12_h_r_20 <X> T_9_22.lc_trk_g1_4
 (16 7)  (454 359)  (454 359)  routing T_9_22.sp12_h_r_20 <X> T_9_22.lc_trk_g1_4
 (17 7)  (455 359)  (455 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (460 359)  (460 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (463 359)  (463 359)  routing T_9_22.sp4_r_v_b_30 <X> T_9_22.lc_trk_g1_6
 (27 7)  (465 359)  (465 359)  routing T_9_22.lc_trk_g1_0 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 359)  (467 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 359)  (468 359)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (37 7)  (475 359)  (475 359)  LC_3 Logic Functioning bit
 (39 7)  (477 359)  (477 359)  LC_3 Logic Functioning bit
 (42 7)  (480 359)  (480 359)  LC_3 Logic Functioning bit
 (48 7)  (486 359)  (486 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (453 360)  (453 360)  routing T_9_22.sp4_h_r_41 <X> T_9_22.lc_trk_g2_1
 (16 8)  (454 360)  (454 360)  routing T_9_22.sp4_h_r_41 <X> T_9_22.lc_trk_g2_1
 (17 8)  (455 360)  (455 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (456 360)  (456 360)  routing T_9_22.sp4_h_r_41 <X> T_9_22.lc_trk_g2_1
 (21 8)  (459 360)  (459 360)  routing T_9_22.sp4_h_r_35 <X> T_9_22.lc_trk_g2_3
 (22 8)  (460 360)  (460 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (461 360)  (461 360)  routing T_9_22.sp4_h_r_35 <X> T_9_22.lc_trk_g2_3
 (24 8)  (462 360)  (462 360)  routing T_9_22.sp4_h_r_35 <X> T_9_22.lc_trk_g2_3
 (14 9)  (452 361)  (452 361)  routing T_9_22.sp4_h_r_24 <X> T_9_22.lc_trk_g2_0
 (15 9)  (453 361)  (453 361)  routing T_9_22.sp4_h_r_24 <X> T_9_22.lc_trk_g2_0
 (16 9)  (454 361)  (454 361)  routing T_9_22.sp4_h_r_24 <X> T_9_22.lc_trk_g2_0
 (17 9)  (455 361)  (455 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (456 361)  (456 361)  routing T_9_22.sp4_h_r_41 <X> T_9_22.lc_trk_g2_1
 (22 9)  (460 361)  (460 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 361)  (461 361)  routing T_9_22.sp4_h_l_15 <X> T_9_22.lc_trk_g2_2
 (24 9)  (462 361)  (462 361)  routing T_9_22.sp4_h_l_15 <X> T_9_22.lc_trk_g2_2
 (25 9)  (463 361)  (463 361)  routing T_9_22.sp4_h_l_15 <X> T_9_22.lc_trk_g2_2
 (9 10)  (447 362)  (447 362)  routing T_9_22.sp4_h_r_4 <X> T_9_22.sp4_h_l_42
 (10 10)  (448 362)  (448 362)  routing T_9_22.sp4_h_r_4 <X> T_9_22.sp4_h_l_42
 (14 10)  (452 362)  (452 362)  routing T_9_22.sp4_h_r_36 <X> T_9_22.lc_trk_g2_4
 (15 10)  (453 362)  (453 362)  routing T_9_22.sp4_h_r_45 <X> T_9_22.lc_trk_g2_5
 (16 10)  (454 362)  (454 362)  routing T_9_22.sp4_h_r_45 <X> T_9_22.lc_trk_g2_5
 (17 10)  (455 362)  (455 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (456 362)  (456 362)  routing T_9_22.sp4_h_r_45 <X> T_9_22.lc_trk_g2_5
 (25 10)  (463 362)  (463 362)  routing T_9_22.sp4_h_r_38 <X> T_9_22.lc_trk_g2_6
 (26 10)  (464 362)  (464 362)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 362)  (465 362)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 362)  (469 362)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 362)  (471 362)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 362)  (472 362)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 362)  (473 362)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.input_2_5
 (39 10)  (477 362)  (477 362)  LC_5 Logic Functioning bit
 (40 10)  (478 362)  (478 362)  LC_5 Logic Functioning bit
 (15 11)  (453 363)  (453 363)  routing T_9_22.sp4_h_r_36 <X> T_9_22.lc_trk_g2_4
 (16 11)  (454 363)  (454 363)  routing T_9_22.sp4_h_r_36 <X> T_9_22.lc_trk_g2_4
 (17 11)  (455 363)  (455 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (456 363)  (456 363)  routing T_9_22.sp4_h_r_45 <X> T_9_22.lc_trk_g2_5
 (22 11)  (460 363)  (460 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (461 363)  (461 363)  routing T_9_22.sp4_h_r_38 <X> T_9_22.lc_trk_g2_6
 (24 11)  (462 363)  (462 363)  routing T_9_22.sp4_h_r_38 <X> T_9_22.lc_trk_g2_6
 (28 11)  (466 363)  (466 363)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 363)  (467 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 363)  (468 363)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 363)  (469 363)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 363)  (470 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (472 363)  (472 363)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.input_2_5
 (35 11)  (473 363)  (473 363)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.input_2_5
 (40 11)  (478 363)  (478 363)  LC_5 Logic Functioning bit
 (42 11)  (480 363)  (480 363)  LC_5 Logic Functioning bit
 (12 12)  (450 364)  (450 364)  routing T_9_22.sp4_h_l_45 <X> T_9_22.sp4_h_r_11
 (17 12)  (455 364)  (455 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (465 364)  (465 364)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 364)  (466 364)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 364)  (467 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 364)  (468 364)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 364)  (469 364)  routing T_9_22.lc_trk_g0_5 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 364)  (470 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (39 12)  (477 364)  (477 364)  LC_6 Logic Functioning bit
 (40 12)  (478 364)  (478 364)  LC_6 Logic Functioning bit
 (45 12)  (483 364)  (483 364)  LC_6 Logic Functioning bit
 (50 12)  (488 364)  (488 364)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (446 365)  (446 365)  routing T_9_22.sp4_h_l_47 <X> T_9_22.sp4_v_b_10
 (9 13)  (447 365)  (447 365)  routing T_9_22.sp4_h_l_47 <X> T_9_22.sp4_v_b_10
 (13 13)  (451 365)  (451 365)  routing T_9_22.sp4_h_l_45 <X> T_9_22.sp4_h_r_11
 (18 13)  (456 365)  (456 365)  routing T_9_22.sp4_r_v_b_41 <X> T_9_22.lc_trk_g3_1
 (28 13)  (466 365)  (466 365)  routing T_9_22.lc_trk_g2_0 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 365)  (467 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 365)  (468 365)  routing T_9_22.lc_trk_g3_6 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (40 13)  (478 365)  (478 365)  LC_6 Logic Functioning bit
 (42 13)  (480 365)  (480 365)  LC_6 Logic Functioning bit
 (48 13)  (486 365)  (486 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (489 365)  (489 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (11 14)  (449 366)  (449 366)  routing T_9_22.sp4_v_b_3 <X> T_9_22.sp4_v_t_46
 (13 14)  (451 366)  (451 366)  routing T_9_22.sp4_v_b_3 <X> T_9_22.sp4_v_t_46
 (14 14)  (452 366)  (452 366)  routing T_9_22.sp4_h_r_44 <X> T_9_22.lc_trk_g3_4
 (22 14)  (460 366)  (460 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (463 366)  (463 366)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g3_6
 (14 15)  (452 367)  (452 367)  routing T_9_22.sp4_h_r_44 <X> T_9_22.lc_trk_g3_4
 (15 15)  (453 367)  (453 367)  routing T_9_22.sp4_h_r_44 <X> T_9_22.lc_trk_g3_4
 (16 15)  (454 367)  (454 367)  routing T_9_22.sp4_h_r_44 <X> T_9_22.lc_trk_g3_4
 (17 15)  (455 367)  (455 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (459 367)  (459 367)  routing T_9_22.sp4_r_v_b_47 <X> T_9_22.lc_trk_g3_7
 (22 15)  (460 367)  (460 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (461 367)  (461 367)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g3_6
 (24 15)  (462 367)  (462 367)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g3_6
 (25 15)  (463 367)  (463 367)  routing T_9_22.sp4_h_r_46 <X> T_9_22.lc_trk_g3_6


LogicTile_10_22

 (26 0)  (518 352)  (518 352)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (32 0)  (524 352)  (524 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 352)  (525 352)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 352)  (526 352)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 352)  (529 352)  LC_0 Logic Functioning bit
 (39 0)  (531 352)  (531 352)  LC_0 Logic Functioning bit
 (45 0)  (537 352)  (537 352)  LC_0 Logic Functioning bit
 (47 0)  (539 352)  (539 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (500 353)  (500 353)  routing T_10_22.sp4_h_l_42 <X> T_10_22.sp4_v_b_1
 (9 1)  (501 353)  (501 353)  routing T_10_22.sp4_h_l_42 <X> T_10_22.sp4_v_b_1
 (10 1)  (502 353)  (502 353)  routing T_10_22.sp4_h_l_42 <X> T_10_22.sp4_v_b_1
 (12 1)  (504 353)  (504 353)  routing T_10_22.sp4_h_r_2 <X> T_10_22.sp4_v_b_2
 (14 1)  (506 353)  (506 353)  routing T_10_22.sp12_h_r_16 <X> T_10_22.lc_trk_g0_0
 (16 1)  (508 353)  (508 353)  routing T_10_22.sp12_h_r_16 <X> T_10_22.lc_trk_g0_0
 (17 1)  (509 353)  (509 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (26 1)  (518 353)  (518 353)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 353)  (521 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 353)  (523 353)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 353)  (528 353)  LC_0 Logic Functioning bit
 (38 1)  (530 353)  (530 353)  LC_0 Logic Functioning bit
 (45 1)  (537 353)  (537 353)  LC_0 Logic Functioning bit
 (0 2)  (492 354)  (492 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (4 2)  (496 354)  (496 354)  routing T_10_22.sp4_h_r_6 <X> T_10_22.sp4_v_t_37
 (6 2)  (498 354)  (498 354)  routing T_10_22.sp4_h_r_6 <X> T_10_22.sp4_v_t_37
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 354)  (523 354)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (533 354)  (533 354)  LC_1 Logic Functioning bit
 (43 2)  (535 354)  (535 354)  LC_1 Logic Functioning bit
 (45 2)  (537 354)  (537 354)  LC_1 Logic Functioning bit
 (0 3)  (492 355)  (492 355)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 3)  (494 355)  (494 355)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (4 3)  (496 355)  (496 355)  routing T_10_22.sp4_v_b_7 <X> T_10_22.sp4_h_l_37
 (5 3)  (497 355)  (497 355)  routing T_10_22.sp4_h_r_6 <X> T_10_22.sp4_v_t_37
 (13 3)  (505 355)  (505 355)  routing T_10_22.sp4_v_b_9 <X> T_10_22.sp4_h_l_39
 (22 3)  (514 355)  (514 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (515 355)  (515 355)  routing T_10_22.sp4_h_r_6 <X> T_10_22.lc_trk_g0_6
 (24 3)  (516 355)  (516 355)  routing T_10_22.sp4_h_r_6 <X> T_10_22.lc_trk_g0_6
 (25 3)  (517 355)  (517 355)  routing T_10_22.sp4_h_r_6 <X> T_10_22.lc_trk_g0_6
 (31 3)  (523 355)  (523 355)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (41 3)  (533 355)  (533 355)  LC_1 Logic Functioning bit
 (43 3)  (535 355)  (535 355)  LC_1 Logic Functioning bit
 (45 3)  (537 355)  (537 355)  LC_1 Logic Functioning bit
 (51 3)  (543 355)  (543 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (492 356)  (492 356)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (1 4)  (493 356)  (493 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (6 4)  (498 356)  (498 356)  routing T_10_22.sp4_v_t_37 <X> T_10_22.sp4_v_b_3
 (1 5)  (493 357)  (493 357)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (5 5)  (497 357)  (497 357)  routing T_10_22.sp4_v_t_37 <X> T_10_22.sp4_v_b_3
 (25 8)  (517 360)  (517 360)  routing T_10_22.sp4_h_r_42 <X> T_10_22.lc_trk_g2_2
 (4 9)  (496 361)  (496 361)  routing T_10_22.sp4_v_t_36 <X> T_10_22.sp4_h_r_6
 (22 9)  (514 361)  (514 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 361)  (515 361)  routing T_10_22.sp4_h_r_42 <X> T_10_22.lc_trk_g2_2
 (24 9)  (516 361)  (516 361)  routing T_10_22.sp4_h_r_42 <X> T_10_22.lc_trk_g2_2
 (25 9)  (517 361)  (517 361)  routing T_10_22.sp4_h_r_42 <X> T_10_22.lc_trk_g2_2
 (12 10)  (504 362)  (504 362)  routing T_10_22.sp4_v_t_45 <X> T_10_22.sp4_h_l_45
 (11 11)  (503 363)  (503 363)  routing T_10_22.sp4_v_t_45 <X> T_10_22.sp4_h_l_45
 (15 12)  (507 364)  (507 364)  routing T_10_22.sp4_v_t_28 <X> T_10_22.lc_trk_g3_1
 (16 12)  (508 364)  (508 364)  routing T_10_22.sp4_v_t_28 <X> T_10_22.lc_trk_g3_1
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 13)  (514 365)  (514 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (515 365)  (515 365)  routing T_10_22.sp4_h_l_15 <X> T_10_22.lc_trk_g3_2
 (24 13)  (516 365)  (516 365)  routing T_10_22.sp4_h_l_15 <X> T_10_22.lc_trk_g3_2
 (25 13)  (517 365)  (517 365)  routing T_10_22.sp4_h_l_15 <X> T_10_22.lc_trk_g3_2
 (0 14)  (492 366)  (492 366)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 366)  (493 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 367)  (492 367)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/s_r
 (10 15)  (502 367)  (502 367)  routing T_10_22.sp4_h_l_40 <X> T_10_22.sp4_v_t_47


LogicTile_11_22

 (8 0)  (554 352)  (554 352)  routing T_11_22.sp4_h_l_40 <X> T_11_22.sp4_h_r_1
 (10 0)  (556 352)  (556 352)  routing T_11_22.sp4_h_l_40 <X> T_11_22.sp4_h_r_1
 (21 0)  (567 352)  (567 352)  routing T_11_22.sp4_h_r_11 <X> T_11_22.lc_trk_g0_3
 (22 0)  (568 352)  (568 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (569 352)  (569 352)  routing T_11_22.sp4_h_r_11 <X> T_11_22.lc_trk_g0_3
 (24 0)  (570 352)  (570 352)  routing T_11_22.sp4_h_r_11 <X> T_11_22.lc_trk_g0_3
 (27 0)  (573 352)  (573 352)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 352)  (574 352)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 352)  (576 352)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 352)  (579 352)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 352)  (580 352)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 352)  (581 352)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.input_2_0
 (36 0)  (582 352)  (582 352)  LC_0 Logic Functioning bit
 (37 0)  (583 352)  (583 352)  LC_0 Logic Functioning bit
 (39 0)  (585 352)  (585 352)  LC_0 Logic Functioning bit
 (40 0)  (586 352)  (586 352)  LC_0 Logic Functioning bit
 (42 0)  (588 352)  (588 352)  LC_0 Logic Functioning bit
 (43 0)  (589 352)  (589 352)  LC_0 Logic Functioning bit
 (14 1)  (560 353)  (560 353)  routing T_11_22.sp4_h_r_0 <X> T_11_22.lc_trk_g0_0
 (15 1)  (561 353)  (561 353)  routing T_11_22.sp4_h_r_0 <X> T_11_22.lc_trk_g0_0
 (16 1)  (562 353)  (562 353)  routing T_11_22.sp4_h_r_0 <X> T_11_22.lc_trk_g0_0
 (17 1)  (563 353)  (563 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (572 353)  (572 353)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 353)  (573 353)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 353)  (575 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 353)  (576 353)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 353)  (578 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 353)  (579 353)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.input_2_0
 (34 1)  (580 353)  (580 353)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.input_2_0
 (35 1)  (581 353)  (581 353)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.input_2_0
 (36 1)  (582 353)  (582 353)  LC_0 Logic Functioning bit
 (37 1)  (583 353)  (583 353)  LC_0 Logic Functioning bit
 (41 1)  (587 353)  (587 353)  LC_0 Logic Functioning bit
 (42 1)  (588 353)  (588 353)  LC_0 Logic Functioning bit
 (43 1)  (589 353)  (589 353)  LC_0 Logic Functioning bit
 (0 2)  (546 354)  (546 354)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (8 2)  (554 354)  (554 354)  routing T_11_22.sp4_h_r_5 <X> T_11_22.sp4_h_l_36
 (10 2)  (556 354)  (556 354)  routing T_11_22.sp4_h_r_5 <X> T_11_22.sp4_h_l_36
 (14 2)  (560 354)  (560 354)  routing T_11_22.sp4_h_l_1 <X> T_11_22.lc_trk_g0_4
 (31 2)  (577 354)  (577 354)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 354)  (579 354)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 354)  (583 354)  LC_1 Logic Functioning bit
 (39 2)  (585 354)  (585 354)  LC_1 Logic Functioning bit
 (40 2)  (586 354)  (586 354)  LC_1 Logic Functioning bit
 (43 2)  (589 354)  (589 354)  LC_1 Logic Functioning bit
 (45 2)  (591 354)  (591 354)  LC_1 Logic Functioning bit
 (50 2)  (596 354)  (596 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 355)  (546 355)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 3)  (548 355)  (548 355)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (8 3)  (554 355)  (554 355)  routing T_11_22.sp4_h_r_1 <X> T_11_22.sp4_v_t_36
 (9 3)  (555 355)  (555 355)  routing T_11_22.sp4_h_r_1 <X> T_11_22.sp4_v_t_36
 (15 3)  (561 355)  (561 355)  routing T_11_22.sp4_h_l_1 <X> T_11_22.lc_trk_g0_4
 (16 3)  (562 355)  (562 355)  routing T_11_22.sp4_h_l_1 <X> T_11_22.lc_trk_g0_4
 (17 3)  (563 355)  (563 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (568 355)  (568 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 355)  (569 355)  routing T_11_22.sp4_h_r_6 <X> T_11_22.lc_trk_g0_6
 (24 3)  (570 355)  (570 355)  routing T_11_22.sp4_h_r_6 <X> T_11_22.lc_trk_g0_6
 (25 3)  (571 355)  (571 355)  routing T_11_22.sp4_h_r_6 <X> T_11_22.lc_trk_g0_6
 (26 3)  (572 355)  (572 355)  routing T_11_22.lc_trk_g0_3 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 355)  (575 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 355)  (577 355)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 355)  (582 355)  LC_1 Logic Functioning bit
 (38 3)  (584 355)  (584 355)  LC_1 Logic Functioning bit
 (41 3)  (587 355)  (587 355)  LC_1 Logic Functioning bit
 (42 3)  (588 355)  (588 355)  LC_1 Logic Functioning bit
 (0 4)  (546 356)  (546 356)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (1 4)  (547 356)  (547 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (560 356)  (560 356)  routing T_11_22.wire_logic_cluster/lc_0/out <X> T_11_22.lc_trk_g1_0
 (17 4)  (563 356)  (563 356)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 356)  (564 356)  routing T_11_22.wire_logic_cluster/lc_1/out <X> T_11_22.lc_trk_g1_1
 (22 4)  (568 356)  (568 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (572 356)  (572 356)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 356)  (580 356)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 356)  (581 356)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.input_2_2
 (38 4)  (584 356)  (584 356)  LC_2 Logic Functioning bit
 (40 4)  (586 356)  (586 356)  LC_2 Logic Functioning bit
 (41 4)  (587 356)  (587 356)  LC_2 Logic Functioning bit
 (42 4)  (588 356)  (588 356)  LC_2 Logic Functioning bit
 (43 4)  (589 356)  (589 356)  LC_2 Logic Functioning bit
 (45 4)  (591 356)  (591 356)  LC_2 Logic Functioning bit
 (0 5)  (546 357)  (546 357)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (1 5)  (547 357)  (547 357)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (17 5)  (563 357)  (563 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (567 357)  (567 357)  routing T_11_22.sp4_r_v_b_27 <X> T_11_22.lc_trk_g1_3
 (28 5)  (574 357)  (574 357)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 357)  (575 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 357)  (576 357)  routing T_11_22.lc_trk_g0_3 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 357)  (578 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (579 357)  (579 357)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.input_2_2
 (35 5)  (581 357)  (581 357)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.input_2_2
 (36 5)  (582 357)  (582 357)  LC_2 Logic Functioning bit
 (37 5)  (583 357)  (583 357)  LC_2 Logic Functioning bit
 (39 5)  (585 357)  (585 357)  LC_2 Logic Functioning bit
 (53 5)  (599 357)  (599 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (26 6)  (572 358)  (572 358)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 358)  (573 358)  routing T_11_22.lc_trk_g1_1 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 358)  (577 358)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 358)  (579 358)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 358)  (580 358)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 358)  (582 358)  LC_3 Logic Functioning bit
 (37 6)  (583 358)  (583 358)  LC_3 Logic Functioning bit
 (38 6)  (584 358)  (584 358)  LC_3 Logic Functioning bit
 (41 6)  (587 358)  (587 358)  LC_3 Logic Functioning bit
 (43 6)  (589 358)  (589 358)  LC_3 Logic Functioning bit
 (17 7)  (563 359)  (563 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (573 359)  (573 359)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 359)  (578 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 359)  (581 359)  routing T_11_22.lc_trk_g0_3 <X> T_11_22.input_2_3
 (36 7)  (582 359)  (582 359)  LC_3 Logic Functioning bit
 (37 7)  (583 359)  (583 359)  LC_3 Logic Functioning bit
 (26 8)  (572 360)  (572 360)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 360)  (580 360)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 360)  (583 360)  LC_4 Logic Functioning bit
 (39 8)  (585 360)  (585 360)  LC_4 Logic Functioning bit
 (41 8)  (587 360)  (587 360)  LC_4 Logic Functioning bit
 (43 8)  (589 360)  (589 360)  LC_4 Logic Functioning bit
 (45 8)  (591 360)  (591 360)  LC_4 Logic Functioning bit
 (14 9)  (560 361)  (560 361)  routing T_11_22.sp4_h_r_24 <X> T_11_22.lc_trk_g2_0
 (15 9)  (561 361)  (561 361)  routing T_11_22.sp4_h_r_24 <X> T_11_22.lc_trk_g2_0
 (16 9)  (562 361)  (562 361)  routing T_11_22.sp4_h_r_24 <X> T_11_22.lc_trk_g2_0
 (17 9)  (563 361)  (563 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (568 361)  (568 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (569 361)  (569 361)  routing T_11_22.sp4_h_l_15 <X> T_11_22.lc_trk_g2_2
 (24 9)  (570 361)  (570 361)  routing T_11_22.sp4_h_l_15 <X> T_11_22.lc_trk_g2_2
 (25 9)  (571 361)  (571 361)  routing T_11_22.sp4_h_l_15 <X> T_11_22.lc_trk_g2_2
 (26 9)  (572 361)  (572 361)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 361)  (574 361)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 361)  (582 361)  LC_4 Logic Functioning bit
 (38 9)  (584 361)  (584 361)  LC_4 Logic Functioning bit
 (40 9)  (586 361)  (586 361)  LC_4 Logic Functioning bit
 (42 9)  (588 361)  (588 361)  LC_4 Logic Functioning bit
 (5 10)  (551 362)  (551 362)  routing T_11_22.sp4_v_b_6 <X> T_11_22.sp4_h_l_43
 (9 10)  (555 362)  (555 362)  routing T_11_22.sp4_v_b_7 <X> T_11_22.sp4_h_l_42
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 362)  (579 362)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 362)  (582 362)  LC_5 Logic Functioning bit
 (37 10)  (583 362)  (583 362)  LC_5 Logic Functioning bit
 (39 10)  (585 362)  (585 362)  LC_5 Logic Functioning bit
 (40 10)  (586 362)  (586 362)  LC_5 Logic Functioning bit
 (41 10)  (587 362)  (587 362)  LC_5 Logic Functioning bit
 (43 10)  (589 362)  (589 362)  LC_5 Logic Functioning bit
 (45 10)  (591 362)  (591 362)  LC_5 Logic Functioning bit
 (51 10)  (597 362)  (597 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (13 11)  (559 363)  (559 363)  routing T_11_22.sp4_v_b_3 <X> T_11_22.sp4_h_l_45
 (14 11)  (560 363)  (560 363)  routing T_11_22.sp4_r_v_b_36 <X> T_11_22.lc_trk_g2_4
 (17 11)  (563 363)  (563 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (568 363)  (568 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (569 363)  (569 363)  routing T_11_22.sp12_v_b_14 <X> T_11_22.lc_trk_g2_6
 (27 11)  (573 363)  (573 363)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 363)  (574 363)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 363)  (575 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 363)  (578 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (580 363)  (580 363)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.input_2_5
 (38 11)  (584 363)  (584 363)  LC_5 Logic Functioning bit
 (42 11)  (588 363)  (588 363)  LC_5 Logic Functioning bit
 (14 12)  (560 364)  (560 364)  routing T_11_22.sp4_h_l_21 <X> T_11_22.lc_trk_g3_0
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (568 364)  (568 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (573 364)  (573 364)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 364)  (574 364)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 364)  (576 364)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 364)  (580 364)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (41 12)  (587 364)  (587 364)  LC_6 Logic Functioning bit
 (42 12)  (588 364)  (588 364)  LC_6 Logic Functioning bit
 (45 12)  (591 364)  (591 364)  LC_6 Logic Functioning bit
 (53 12)  (599 364)  (599 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (5 13)  (551 365)  (551 365)  routing T_11_22.sp4_h_r_9 <X> T_11_22.sp4_v_b_9
 (15 13)  (561 365)  (561 365)  routing T_11_22.sp4_h_l_21 <X> T_11_22.lc_trk_g3_0
 (16 13)  (562 365)  (562 365)  routing T_11_22.sp4_h_l_21 <X> T_11_22.lc_trk_g3_0
 (17 13)  (563 365)  (563 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (567 365)  (567 365)  routing T_11_22.sp4_r_v_b_43 <X> T_11_22.lc_trk_g3_3
 (28 13)  (574 365)  (574 365)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 365)  (575 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 365)  (578 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (579 365)  (579 365)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.input_2_6
 (35 13)  (581 365)  (581 365)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.input_2_6
 (36 13)  (582 365)  (582 365)  LC_6 Logic Functioning bit
 (37 13)  (583 365)  (583 365)  LC_6 Logic Functioning bit
 (38 13)  (584 365)  (584 365)  LC_6 Logic Functioning bit
 (39 13)  (585 365)  (585 365)  LC_6 Logic Functioning bit
 (40 13)  (586 365)  (586 365)  LC_6 Logic Functioning bit
 (43 13)  (589 365)  (589 365)  LC_6 Logic Functioning bit
 (9 14)  (555 366)  (555 366)  routing T_11_22.sp4_v_b_10 <X> T_11_22.sp4_h_l_47
 (12 14)  (558 366)  (558 366)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_h_l_46
 (14 14)  (560 366)  (560 366)  routing T_11_22.sp4_h_r_44 <X> T_11_22.lc_trk_g3_4
 (17 14)  (563 366)  (563 366)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (564 366)  (564 366)  routing T_11_22.bnl_op_5 <X> T_11_22.lc_trk_g3_5
 (21 14)  (567 366)  (567 366)  routing T_11_22.sp4_v_t_26 <X> T_11_22.lc_trk_g3_7
 (22 14)  (568 366)  (568 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 366)  (569 366)  routing T_11_22.sp4_v_t_26 <X> T_11_22.lc_trk_g3_7
 (26 14)  (572 366)  (572 366)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 366)  (576 366)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 366)  (577 366)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (583 366)  (583 366)  LC_7 Logic Functioning bit
 (43 14)  (589 366)  (589 366)  LC_7 Logic Functioning bit
 (45 14)  (591 366)  (591 366)  LC_7 Logic Functioning bit
 (11 15)  (557 367)  (557 367)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_h_l_46
 (13 15)  (559 367)  (559 367)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_h_l_46
 (14 15)  (560 367)  (560 367)  routing T_11_22.sp4_h_r_44 <X> T_11_22.lc_trk_g3_4
 (15 15)  (561 367)  (561 367)  routing T_11_22.sp4_h_r_44 <X> T_11_22.lc_trk_g3_4
 (16 15)  (562 367)  (562 367)  routing T_11_22.sp4_h_r_44 <X> T_11_22.lc_trk_g3_4
 (17 15)  (563 367)  (563 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (564 367)  (564 367)  routing T_11_22.bnl_op_5 <X> T_11_22.lc_trk_g3_5
 (21 15)  (567 367)  (567 367)  routing T_11_22.sp4_v_t_26 <X> T_11_22.lc_trk_g3_7
 (22 15)  (568 367)  (568 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (569 367)  (569 367)  routing T_11_22.sp12_v_t_21 <X> T_11_22.lc_trk_g3_6
 (25 15)  (571 367)  (571 367)  routing T_11_22.sp12_v_t_21 <X> T_11_22.lc_trk_g3_6
 (26 15)  (572 367)  (572 367)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 367)  (573 367)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 367)  (574 367)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 367)  (575 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 367)  (577 367)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 367)  (578 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (580 367)  (580 367)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.input_2_7
 (36 15)  (582 367)  (582 367)  LC_7 Logic Functioning bit
 (38 15)  (584 367)  (584 367)  LC_7 Logic Functioning bit
 (39 15)  (585 367)  (585 367)  LC_7 Logic Functioning bit
 (40 15)  (586 367)  (586 367)  LC_7 Logic Functioning bit
 (41 15)  (587 367)  (587 367)  LC_7 Logic Functioning bit
 (42 15)  (588 367)  (588 367)  LC_7 Logic Functioning bit
 (48 15)  (594 367)  (594 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_22

 (14 0)  (614 352)  (614 352)  routing T_12_22.sp4_h_r_8 <X> T_12_22.lc_trk_g0_0
 (15 0)  (615 352)  (615 352)  routing T_12_22.sp12_h_r_1 <X> T_12_22.lc_trk_g0_1
 (17 0)  (617 352)  (617 352)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (618 352)  (618 352)  routing T_12_22.sp12_h_r_1 <X> T_12_22.lc_trk_g0_1
 (26 0)  (626 352)  (626 352)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 352)  (628 352)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 352)  (629 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 352)  (634 352)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 352)  (636 352)  LC_0 Logic Functioning bit
 (38 0)  (638 352)  (638 352)  LC_0 Logic Functioning bit
 (41 0)  (641 352)  (641 352)  LC_0 Logic Functioning bit
 (43 0)  (643 352)  (643 352)  LC_0 Logic Functioning bit
 (45 0)  (645 352)  (645 352)  LC_0 Logic Functioning bit
 (15 1)  (615 353)  (615 353)  routing T_12_22.sp4_h_r_8 <X> T_12_22.lc_trk_g0_0
 (16 1)  (616 353)  (616 353)  routing T_12_22.sp4_h_r_8 <X> T_12_22.lc_trk_g0_0
 (17 1)  (617 353)  (617 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (618 353)  (618 353)  routing T_12_22.sp12_h_r_1 <X> T_12_22.lc_trk_g0_1
 (27 1)  (627 353)  (627 353)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 353)  (628 353)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 353)  (630 353)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 353)  (636 353)  LC_0 Logic Functioning bit
 (38 1)  (638 353)  (638 353)  LC_0 Logic Functioning bit
 (40 1)  (640 353)  (640 353)  LC_0 Logic Functioning bit
 (42 1)  (642 353)  (642 353)  LC_0 Logic Functioning bit
 (52 1)  (652 353)  (652 353)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (22 2)  (622 354)  (622 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (623 354)  (623 354)  routing T_12_22.sp12_h_l_12 <X> T_12_22.lc_trk_g0_7
 (28 2)  (628 354)  (628 354)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 354)  (631 354)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 354)  (633 354)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 354)  (636 354)  LC_1 Logic Functioning bit
 (38 2)  (638 354)  (638 354)  LC_1 Logic Functioning bit
 (45 2)  (645 354)  (645 354)  LC_1 Logic Functioning bit
 (0 3)  (600 355)  (600 355)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 3)  (602 355)  (602 355)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (8 3)  (608 355)  (608 355)  routing T_12_22.sp4_h_r_7 <X> T_12_22.sp4_v_t_36
 (9 3)  (609 355)  (609 355)  routing T_12_22.sp4_h_r_7 <X> T_12_22.sp4_v_t_36
 (10 3)  (610 355)  (610 355)  routing T_12_22.sp4_h_r_7 <X> T_12_22.sp4_v_t_36
 (27 3)  (627 355)  (627 355)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 355)  (628 355)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 355)  (630 355)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 355)  (631 355)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (53 3)  (653 355)  (653 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (600 356)  (600 356)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (1 4)  (601 356)  (601 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (614 356)  (614 356)  routing T_12_22.lft_op_0 <X> T_12_22.lc_trk_g1_0
 (15 4)  (615 356)  (615 356)  routing T_12_22.sp4_v_b_17 <X> T_12_22.lc_trk_g1_1
 (16 4)  (616 356)  (616 356)  routing T_12_22.sp4_v_b_17 <X> T_12_22.lc_trk_g1_1
 (17 4)  (617 356)  (617 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (625 356)  (625 356)  routing T_12_22.sp4_h_l_7 <X> T_12_22.lc_trk_g1_2
 (29 4)  (629 356)  (629 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 356)  (631 356)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 356)  (632 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (46 4)  (646 356)  (646 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (600 357)  (600 357)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (1 5)  (601 357)  (601 357)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (15 5)  (615 357)  (615 357)  routing T_12_22.lft_op_0 <X> T_12_22.lc_trk_g1_0
 (17 5)  (617 357)  (617 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (622 357)  (622 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 357)  (623 357)  routing T_12_22.sp4_h_l_7 <X> T_12_22.lc_trk_g1_2
 (24 5)  (624 357)  (624 357)  routing T_12_22.sp4_h_l_7 <X> T_12_22.lc_trk_g1_2
 (25 5)  (625 357)  (625 357)  routing T_12_22.sp4_h_l_7 <X> T_12_22.lc_trk_g1_2
 (29 5)  (629 357)  (629 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 357)  (631 357)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 357)  (637 357)  LC_2 Logic Functioning bit
 (39 5)  (639 357)  (639 357)  LC_2 Logic Functioning bit
 (25 6)  (625 358)  (625 358)  routing T_12_22.sp4_h_r_14 <X> T_12_22.lc_trk_g1_6
 (10 7)  (610 359)  (610 359)  routing T_12_22.sp4_h_l_46 <X> T_12_22.sp4_v_t_41
 (13 7)  (613 359)  (613 359)  routing T_12_22.sp4_v_b_0 <X> T_12_22.sp4_h_l_40
 (22 7)  (622 359)  (622 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 359)  (623 359)  routing T_12_22.sp4_h_r_14 <X> T_12_22.lc_trk_g1_6
 (24 7)  (624 359)  (624 359)  routing T_12_22.sp4_h_r_14 <X> T_12_22.lc_trk_g1_6
 (9 8)  (609 360)  (609 360)  routing T_12_22.sp4_h_l_41 <X> T_12_22.sp4_h_r_7
 (10 8)  (610 360)  (610 360)  routing T_12_22.sp4_h_l_41 <X> T_12_22.sp4_h_r_7
 (12 8)  (612 360)  (612 360)  routing T_12_22.sp4_v_t_45 <X> T_12_22.sp4_h_r_8
 (21 8)  (621 360)  (621 360)  routing T_12_22.sp4_h_r_35 <X> T_12_22.lc_trk_g2_3
 (22 8)  (622 360)  (622 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 360)  (623 360)  routing T_12_22.sp4_h_r_35 <X> T_12_22.lc_trk_g2_3
 (24 8)  (624 360)  (624 360)  routing T_12_22.sp4_h_r_35 <X> T_12_22.lc_trk_g2_3
 (25 8)  (625 360)  (625 360)  routing T_12_22.rgt_op_2 <X> T_12_22.lc_trk_g2_2
 (26 8)  (626 360)  (626 360)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 360)  (627 360)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 360)  (629 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 360)  (630 360)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 360)  (634 360)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 360)  (640 360)  LC_4 Logic Functioning bit
 (42 8)  (642 360)  (642 360)  LC_4 Logic Functioning bit
 (46 8)  (646 360)  (646 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (647 360)  (647 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (648 360)  (648 360)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (652 360)  (652 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (622 361)  (622 361)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 361)  (624 361)  routing T_12_22.rgt_op_2 <X> T_12_22.lc_trk_g2_2
 (26 9)  (626 361)  (626 361)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 361)  (627 361)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 361)  (628 361)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 361)  (629 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 361)  (630 361)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 361)  (631 361)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (4 10)  (604 362)  (604 362)  routing T_12_22.sp4_h_r_0 <X> T_12_22.sp4_v_t_43
 (6 10)  (606 362)  (606 362)  routing T_12_22.sp4_h_r_0 <X> T_12_22.sp4_v_t_43
 (9 10)  (609 362)  (609 362)  routing T_12_22.sp4_v_b_7 <X> T_12_22.sp4_h_l_42
 (4 11)  (604 363)  (604 363)  routing T_12_22.sp4_v_b_1 <X> T_12_22.sp4_h_l_43
 (5 11)  (605 363)  (605 363)  routing T_12_22.sp4_h_r_0 <X> T_12_22.sp4_v_t_43
 (10 11)  (610 363)  (610 363)  routing T_12_22.sp4_h_l_39 <X> T_12_22.sp4_v_t_42
 (22 11)  (622 363)  (622 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 363)  (625 363)  routing T_12_22.sp4_r_v_b_38 <X> T_12_22.lc_trk_g2_6
 (22 12)  (622 364)  (622 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 364)  (623 364)  routing T_12_22.sp4_v_t_30 <X> T_12_22.lc_trk_g3_3
 (24 12)  (624 364)  (624 364)  routing T_12_22.sp4_v_t_30 <X> T_12_22.lc_trk_g3_3
 (17 13)  (617 365)  (617 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (3 14)  (603 366)  (603 366)  routing T_12_22.sp12_h_r_1 <X> T_12_22.sp12_v_t_22
 (4 14)  (604 366)  (604 366)  routing T_12_22.sp4_h_r_9 <X> T_12_22.sp4_v_t_44
 (15 14)  (615 366)  (615 366)  routing T_12_22.sp4_v_t_32 <X> T_12_22.lc_trk_g3_5
 (16 14)  (616 366)  (616 366)  routing T_12_22.sp4_v_t_32 <X> T_12_22.lc_trk_g3_5
 (17 14)  (617 366)  (617 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (622 366)  (622 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (3 15)  (603 367)  (603 367)  routing T_12_22.sp12_h_r_1 <X> T_12_22.sp12_v_t_22
 (4 15)  (604 367)  (604 367)  routing T_12_22.sp4_h_r_1 <X> T_12_22.sp4_h_l_44
 (5 15)  (605 367)  (605 367)  routing T_12_22.sp4_h_r_9 <X> T_12_22.sp4_v_t_44
 (6 15)  (606 367)  (606 367)  routing T_12_22.sp4_h_r_1 <X> T_12_22.sp4_h_l_44


LogicTile_13_22

 (17 0)  (671 352)  (671 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 352)  (672 352)  routing T_13_22.bnr_op_1 <X> T_13_22.lc_trk_g0_1
 (21 0)  (675 352)  (675 352)  routing T_13_22.sp4_v_b_3 <X> T_13_22.lc_trk_g0_3
 (22 0)  (676 352)  (676 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (677 352)  (677 352)  routing T_13_22.sp4_v_b_3 <X> T_13_22.lc_trk_g0_3
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 352)  (684 352)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 352)  (688 352)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 352)  (689 352)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.input_2_0
 (37 0)  (691 352)  (691 352)  LC_0 Logic Functioning bit
 (41 0)  (695 352)  (695 352)  LC_0 Logic Functioning bit
 (15 1)  (669 353)  (669 353)  routing T_13_22.sp4_v_t_5 <X> T_13_22.lc_trk_g0_0
 (16 1)  (670 353)  (670 353)  routing T_13_22.sp4_v_t_5 <X> T_13_22.lc_trk_g0_0
 (17 1)  (671 353)  (671 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (672 353)  (672 353)  routing T_13_22.bnr_op_1 <X> T_13_22.lc_trk_g0_1
 (27 1)  (681 353)  (681 353)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 353)  (682 353)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 353)  (683 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 353)  (684 353)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 353)  (686 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (688 353)  (688 353)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.input_2_0
 (0 2)  (654 354)  (654 354)  routing T_13_22.lc_trk_g2_0 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (12 2)  (666 354)  (666 354)  routing T_13_22.sp4_v_b_2 <X> T_13_22.sp4_h_l_39
 (17 2)  (671 354)  (671 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (675 354)  (675 354)  routing T_13_22.sp4_v_b_7 <X> T_13_22.lc_trk_g0_7
 (22 2)  (676 354)  (676 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (677 354)  (677 354)  routing T_13_22.sp4_v_b_7 <X> T_13_22.lc_trk_g0_7
 (25 2)  (679 354)  (679 354)  routing T_13_22.sp4_h_l_11 <X> T_13_22.lc_trk_g0_6
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 354)  (685 354)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 354)  (687 354)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (43 2)  (697 354)  (697 354)  LC_1 Logic Functioning bit
 (45 2)  (699 354)  (699 354)  LC_1 Logic Functioning bit
 (50 2)  (704 354)  (704 354)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (656 355)  (656 355)  routing T_13_22.lc_trk_g2_0 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (4 3)  (658 355)  (658 355)  routing T_13_22.sp4_v_b_7 <X> T_13_22.sp4_h_l_37
 (5 3)  (659 355)  (659 355)  routing T_13_22.sp4_h_l_37 <X> T_13_22.sp4_v_t_37
 (18 3)  (672 355)  (672 355)  routing T_13_22.sp4_r_v_b_29 <X> T_13_22.lc_trk_g0_5
 (22 3)  (676 355)  (676 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (677 355)  (677 355)  routing T_13_22.sp4_h_l_11 <X> T_13_22.lc_trk_g0_6
 (24 3)  (678 355)  (678 355)  routing T_13_22.sp4_h_l_11 <X> T_13_22.lc_trk_g0_6
 (25 3)  (679 355)  (679 355)  routing T_13_22.sp4_h_l_11 <X> T_13_22.lc_trk_g0_6
 (26 3)  (680 355)  (680 355)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 355)  (683 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 355)  (685 355)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 355)  (690 355)  LC_1 Logic Functioning bit
 (37 3)  (691 355)  (691 355)  LC_1 Logic Functioning bit
 (38 3)  (692 355)  (692 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (41 3)  (695 355)  (695 355)  LC_1 Logic Functioning bit
 (42 3)  (696 355)  (696 355)  LC_1 Logic Functioning bit
 (43 3)  (697 355)  (697 355)  LC_1 Logic Functioning bit
 (53 3)  (707 355)  (707 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (654 356)  (654 356)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (1 4)  (655 356)  (655 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (671 356)  (671 356)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 356)  (672 356)  routing T_13_22.bnr_op_1 <X> T_13_22.lc_trk_g1_1
 (21 4)  (675 356)  (675 356)  routing T_13_22.wire_logic_cluster/lc_3/out <X> T_13_22.lc_trk_g1_3
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 356)  (684 356)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (37 4)  (691 356)  (691 356)  LC_2 Logic Functioning bit
 (38 4)  (692 356)  (692 356)  LC_2 Logic Functioning bit
 (0 5)  (654 357)  (654 357)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (1 5)  (655 357)  (655 357)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (15 5)  (669 357)  (669 357)  routing T_13_22.sp4_v_t_5 <X> T_13_22.lc_trk_g1_0
 (16 5)  (670 357)  (670 357)  routing T_13_22.sp4_v_t_5 <X> T_13_22.lc_trk_g1_0
 (17 5)  (671 357)  (671 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (672 357)  (672 357)  routing T_13_22.bnr_op_1 <X> T_13_22.lc_trk_g1_1
 (27 5)  (681 357)  (681 357)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 357)  (682 357)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 357)  (684 357)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 357)  (685 357)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 357)  (686 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (688 357)  (688 357)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.input_2_2
 (35 5)  (689 357)  (689 357)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.input_2_2
 (36 5)  (690 357)  (690 357)  LC_2 Logic Functioning bit
 (37 5)  (691 357)  (691 357)  LC_2 Logic Functioning bit
 (38 5)  (692 357)  (692 357)  LC_2 Logic Functioning bit
 (39 5)  (693 357)  (693 357)  LC_2 Logic Functioning bit
 (47 5)  (701 357)  (701 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (10 6)  (664 358)  (664 358)  routing T_13_22.sp4_v_b_11 <X> T_13_22.sp4_h_l_41
 (17 6)  (671 358)  (671 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 358)  (672 358)  routing T_13_22.wire_logic_cluster/lc_5/out <X> T_13_22.lc_trk_g1_5
 (21 6)  (675 358)  (675 358)  routing T_13_22.sp4_h_l_10 <X> T_13_22.lc_trk_g1_7
 (22 6)  (676 358)  (676 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (677 358)  (677 358)  routing T_13_22.sp4_h_l_10 <X> T_13_22.lc_trk_g1_7
 (24 6)  (678 358)  (678 358)  routing T_13_22.sp4_h_l_10 <X> T_13_22.lc_trk_g1_7
 (25 6)  (679 358)  (679 358)  routing T_13_22.wire_logic_cluster/lc_6/out <X> T_13_22.lc_trk_g1_6
 (26 6)  (680 358)  (680 358)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 358)  (684 358)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 358)  (685 358)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 358)  (687 358)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 358)  (688 358)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 358)  (691 358)  LC_3 Logic Functioning bit
 (39 6)  (693 358)  (693 358)  LC_3 Logic Functioning bit
 (21 7)  (675 359)  (675 359)  routing T_13_22.sp4_h_l_10 <X> T_13_22.lc_trk_g1_7
 (22 7)  (676 359)  (676 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (681 359)  (681 359)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 359)  (682 359)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 359)  (684 359)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 359)  (685 359)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 359)  (690 359)  LC_3 Logic Functioning bit
 (38 7)  (692 359)  (692 359)  LC_3 Logic Functioning bit
 (41 7)  (695 359)  (695 359)  LC_3 Logic Functioning bit
 (43 7)  (697 359)  (697 359)  LC_3 Logic Functioning bit
 (27 8)  (681 360)  (681 360)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 360)  (684 360)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 360)  (685 360)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (691 360)  (691 360)  LC_4 Logic Functioning bit
 (39 8)  (693 360)  (693 360)  LC_4 Logic Functioning bit
 (40 8)  (694 360)  (694 360)  LC_4 Logic Functioning bit
 (46 8)  (700 360)  (700 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (704 360)  (704 360)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 361)  (669 361)  routing T_13_22.sp4_v_t_29 <X> T_13_22.lc_trk_g2_0
 (16 9)  (670 361)  (670 361)  routing T_13_22.sp4_v_t_29 <X> T_13_22.lc_trk_g2_0
 (17 9)  (671 361)  (671 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (681 361)  (681 361)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 361)  (682 361)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 361)  (684 361)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 361)  (685 361)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 361)  (691 361)  LC_4 Logic Functioning bit
 (39 9)  (693 361)  (693 361)  LC_4 Logic Functioning bit
 (41 9)  (695 361)  (695 361)  LC_4 Logic Functioning bit
 (6 10)  (660 362)  (660 362)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_v_t_43
 (25 10)  (679 362)  (679 362)  routing T_13_22.sp4_v_b_38 <X> T_13_22.lc_trk_g2_6
 (26 10)  (680 362)  (680 362)  routing T_13_22.lc_trk_g0_5 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 362)  (681 362)  routing T_13_22.lc_trk_g1_1 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 362)  (685 362)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 362)  (687 362)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 362)  (688 362)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 362)  (689 362)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.input_2_5
 (37 10)  (691 362)  (691 362)  LC_5 Logic Functioning bit
 (40 10)  (694 362)  (694 362)  LC_5 Logic Functioning bit
 (42 10)  (696 362)  (696 362)  LC_5 Logic Functioning bit
 (5 11)  (659 363)  (659 363)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_v_t_43
 (13 11)  (667 363)  (667 363)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_h_l_45
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 363)  (677 363)  routing T_13_22.sp4_v_b_38 <X> T_13_22.lc_trk_g2_6
 (25 11)  (679 363)  (679 363)  routing T_13_22.sp4_v_b_38 <X> T_13_22.lc_trk_g2_6
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 363)  (685 363)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 363)  (686 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 363)  (689 363)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.input_2_5
 (37 11)  (691 363)  (691 363)  LC_5 Logic Functioning bit
 (42 11)  (696 363)  (696 363)  LC_5 Logic Functioning bit
 (43 11)  (697 363)  (697 363)  LC_5 Logic Functioning bit
 (16 12)  (670 364)  (670 364)  routing T_13_22.sp12_v_t_6 <X> T_13_22.lc_trk_g3_1
 (17 12)  (671 364)  (671 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (676 364)  (676 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 364)  (677 364)  routing T_13_22.sp4_v_t_30 <X> T_13_22.lc_trk_g3_3
 (24 12)  (678 364)  (678 364)  routing T_13_22.sp4_v_t_30 <X> T_13_22.lc_trk_g3_3
 (26 12)  (680 364)  (680 364)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 364)  (683 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 364)  (685 364)  routing T_13_22.lc_trk_g0_5 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 364)  (690 364)  LC_6 Logic Functioning bit
 (26 13)  (680 365)  (680 365)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 365)  (681 365)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 365)  (682 365)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 365)  (683 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 365)  (686 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (687 365)  (687 365)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.input_2_6
 (34 13)  (688 365)  (688 365)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.input_2_6
 (46 13)  (700 365)  (700 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (705 365)  (705 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (706 365)  (706 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (11 14)  (665 366)  (665 366)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_v_t_46
 (13 14)  (667 366)  (667 366)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_v_t_46
 (22 14)  (676 366)  (676 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 366)  (677 366)  routing T_13_22.sp4_v_b_47 <X> T_13_22.lc_trk_g3_7
 (24 14)  (678 366)  (678 366)  routing T_13_22.sp4_v_b_47 <X> T_13_22.lc_trk_g3_7
 (31 14)  (685 366)  (685 366)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 366)  (688 366)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 366)  (690 366)  LC_7 Logic Functioning bit
 (37 14)  (691 366)  (691 366)  LC_7 Logic Functioning bit
 (46 14)  (700 366)  (700 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (704 366)  (704 366)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (658 367)  (658 367)  routing T_13_22.sp4_h_r_1 <X> T_13_22.sp4_h_l_44
 (6 15)  (660 367)  (660 367)  routing T_13_22.sp4_h_r_1 <X> T_13_22.sp4_h_l_44
 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (31 15)  (685 367)  (685 367)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 367)  (690 367)  LC_7 Logic Functioning bit
 (37 15)  (691 367)  (691 367)  LC_7 Logic Functioning bit


LogicTile_14_22

 (14 1)  (722 353)  (722 353)  routing T_14_22.top_op_0 <X> T_14_22.lc_trk_g0_0
 (15 1)  (723 353)  (723 353)  routing T_14_22.top_op_0 <X> T_14_22.lc_trk_g0_0
 (17 1)  (725 353)  (725 353)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (12 2)  (720 354)  (720 354)  routing T_14_22.sp4_h_r_11 <X> T_14_22.sp4_h_l_39
 (26 2)  (734 354)  (734 354)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 354)  (736 354)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 354)  (737 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 354)  (738 354)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 354)  (740 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 354)  (741 354)  routing T_14_22.lc_trk_g2_0 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (13 3)  (721 355)  (721 355)  routing T_14_22.sp4_h_r_11 <X> T_14_22.sp4_h_l_39
 (26 3)  (734 355)  (734 355)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 355)  (736 355)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 355)  (737 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 355)  (738 355)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (40 3)  (748 355)  (748 355)  LC_1 Logic Functioning bit
 (42 3)  (750 355)  (750 355)  LC_1 Logic Functioning bit
 (51 3)  (759 355)  (759 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 5)  (722 357)  (722 357)  routing T_14_22.top_op_0 <X> T_14_22.lc_trk_g1_0
 (15 5)  (723 357)  (723 357)  routing T_14_22.top_op_0 <X> T_14_22.lc_trk_g1_0
 (17 5)  (725 357)  (725 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (11 6)  (719 358)  (719 358)  routing T_14_22.sp4_h_l_37 <X> T_14_22.sp4_v_t_40
 (26 6)  (734 358)  (734 358)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 358)  (735 358)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 358)  (736 358)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 358)  (737 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 358)  (740 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 358)  (741 358)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 358)  (742 358)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (52 6)  (760 358)  (760 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (736 359)  (736 359)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 359)  (737 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 359)  (739 359)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 359)  (740 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 359)  (742 359)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.input_2_3
 (38 7)  (746 359)  (746 359)  LC_3 Logic Functioning bit
 (14 8)  (722 360)  (722 360)  routing T_14_22.sp4_h_l_21 <X> T_14_22.lc_trk_g2_0
 (26 8)  (734 360)  (734 360)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 360)  (735 360)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 360)  (736 360)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 360)  (738 360)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 360)  (739 360)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 360)  (741 360)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 360)  (743 360)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.input_2_4
 (46 8)  (754 360)  (754 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (11 9)  (719 361)  (719 361)  routing T_14_22.sp4_h_l_37 <X> T_14_22.sp4_h_r_8
 (13 9)  (721 361)  (721 361)  routing T_14_22.sp4_h_l_37 <X> T_14_22.sp4_h_r_8
 (15 9)  (723 361)  (723 361)  routing T_14_22.sp4_h_l_21 <X> T_14_22.lc_trk_g2_0
 (16 9)  (724 361)  (724 361)  routing T_14_22.sp4_h_l_21 <X> T_14_22.lc_trk_g2_0
 (17 9)  (725 361)  (725 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (736 361)  (736 361)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 361)  (737 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 361)  (738 361)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 361)  (740 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 361)  (741 361)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.input_2_4
 (34 9)  (742 361)  (742 361)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.input_2_4
 (35 9)  (743 361)  (743 361)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.input_2_4
 (39 9)  (747 361)  (747 361)  LC_4 Logic Functioning bit
 (47 9)  (755 361)  (755 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (759 361)  (759 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (723 362)  (723 362)  routing T_14_22.tnr_op_5 <X> T_14_22.lc_trk_g2_5
 (17 10)  (725 362)  (725 362)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (729 362)  (729 362)  routing T_14_22.rgt_op_7 <X> T_14_22.lc_trk_g2_7
 (22 10)  (730 362)  (730 362)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 362)  (732 362)  routing T_14_22.rgt_op_7 <X> T_14_22.lc_trk_g2_7
 (25 10)  (733 362)  (733 362)  routing T_14_22.rgt_op_6 <X> T_14_22.lc_trk_g2_6
 (26 10)  (734 362)  (734 362)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 362)  (737 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 362)  (739 362)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 362)  (741 362)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 362)  (743 362)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_5
 (39 10)  (747 362)  (747 362)  LC_5 Logic Functioning bit
 (40 10)  (748 362)  (748 362)  LC_5 Logic Functioning bit
 (14 11)  (722 363)  (722 363)  routing T_14_22.sp4_r_v_b_36 <X> T_14_22.lc_trk_g2_4
 (17 11)  (725 363)  (725 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 363)  (732 363)  routing T_14_22.rgt_op_6 <X> T_14_22.lc_trk_g2_6
 (28 11)  (736 363)  (736 363)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 363)  (737 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 363)  (740 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (741 363)  (741 363)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_5
 (34 11)  (742 363)  (742 363)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_5
 (35 11)  (743 363)  (743 363)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.input_2_5
 (37 11)  (745 363)  (745 363)  LC_5 Logic Functioning bit
 (39 11)  (747 363)  (747 363)  LC_5 Logic Functioning bit
 (41 11)  (749 363)  (749 363)  LC_5 Logic Functioning bit
 (51 11)  (759 363)  (759 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (725 364)  (725 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (729 364)  (729 364)  routing T_14_22.sp4_v_t_14 <X> T_14_22.lc_trk_g3_3
 (22 12)  (730 364)  (730 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (731 364)  (731 364)  routing T_14_22.sp4_v_t_14 <X> T_14_22.lc_trk_g3_3
 (18 13)  (726 365)  (726 365)  routing T_14_22.sp4_r_v_b_41 <X> T_14_22.lc_trk_g3_1
 (22 14)  (730 366)  (730 366)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (732 366)  (732 366)  routing T_14_22.tnr_op_7 <X> T_14_22.lc_trk_g3_7
 (25 14)  (733 366)  (733 366)  routing T_14_22.sp4_h_r_38 <X> T_14_22.lc_trk_g3_6
 (26 14)  (734 366)  (734 366)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 366)  (736 366)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 366)  (738 366)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 366)  (741 366)  routing T_14_22.lc_trk_g2_0 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (40 14)  (748 366)  (748 366)  LC_7 Logic Functioning bit
 (42 14)  (750 366)  (750 366)  LC_7 Logic Functioning bit
 (48 14)  (756 366)  (756 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (13 15)  (721 367)  (721 367)  routing T_14_22.sp4_v_b_6 <X> T_14_22.sp4_h_l_46
 (19 15)  (727 367)  (727 367)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (730 367)  (730 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 367)  (731 367)  routing T_14_22.sp4_h_r_38 <X> T_14_22.lc_trk_g3_6
 (24 15)  (732 367)  (732 367)  routing T_14_22.sp4_h_r_38 <X> T_14_22.lc_trk_g3_6
 (26 15)  (734 367)  (734 367)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 367)  (736 367)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 367)  (737 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 367)  (738 367)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_7/in_1


LogicTile_15_22

 (26 0)  (788 352)  (788 352)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 352)  (790 352)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 352)  (792 352)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 352)  (793 352)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 352)  (795 352)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 352)  (796 352)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (42 0)  (804 352)  (804 352)  LC_0 Logic Functioning bit
 (10 1)  (772 353)  (772 353)  routing T_15_22.sp4_h_r_8 <X> T_15_22.sp4_v_b_1
 (14 1)  (776 353)  (776 353)  routing T_15_22.sp4_r_v_b_35 <X> T_15_22.lc_trk_g0_0
 (17 1)  (779 353)  (779 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (784 353)  (784 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (788 353)  (788 353)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 353)  (790 353)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 353)  (791 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 353)  (793 353)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 353)  (794 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 353)  (795 353)  routing T_15_22.lc_trk_g2_0 <X> T_15_22.input_2_0
 (51 1)  (813 353)  (813 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (764 355)  (764 355)  routing T_15_22.lc_trk_g0_0 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (11 4)  (773 356)  (773 356)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (13 4)  (775 356)  (775 356)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (15 4)  (777 356)  (777 356)  routing T_15_22.sp4_h_r_1 <X> T_15_22.lc_trk_g1_1
 (16 4)  (778 356)  (778 356)  routing T_15_22.sp4_h_r_1 <X> T_15_22.lc_trk_g1_1
 (17 4)  (779 356)  (779 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (31 4)  (793 356)  (793 356)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 356)  (795 356)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 356)  (796 356)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (12 5)  (774 357)  (774 357)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (18 5)  (780 357)  (780 357)  routing T_15_22.sp4_h_r_1 <X> T_15_22.lc_trk_g1_1
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g0_2 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 357)  (793 357)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 357)  (794 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 357)  (795 357)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.input_2_2
 (34 5)  (796 357)  (796 357)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.input_2_2
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (5 6)  (767 358)  (767 358)  routing T_15_22.sp4_v_t_44 <X> T_15_22.sp4_h_l_38
 (13 6)  (775 358)  (775 358)  routing T_15_22.sp4_h_r_5 <X> T_15_22.sp4_v_t_40
 (15 6)  (777 358)  (777 358)  routing T_15_22.sp4_h_r_21 <X> T_15_22.lc_trk_g1_5
 (16 6)  (778 358)  (778 358)  routing T_15_22.sp4_h_r_21 <X> T_15_22.lc_trk_g1_5
 (17 6)  (779 358)  (779 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 358)  (780 358)  routing T_15_22.sp4_h_r_21 <X> T_15_22.lc_trk_g1_5
 (22 6)  (784 358)  (784 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 358)  (786 358)  routing T_15_22.top_op_7 <X> T_15_22.lc_trk_g1_7
 (25 6)  (787 358)  (787 358)  routing T_15_22.wire_logic_cluster/lc_6/out <X> T_15_22.lc_trk_g1_6
 (26 6)  (788 358)  (788 358)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 358)  (789 358)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 358)  (790 358)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 358)  (792 358)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 358)  (793 358)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 358)  (795 358)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 358)  (796 358)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 358)  (798 358)  LC_3 Logic Functioning bit
 (38 6)  (800 358)  (800 358)  LC_3 Logic Functioning bit
 (46 6)  (808 358)  (808 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (766 359)  (766 359)  routing T_15_22.sp4_v_t_44 <X> T_15_22.sp4_h_l_38
 (6 7)  (768 359)  (768 359)  routing T_15_22.sp4_v_t_44 <X> T_15_22.sp4_h_l_38
 (12 7)  (774 359)  (774 359)  routing T_15_22.sp4_h_r_5 <X> T_15_22.sp4_v_t_40
 (18 7)  (780 359)  (780 359)  routing T_15_22.sp4_h_r_21 <X> T_15_22.lc_trk_g1_5
 (21 7)  (783 359)  (783 359)  routing T_15_22.top_op_7 <X> T_15_22.lc_trk_g1_7
 (22 7)  (784 359)  (784 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 359)  (788 359)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 359)  (789 359)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 359)  (791 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 359)  (792 359)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (14 8)  (776 360)  (776 360)  routing T_15_22.sp4_h_r_40 <X> T_15_22.lc_trk_g2_0
 (15 8)  (777 360)  (777 360)  routing T_15_22.rgt_op_1 <X> T_15_22.lc_trk_g2_1
 (17 8)  (779 360)  (779 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 360)  (780 360)  routing T_15_22.rgt_op_1 <X> T_15_22.lc_trk_g2_1
 (26 8)  (788 360)  (788 360)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 360)  (789 360)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 360)  (790 360)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 360)  (793 360)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 360)  (795 360)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (37 8)  (799 360)  (799 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (41 8)  (803 360)  (803 360)  LC_4 Logic Functioning bit
 (43 8)  (805 360)  (805 360)  LC_4 Logic Functioning bit
 (50 8)  (812 360)  (812 360)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (813 360)  (813 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (776 361)  (776 361)  routing T_15_22.sp4_h_r_40 <X> T_15_22.lc_trk_g2_0
 (15 9)  (777 361)  (777 361)  routing T_15_22.sp4_h_r_40 <X> T_15_22.lc_trk_g2_0
 (16 9)  (778 361)  (778 361)  routing T_15_22.sp4_h_r_40 <X> T_15_22.lc_trk_g2_0
 (17 9)  (779 361)  (779 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (788 361)  (788 361)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 361)  (789 361)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (803 361)  (803 361)  LC_4 Logic Functioning bit
 (43 9)  (805 361)  (805 361)  LC_4 Logic Functioning bit
 (8 10)  (770 362)  (770 362)  routing T_15_22.sp4_v_t_42 <X> T_15_22.sp4_h_l_42
 (9 10)  (771 362)  (771 362)  routing T_15_22.sp4_v_t_42 <X> T_15_22.sp4_h_l_42
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (783 362)  (783 362)  routing T_15_22.wire_logic_cluster/lc_7/out <X> T_15_22.lc_trk_g2_7
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (789 362)  (789 362)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 362)  (790 362)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 362)  (791 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 362)  (798 362)  LC_5 Logic Functioning bit
 (37 10)  (799 362)  (799 362)  LC_5 Logic Functioning bit
 (38 10)  (800 362)  (800 362)  LC_5 Logic Functioning bit
 (39 10)  (801 362)  (801 362)  LC_5 Logic Functioning bit
 (40 10)  (802 362)  (802 362)  LC_5 Logic Functioning bit
 (41 10)  (803 362)  (803 362)  LC_5 Logic Functioning bit
 (42 10)  (804 362)  (804 362)  LC_5 Logic Functioning bit
 (43 10)  (805 362)  (805 362)  LC_5 Logic Functioning bit
 (51 10)  (813 362)  (813 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (780 363)  (780 363)  routing T_15_22.sp4_r_v_b_37 <X> T_15_22.lc_trk_g2_5
 (22 11)  (784 363)  (784 363)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (786 363)  (786 363)  routing T_15_22.tnr_op_6 <X> T_15_22.lc_trk_g2_6
 (28 11)  (790 363)  (790 363)  routing T_15_22.lc_trk_g2_1 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 363)  (791 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 363)  (793 363)  routing T_15_22.lc_trk_g0_2 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 363)  (799 363)  LC_5 Logic Functioning bit
 (39 11)  (801 363)  (801 363)  LC_5 Logic Functioning bit
 (40 11)  (802 363)  (802 363)  LC_5 Logic Functioning bit
 (41 11)  (803 363)  (803 363)  LC_5 Logic Functioning bit
 (42 11)  (804 363)  (804 363)  LC_5 Logic Functioning bit
 (43 11)  (805 363)  (805 363)  LC_5 Logic Functioning bit
 (15 12)  (777 364)  (777 364)  routing T_15_22.sp4_v_t_28 <X> T_15_22.lc_trk_g3_1
 (16 12)  (778 364)  (778 364)  routing T_15_22.sp4_v_t_28 <X> T_15_22.lc_trk_g3_1
 (17 12)  (779 364)  (779 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 12)  (789 364)  (789 364)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 364)  (792 364)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 364)  (793 364)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 364)  (795 364)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 364)  (797 364)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.input_2_6
 (38 12)  (800 364)  (800 364)  LC_6 Logic Functioning bit
 (41 12)  (803 364)  (803 364)  LC_6 Logic Functioning bit
 (43 12)  (805 364)  (805 364)  LC_6 Logic Functioning bit
 (45 12)  (807 364)  (807 364)  LC_6 Logic Functioning bit
 (48 12)  (810 364)  (810 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (14 13)  (776 365)  (776 365)  routing T_15_22.sp4_r_v_b_40 <X> T_15_22.lc_trk_g3_0
 (17 13)  (779 365)  (779 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (27 13)  (789 365)  (789 365)  routing T_15_22.lc_trk_g1_1 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 365)  (791 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 365)  (792 365)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 365)  (793 365)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 365)  (794 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (795 365)  (795 365)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.input_2_6
 (34 13)  (796 365)  (796 365)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.input_2_6
 (36 13)  (798 365)  (798 365)  LC_6 Logic Functioning bit
 (37 13)  (799 365)  (799 365)  LC_6 Logic Functioning bit
 (38 13)  (800 365)  (800 365)  LC_6 Logic Functioning bit
 (41 13)  (803 365)  (803 365)  LC_6 Logic Functioning bit
 (43 13)  (805 365)  (805 365)  LC_6 Logic Functioning bit
 (47 13)  (809 365)  (809 365)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (813 365)  (813 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 366)  (774 366)  routing T_15_22.sp4_h_r_8 <X> T_15_22.sp4_h_l_46
 (15 14)  (777 366)  (777 366)  routing T_15_22.sp4_h_r_45 <X> T_15_22.lc_trk_g3_5
 (16 14)  (778 366)  (778 366)  routing T_15_22.sp4_h_r_45 <X> T_15_22.lc_trk_g3_5
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 366)  (780 366)  routing T_15_22.sp4_h_r_45 <X> T_15_22.lc_trk_g3_5
 (21 14)  (783 366)  (783 366)  routing T_15_22.wire_logic_cluster/lc_7/out <X> T_15_22.lc_trk_g3_7
 (22 14)  (784 366)  (784 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (788 366)  (788 366)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 366)  (789 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 366)  (790 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 366)  (792 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 366)  (796 366)  routing T_15_22.lc_trk_g1_1 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 366)  (803 366)  LC_7 Logic Functioning bit
 (43 14)  (805 366)  (805 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (47 14)  (809 366)  (809 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (762 367)  (762 367)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 367)  (763 367)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (13 15)  (775 367)  (775 367)  routing T_15_22.sp4_h_r_8 <X> T_15_22.sp4_h_l_46
 (18 15)  (780 367)  (780 367)  routing T_15_22.sp4_h_r_45 <X> T_15_22.lc_trk_g3_5
 (22 15)  (784 367)  (784 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 367)  (787 367)  routing T_15_22.sp4_r_v_b_46 <X> T_15_22.lc_trk_g3_6
 (26 15)  (788 367)  (788 367)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 367)  (790 367)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 367)  (798 367)  LC_7 Logic Functioning bit
 (37 15)  (799 367)  (799 367)  LC_7 Logic Functioning bit
 (38 15)  (800 367)  (800 367)  LC_7 Logic Functioning bit
 (39 15)  (801 367)  (801 367)  LC_7 Logic Functioning bit
 (40 15)  (802 367)  (802 367)  LC_7 Logic Functioning bit
 (42 15)  (804 367)  (804 367)  LC_7 Logic Functioning bit
 (51 15)  (813 367)  (813 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_22

 (2 0)  (818 352)  (818 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (17 0)  (833 352)  (833 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 2)  (842 354)  (842 354)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 354)  (843 354)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 354)  (847 354)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 354)  (849 354)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 354)  (851 354)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.input_2_1
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (38 2)  (854 354)  (854 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (40 2)  (856 354)  (856 354)  LC_1 Logic Functioning bit
 (41 2)  (857 354)  (857 354)  LC_1 Logic Functioning bit
 (42 2)  (858 354)  (858 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (22 3)  (838 355)  (838 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 355)  (840 355)  routing T_16_22.top_op_6 <X> T_16_22.lc_trk_g0_6
 (25 3)  (841 355)  (841 355)  routing T_16_22.top_op_6 <X> T_16_22.lc_trk_g0_6
 (26 3)  (842 355)  (842 355)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 355)  (843 355)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 355)  (846 355)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 355)  (847 355)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 355)  (848 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (850 355)  (850 355)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.input_2_1
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (38 3)  (854 355)  (854 355)  LC_1 Logic Functioning bit
 (39 3)  (855 355)  (855 355)  LC_1 Logic Functioning bit
 (40 3)  (856 355)  (856 355)  LC_1 Logic Functioning bit
 (41 3)  (857 355)  (857 355)  LC_1 Logic Functioning bit
 (42 3)  (858 355)  (858 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (10 4)  (826 356)  (826 356)  routing T_16_22.sp4_v_t_46 <X> T_16_22.sp4_h_r_4
 (12 6)  (828 358)  (828 358)  routing T_16_22.sp4_v_t_46 <X> T_16_22.sp4_h_l_40
 (19 6)  (835 358)  (835 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (842 358)  (842 358)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 358)  (843 358)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 358)  (844 358)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 358)  (847 358)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 358)  (849 358)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 358)  (851 358)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.input_2_3
 (3 7)  (819 359)  (819 359)  routing T_16_22.sp12_h_l_23 <X> T_16_22.sp12_v_t_23
 (11 7)  (827 359)  (827 359)  routing T_16_22.sp4_v_t_46 <X> T_16_22.sp4_h_l_40
 (13 7)  (829 359)  (829 359)  routing T_16_22.sp4_v_t_46 <X> T_16_22.sp4_h_l_40
 (14 7)  (830 359)  (830 359)  routing T_16_22.sp4_h_r_4 <X> T_16_22.lc_trk_g1_4
 (15 7)  (831 359)  (831 359)  routing T_16_22.sp4_h_r_4 <X> T_16_22.lc_trk_g1_4
 (16 7)  (832 359)  (832 359)  routing T_16_22.sp4_h_r_4 <X> T_16_22.lc_trk_g1_4
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (838 359)  (838 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 359)  (840 359)  routing T_16_22.top_op_6 <X> T_16_22.lc_trk_g1_6
 (25 7)  (841 359)  (841 359)  routing T_16_22.top_op_6 <X> T_16_22.lc_trk_g1_6
 (28 7)  (844 359)  (844 359)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 359)  (846 359)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 359)  (847 359)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 359)  (848 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (850 359)  (850 359)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.input_2_3
 (43 7)  (859 359)  (859 359)  LC_3 Logic Functioning bit
 (26 8)  (842 360)  (842 360)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 360)  (849 360)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 360)  (850 360)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (50 8)  (866 360)  (866 360)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (842 361)  (842 361)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 361)  (845 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 361)  (847 361)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (16 10)  (832 362)  (832 362)  routing T_16_22.sp4_v_b_37 <X> T_16_22.lc_trk_g2_5
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 362)  (834 362)  routing T_16_22.sp4_v_b_37 <X> T_16_22.lc_trk_g2_5
 (18 11)  (834 363)  (834 363)  routing T_16_22.sp4_v_b_37 <X> T_16_22.lc_trk_g2_5
 (22 11)  (838 363)  (838 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 363)  (839 363)  routing T_16_22.sp4_v_b_46 <X> T_16_22.lc_trk_g2_6
 (24 11)  (840 363)  (840 363)  routing T_16_22.sp4_v_b_46 <X> T_16_22.lc_trk_g2_6
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 364)  (839 364)  routing T_16_22.sp4_v_t_30 <X> T_16_22.lc_trk_g3_3
 (24 12)  (840 364)  (840 364)  routing T_16_22.sp4_v_t_30 <X> T_16_22.lc_trk_g3_3
 (25 12)  (841 364)  (841 364)  routing T_16_22.sp4_v_b_26 <X> T_16_22.lc_trk_g3_2
 (26 12)  (842 364)  (842 364)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 364)  (843 364)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 364)  (844 364)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 364)  (847 364)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 364)  (849 364)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 364)  (851 364)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_6
 (39 12)  (855 364)  (855 364)  LC_6 Logic Functioning bit
 (15 13)  (831 365)  (831 365)  routing T_16_22.sp4_v_t_29 <X> T_16_22.lc_trk_g3_0
 (16 13)  (832 365)  (832 365)  routing T_16_22.sp4_v_t_29 <X> T_16_22.lc_trk_g3_0
 (17 13)  (833 365)  (833 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (838 365)  (838 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (839 365)  (839 365)  routing T_16_22.sp4_v_b_26 <X> T_16_22.lc_trk_g3_2
 (27 13)  (843 365)  (843 365)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 365)  (844 365)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 365)  (845 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 365)  (848 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (849 365)  (849 365)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_6
 (34 13)  (850 365)  (850 365)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_6
 (35 13)  (851 365)  (851 365)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.input_2_6
 (46 13)  (862 365)  (862 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (10 14)  (826 366)  (826 366)  routing T_16_22.sp4_v_b_5 <X> T_16_22.sp4_h_l_47
 (12 14)  (828 366)  (828 366)  routing T_16_22.sp4_v_b_11 <X> T_16_22.sp4_h_l_46
 (17 14)  (833 366)  (833 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (840 366)  (840 366)  routing T_16_22.tnl_op_7 <X> T_16_22.lc_trk_g3_7
 (8 15)  (824 367)  (824 367)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_v_t_47
 (9 15)  (825 367)  (825 367)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_v_t_47
 (10 15)  (826 367)  (826 367)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_v_t_47
 (21 15)  (837 367)  (837 367)  routing T_16_22.tnl_op_7 <X> T_16_22.lc_trk_g3_7


LogicTile_17_22

 (27 0)  (901 352)  (901 352)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 352)  (902 352)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 352)  (904 352)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 352)  (908 352)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 352)  (911 352)  LC_0 Logic Functioning bit
 (39 0)  (913 352)  (913 352)  LC_0 Logic Functioning bit
 (41 0)  (915 352)  (915 352)  LC_0 Logic Functioning bit
 (43 0)  (917 352)  (917 352)  LC_0 Logic Functioning bit
 (45 0)  (919 352)  (919 352)  LC_0 Logic Functioning bit
 (48 0)  (922 352)  (922 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (30 1)  (904 353)  (904 353)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (37 1)  (911 353)  (911 353)  LC_0 Logic Functioning bit
 (39 1)  (913 353)  (913 353)  LC_0 Logic Functioning bit
 (41 1)  (915 353)  (915 353)  LC_0 Logic Functioning bit
 (43 1)  (917 353)  (917 353)  LC_0 Logic Functioning bit
 (45 1)  (919 353)  (919 353)  LC_0 Logic Functioning bit
 (47 1)  (921 353)  (921 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (922 353)  (922 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (874 354)  (874 354)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (8 2)  (882 354)  (882 354)  routing T_17_22.sp4_v_t_36 <X> T_17_22.sp4_h_l_36
 (9 2)  (883 354)  (883 354)  routing T_17_22.sp4_v_t_36 <X> T_17_22.sp4_h_l_36
 (0 3)  (874 355)  (874 355)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 3)  (876 355)  (876 355)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 4)  (875 356)  (875 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (888 356)  (888 356)  routing T_17_22.wire_logic_cluster/lc_0/out <X> T_17_22.lc_trk_g1_0
 (17 5)  (891 357)  (891 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (11 10)  (885 362)  (885 362)  routing T_17_22.sp4_h_l_38 <X> T_17_22.sp4_v_t_45
 (15 12)  (889 364)  (889 364)  routing T_17_22.sp4_v_t_28 <X> T_17_22.lc_trk_g3_1
 (16 12)  (890 364)  (890 364)  routing T_17_22.sp4_v_t_28 <X> T_17_22.lc_trk_g3_1
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (874 366)  (874 366)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 366)  (875 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 367)  (874 367)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (22 15)  (896 367)  (896 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_5_21

 (27 0)  (261 336)  (261 336)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 336)  (262 336)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 336)  (263 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 336)  (266 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (270 336)  (270 336)  LC_0 Logic Functioning bit
 (37 0)  (271 336)  (271 336)  LC_0 Logic Functioning bit
 (38 0)  (272 336)  (272 336)  LC_0 Logic Functioning bit
 (39 0)  (273 336)  (273 336)  LC_0 Logic Functioning bit
 (44 0)  (278 336)  (278 336)  LC_0 Logic Functioning bit
 (45 0)  (279 336)  (279 336)  LC_0 Logic Functioning bit
 (40 1)  (274 337)  (274 337)  LC_0 Logic Functioning bit
 (41 1)  (275 337)  (275 337)  LC_0 Logic Functioning bit
 (42 1)  (276 337)  (276 337)  LC_0 Logic Functioning bit
 (43 1)  (277 337)  (277 337)  LC_0 Logic Functioning bit
 (44 1)  (278 337)  (278 337)  LC_0 Logic Functioning bit
 (45 1)  (279 337)  (279 337)  LC_0 Logic Functioning bit
 (50 1)  (284 337)  (284 337)  Carry_In_Mux bit 

 (2 2)  (236 338)  (236 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (261 338)  (261 338)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 338)  (262 338)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 338)  (263 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (270 338)  (270 338)  LC_1 Logic Functioning bit
 (37 2)  (271 338)  (271 338)  LC_1 Logic Functioning bit
 (38 2)  (272 338)  (272 338)  LC_1 Logic Functioning bit
 (39 2)  (273 338)  (273 338)  LC_1 Logic Functioning bit
 (44 2)  (278 338)  (278 338)  LC_1 Logic Functioning bit
 (45 2)  (279 338)  (279 338)  LC_1 Logic Functioning bit
 (0 3)  (234 339)  (234 339)  routing T_5_21.lc_trk_g1_1 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 3)  (236 339)  (236 339)  routing T_5_21.lc_trk_g1_1 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (40 3)  (274 339)  (274 339)  LC_1 Logic Functioning bit
 (41 3)  (275 339)  (275 339)  LC_1 Logic Functioning bit
 (42 3)  (276 339)  (276 339)  LC_1 Logic Functioning bit
 (43 3)  (277 339)  (277 339)  LC_1 Logic Functioning bit
 (45 3)  (279 339)  (279 339)  LC_1 Logic Functioning bit
 (48 3)  (282 339)  (282 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (234 340)  (234 340)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_7/cen
 (1 4)  (235 340)  (235 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (249 340)  (249 340)  routing T_5_21.sp4_h_r_9 <X> T_5_21.lc_trk_g1_1
 (16 4)  (250 340)  (250 340)  routing T_5_21.sp4_h_r_9 <X> T_5_21.lc_trk_g1_1
 (17 4)  (251 340)  (251 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (252 340)  (252 340)  routing T_5_21.sp4_h_r_9 <X> T_5_21.lc_trk_g1_1
 (21 4)  (255 340)  (255 340)  routing T_5_21.wire_logic_cluster/lc_3/out <X> T_5_21.lc_trk_g1_3
 (22 4)  (256 340)  (256 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (259 340)  (259 340)  routing T_5_21.wire_logic_cluster/lc_2/out <X> T_5_21.lc_trk_g1_2
 (27 4)  (261 340)  (261 340)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 340)  (263 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 340)  (266 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (270 340)  (270 340)  LC_2 Logic Functioning bit
 (37 4)  (271 340)  (271 340)  LC_2 Logic Functioning bit
 (38 4)  (272 340)  (272 340)  LC_2 Logic Functioning bit
 (39 4)  (273 340)  (273 340)  LC_2 Logic Functioning bit
 (44 4)  (278 340)  (278 340)  LC_2 Logic Functioning bit
 (45 4)  (279 340)  (279 340)  LC_2 Logic Functioning bit
 (0 5)  (234 341)  (234 341)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_7/cen
 (1 5)  (235 341)  (235 341)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_7/cen
 (22 5)  (256 341)  (256 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (264 341)  (264 341)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (40 5)  (274 341)  (274 341)  LC_2 Logic Functioning bit
 (41 5)  (275 341)  (275 341)  LC_2 Logic Functioning bit
 (42 5)  (276 341)  (276 341)  LC_2 Logic Functioning bit
 (43 5)  (277 341)  (277 341)  LC_2 Logic Functioning bit
 (45 5)  (279 341)  (279 341)  LC_2 Logic Functioning bit
 (47 5)  (281 341)  (281 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (251 342)  (251 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 342)  (252 342)  routing T_5_21.wire_logic_cluster/lc_5/out <X> T_5_21.lc_trk_g1_5
 (21 6)  (255 342)  (255 342)  routing T_5_21.wire_logic_cluster/lc_7/out <X> T_5_21.lc_trk_g1_7
 (22 6)  (256 342)  (256 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (259 342)  (259 342)  routing T_5_21.wire_logic_cluster/lc_6/out <X> T_5_21.lc_trk_g1_6
 (27 6)  (261 342)  (261 342)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 342)  (263 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 342)  (266 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (270 342)  (270 342)  LC_3 Logic Functioning bit
 (37 6)  (271 342)  (271 342)  LC_3 Logic Functioning bit
 (38 6)  (272 342)  (272 342)  LC_3 Logic Functioning bit
 (39 6)  (273 342)  (273 342)  LC_3 Logic Functioning bit
 (44 6)  (278 342)  (278 342)  LC_3 Logic Functioning bit
 (45 6)  (279 342)  (279 342)  LC_3 Logic Functioning bit
 (8 7)  (242 343)  (242 343)  routing T_5_21.sp4_h_r_4 <X> T_5_21.sp4_v_t_41
 (9 7)  (243 343)  (243 343)  routing T_5_21.sp4_h_r_4 <X> T_5_21.sp4_v_t_41
 (22 7)  (256 343)  (256 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (264 343)  (264 343)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (40 7)  (274 343)  (274 343)  LC_3 Logic Functioning bit
 (41 7)  (275 343)  (275 343)  LC_3 Logic Functioning bit
 (42 7)  (276 343)  (276 343)  LC_3 Logic Functioning bit
 (43 7)  (277 343)  (277 343)  LC_3 Logic Functioning bit
 (45 7)  (279 343)  (279 343)  LC_3 Logic Functioning bit
 (27 8)  (261 344)  (261 344)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 344)  (262 344)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 344)  (263 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 344)  (264 344)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 344)  (266 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (270 344)  (270 344)  LC_4 Logic Functioning bit
 (37 8)  (271 344)  (271 344)  LC_4 Logic Functioning bit
 (38 8)  (272 344)  (272 344)  LC_4 Logic Functioning bit
 (39 8)  (273 344)  (273 344)  LC_4 Logic Functioning bit
 (44 8)  (278 344)  (278 344)  LC_4 Logic Functioning bit
 (45 8)  (279 344)  (279 344)  LC_4 Logic Functioning bit
 (40 9)  (274 345)  (274 345)  LC_4 Logic Functioning bit
 (41 9)  (275 345)  (275 345)  LC_4 Logic Functioning bit
 (42 9)  (276 345)  (276 345)  LC_4 Logic Functioning bit
 (43 9)  (277 345)  (277 345)  LC_4 Logic Functioning bit
 (45 9)  (279 345)  (279 345)  LC_4 Logic Functioning bit
 (27 10)  (261 346)  (261 346)  routing T_5_21.lc_trk_g1_5 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 346)  (263 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 346)  (264 346)  routing T_5_21.lc_trk_g1_5 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 346)  (266 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (270 346)  (270 346)  LC_5 Logic Functioning bit
 (37 10)  (271 346)  (271 346)  LC_5 Logic Functioning bit
 (38 10)  (272 346)  (272 346)  LC_5 Logic Functioning bit
 (39 10)  (273 346)  (273 346)  LC_5 Logic Functioning bit
 (44 10)  (278 346)  (278 346)  LC_5 Logic Functioning bit
 (45 10)  (279 346)  (279 346)  LC_5 Logic Functioning bit
 (40 11)  (274 347)  (274 347)  LC_5 Logic Functioning bit
 (41 11)  (275 347)  (275 347)  LC_5 Logic Functioning bit
 (42 11)  (276 347)  (276 347)  LC_5 Logic Functioning bit
 (43 11)  (277 347)  (277 347)  LC_5 Logic Functioning bit
 (45 11)  (279 347)  (279 347)  LC_5 Logic Functioning bit
 (14 12)  (248 348)  (248 348)  routing T_5_21.wire_logic_cluster/lc_0/out <X> T_5_21.lc_trk_g3_0
 (17 12)  (251 348)  (251 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 348)  (252 348)  routing T_5_21.wire_logic_cluster/lc_1/out <X> T_5_21.lc_trk_g3_1
 (22 12)  (256 348)  (256 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 348)  (257 348)  routing T_5_21.sp4_v_t_30 <X> T_5_21.lc_trk_g3_3
 (24 12)  (258 348)  (258 348)  routing T_5_21.sp4_v_t_30 <X> T_5_21.lc_trk_g3_3
 (27 12)  (261 348)  (261 348)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 348)  (263 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 348)  (264 348)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 348)  (266 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (270 348)  (270 348)  LC_6 Logic Functioning bit
 (37 12)  (271 348)  (271 348)  LC_6 Logic Functioning bit
 (38 12)  (272 348)  (272 348)  LC_6 Logic Functioning bit
 (39 12)  (273 348)  (273 348)  LC_6 Logic Functioning bit
 (44 12)  (278 348)  (278 348)  LC_6 Logic Functioning bit
 (45 12)  (279 348)  (279 348)  LC_6 Logic Functioning bit
 (48 12)  (282 348)  (282 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (17 13)  (251 349)  (251 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (264 349)  (264 349)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (40 13)  (274 349)  (274 349)  LC_6 Logic Functioning bit
 (41 13)  (275 349)  (275 349)  LC_6 Logic Functioning bit
 (42 13)  (276 349)  (276 349)  LC_6 Logic Functioning bit
 (43 13)  (277 349)  (277 349)  LC_6 Logic Functioning bit
 (45 13)  (279 349)  (279 349)  LC_6 Logic Functioning bit
 (0 14)  (234 350)  (234 350)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 350)  (235 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (248 350)  (248 350)  routing T_5_21.wire_logic_cluster/lc_4/out <X> T_5_21.lc_trk_g3_4
 (27 14)  (261 350)  (261 350)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 350)  (263 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 350)  (264 350)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 350)  (266 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (271 350)  (271 350)  LC_7 Logic Functioning bit
 (39 14)  (273 350)  (273 350)  LC_7 Logic Functioning bit
 (41 14)  (275 350)  (275 350)  LC_7 Logic Functioning bit
 (43 14)  (277 350)  (277 350)  LC_7 Logic Functioning bit
 (45 14)  (279 350)  (279 350)  LC_7 Logic Functioning bit
 (0 15)  (234 351)  (234 351)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/s_r
 (17 15)  (251 351)  (251 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (264 351)  (264 351)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (37 15)  (271 351)  (271 351)  LC_7 Logic Functioning bit
 (39 15)  (273 351)  (273 351)  LC_7 Logic Functioning bit
 (41 15)  (275 351)  (275 351)  LC_7 Logic Functioning bit
 (43 15)  (277 351)  (277 351)  LC_7 Logic Functioning bit
 (45 15)  (279 351)  (279 351)  LC_7 Logic Functioning bit
 (48 15)  (282 351)  (282 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_21

 (31 0)  (319 336)  (319 336)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 336)  (320 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 336)  (321 336)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 336)  (322 336)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 336)  (324 336)  LC_0 Logic Functioning bit
 (37 0)  (325 336)  (325 336)  LC_0 Logic Functioning bit
 (38 0)  (326 336)  (326 336)  LC_0 Logic Functioning bit
 (39 0)  (327 336)  (327 336)  LC_0 Logic Functioning bit
 (45 0)  (333 336)  (333 336)  LC_0 Logic Functioning bit
 (31 1)  (319 337)  (319 337)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 337)  (324 337)  LC_0 Logic Functioning bit
 (37 1)  (325 337)  (325 337)  LC_0 Logic Functioning bit
 (38 1)  (326 337)  (326 337)  LC_0 Logic Functioning bit
 (39 1)  (327 337)  (327 337)  LC_0 Logic Functioning bit
 (45 1)  (333 337)  (333 337)  LC_0 Logic Functioning bit
 (48 1)  (336 337)  (336 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (290 338)  (290 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (288 339)  (288 339)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (2 3)  (290 339)  (290 339)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (8 3)  (296 339)  (296 339)  routing T_6_21.sp4_h_l_36 <X> T_6_21.sp4_v_t_36
 (0 4)  (288 340)  (288 340)  routing T_6_21.lc_trk_g2_2 <X> T_6_21.wire_logic_cluster/lc_7/cen
 (1 4)  (289 340)  (289 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (303 340)  (303 340)  routing T_6_21.sp4_h_r_9 <X> T_6_21.lc_trk_g1_1
 (16 4)  (304 340)  (304 340)  routing T_6_21.sp4_h_r_9 <X> T_6_21.lc_trk_g1_1
 (17 4)  (305 340)  (305 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (306 340)  (306 340)  routing T_6_21.sp4_h_r_9 <X> T_6_21.lc_trk_g1_1
 (1 5)  (289 341)  (289 341)  routing T_6_21.lc_trk_g2_2 <X> T_6_21.wire_logic_cluster/lc_7/cen
 (13 5)  (301 341)  (301 341)  routing T_6_21.sp4_v_t_37 <X> T_6_21.sp4_h_r_5
 (9 7)  (297 343)  (297 343)  routing T_6_21.sp4_v_b_4 <X> T_6_21.sp4_v_t_41
 (25 8)  (313 344)  (313 344)  routing T_6_21.sp4_v_b_26 <X> T_6_21.lc_trk_g2_2
 (22 9)  (310 345)  (310 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (311 345)  (311 345)  routing T_6_21.sp4_v_b_26 <X> T_6_21.lc_trk_g2_2
 (10 12)  (298 348)  (298 348)  routing T_6_21.sp4_v_t_40 <X> T_6_21.sp4_h_r_10
 (0 14)  (288 350)  (288 350)  routing T_6_21.glb_netwk_6 <X> T_6_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 350)  (289 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (313 350)  (313 350)  routing T_6_21.sp4_v_b_38 <X> T_6_21.lc_trk_g3_6
 (0 15)  (288 351)  (288 351)  routing T_6_21.glb_netwk_6 <X> T_6_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (310 351)  (310 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (311 351)  (311 351)  routing T_6_21.sp4_v_b_38 <X> T_6_21.lc_trk_g3_6
 (25 15)  (313 351)  (313 351)  routing T_6_21.sp4_v_b_38 <X> T_6_21.lc_trk_g3_6


LogicTile_7_21

 (14 0)  (356 336)  (356 336)  routing T_7_21.sp4_h_r_8 <X> T_7_21.lc_trk_g0_0
 (27 0)  (369 336)  (369 336)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 336)  (370 336)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 336)  (371 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (386 336)  (386 336)  LC_0 Logic Functioning bit
 (15 1)  (357 337)  (357 337)  routing T_7_21.sp4_h_r_8 <X> T_7_21.lc_trk_g0_0
 (16 1)  (358 337)  (358 337)  routing T_7_21.sp4_h_r_8 <X> T_7_21.lc_trk_g0_0
 (17 1)  (359 337)  (359 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (50 1)  (392 337)  (392 337)  Carry_In_Mux bit 

 (28 2)  (370 338)  (370 338)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 338)  (372 338)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (44 2)  (386 338)  (386 338)  LC_1 Logic Functioning bit
 (14 3)  (356 339)  (356 339)  routing T_7_21.sp4_h_r_4 <X> T_7_21.lc_trk_g0_4
 (15 3)  (357 339)  (357 339)  routing T_7_21.sp4_h_r_4 <X> T_7_21.lc_trk_g0_4
 (16 3)  (358 339)  (358 339)  routing T_7_21.sp4_h_r_4 <X> T_7_21.lc_trk_g0_4
 (17 3)  (359 339)  (359 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (30 3)  (372 339)  (372 339)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (14 4)  (356 340)  (356 340)  routing T_7_21.sp4_h_l_5 <X> T_7_21.lc_trk_g1_0
 (27 4)  (369 340)  (369 340)  routing T_7_21.lc_trk_g1_0 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 340)  (371 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (44 4)  (386 340)  (386 340)  LC_2 Logic Functioning bit
 (14 5)  (356 341)  (356 341)  routing T_7_21.sp4_h_l_5 <X> T_7_21.lc_trk_g1_0
 (15 5)  (357 341)  (357 341)  routing T_7_21.sp4_h_l_5 <X> T_7_21.lc_trk_g1_0
 (16 5)  (358 341)  (358 341)  routing T_7_21.sp4_h_l_5 <X> T_7_21.lc_trk_g1_0
 (17 5)  (359 341)  (359 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 6)  (369 342)  (369 342)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 342)  (370 342)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 342)  (371 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (44 6)  (386 342)  (386 342)  LC_3 Logic Functioning bit
 (3 7)  (345 343)  (345 343)  routing T_7_21.sp12_h_l_23 <X> T_7_21.sp12_v_t_23
 (8 7)  (350 343)  (350 343)  routing T_7_21.sp4_h_r_10 <X> T_7_21.sp4_v_t_41
 (9 7)  (351 343)  (351 343)  routing T_7_21.sp4_h_r_10 <X> T_7_21.sp4_v_t_41
 (10 7)  (352 343)  (352 343)  routing T_7_21.sp4_h_r_10 <X> T_7_21.sp4_v_t_41
 (15 8)  (357 344)  (357 344)  routing T_7_21.sp4_h_r_25 <X> T_7_21.lc_trk_g2_1
 (16 8)  (358 344)  (358 344)  routing T_7_21.sp4_h_r_25 <X> T_7_21.lc_trk_g2_1
 (17 8)  (359 344)  (359 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (44 8)  (386 344)  (386 344)  LC_4 Logic Functioning bit
 (18 9)  (360 345)  (360 345)  routing T_7_21.sp4_h_r_25 <X> T_7_21.lc_trk_g2_1
 (32 9)  (374 345)  (374 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (11 10)  (353 346)  (353 346)  routing T_7_21.sp4_v_b_0 <X> T_7_21.sp4_v_t_45
 (13 10)  (355 346)  (355 346)  routing T_7_21.sp4_v_b_0 <X> T_7_21.sp4_v_t_45
 (29 10)  (371 346)  (371 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 346)  (372 346)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (44 10)  (386 346)  (386 346)  LC_5 Logic Functioning bit
 (22 11)  (364 347)  (364 347)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (366 347)  (366 347)  routing T_7_21.tnl_op_6 <X> T_7_21.lc_trk_g2_6
 (25 11)  (367 347)  (367 347)  routing T_7_21.tnl_op_6 <X> T_7_21.lc_trk_g2_6
 (15 12)  (357 348)  (357 348)  routing T_7_21.sp4_v_t_28 <X> T_7_21.lc_trk_g3_1
 (16 12)  (358 348)  (358 348)  routing T_7_21.sp4_v_t_28 <X> T_7_21.lc_trk_g3_1
 (17 12)  (359 348)  (359 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (28 12)  (370 348)  (370 348)  routing T_7_21.lc_trk_g2_1 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 348)  (371 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (44 12)  (386 348)  (386 348)  LC_6 Logic Functioning bit
 (14 13)  (356 349)  (356 349)  routing T_7_21.tnl_op_0 <X> T_7_21.lc_trk_g3_0
 (15 13)  (357 349)  (357 349)  routing T_7_21.tnl_op_0 <X> T_7_21.lc_trk_g3_0
 (17 13)  (359 349)  (359 349)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 14)  (364 350)  (364 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (365 350)  (365 350)  routing T_7_21.sp4_h_r_31 <X> T_7_21.lc_trk_g3_7
 (24 14)  (366 350)  (366 350)  routing T_7_21.sp4_h_r_31 <X> T_7_21.lc_trk_g3_7
 (27 14)  (369 350)  (369 350)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 350)  (370 350)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 350)  (371 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 350)  (372 350)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (44 14)  (386 350)  (386 350)  LC_7 Logic Functioning bit
 (21 15)  (363 351)  (363 351)  routing T_7_21.sp4_h_r_31 <X> T_7_21.lc_trk_g3_7
 (30 15)  (372 351)  (372 351)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.wire_logic_cluster/lc_7/in_1


RAM_Tile_8_21

 (21 0)  (417 336)  (417 336)  routing T_8_21.sp4_h_r_11 <X> T_8_21.lc_trk_g0_3
 (22 0)  (418 336)  (418 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (419 336)  (419 336)  routing T_8_21.sp4_h_r_11 <X> T_8_21.lc_trk_g0_3
 (24 0)  (420 336)  (420 336)  routing T_8_21.sp4_h_r_11 <X> T_8_21.lc_trk_g0_3
 (25 0)  (421 336)  (421 336)  routing T_8_21.sp4_h_r_10 <X> T_8_21.lc_trk_g0_2
 (26 0)  (422 336)  (422 336)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.input0_0
 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (411 337)  (411 337)  routing T_8_21.sp4_v_b_16 <X> T_8_21.lc_trk_g0_0
 (16 1)  (412 337)  (412 337)  routing T_8_21.sp4_v_b_16 <X> T_8_21.lc_trk_g0_0
 (17 1)  (413 337)  (413 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_16 lc_trk_g0_0
 (22 1)  (418 337)  (418 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (419 337)  (419 337)  routing T_8_21.sp4_h_r_10 <X> T_8_21.lc_trk_g0_2
 (24 1)  (420 337)  (420 337)  routing T_8_21.sp4_h_r_10 <X> T_8_21.lc_trk_g0_2
 (27 1)  (423 337)  (423 337)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.input0_0
 (29 1)  (425 337)  (425 337)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_5 input0_0
 (0 2)  (396 338)  (396 338)  routing T_8_21.lc_trk_g3_1 <X> T_8_21.wire_bram/ram/RCLK
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (4 2)  (400 338)  (400 338)  routing T_8_21.sp4_v_b_4 <X> T_8_21.sp4_v_t_37
 (6 2)  (402 338)  (402 338)  routing T_8_21.sp4_v_b_4 <X> T_8_21.sp4_v_t_37
 (13 2)  (409 338)  (409 338)  routing T_8_21.sp4_h_r_2 <X> T_8_21.sp4_v_t_39
 (15 2)  (411 338)  (411 338)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g0_5
 (16 2)  (412 338)  (412 338)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g0_5
 (17 2)  (413 338)  (413 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (422 338)  (422 338)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.input0_1
 (0 3)  (396 339)  (396 339)  routing T_8_21.lc_trk_g3_1 <X> T_8_21.wire_bram/ram/RCLK
 (2 3)  (398 339)  (398 339)  routing T_8_21.lc_trk_g3_1 <X> T_8_21.wire_bram/ram/RCLK
 (8 3)  (404 339)  (404 339)  routing T_8_21.sp4_h_r_7 <X> T_8_21.sp4_v_t_36
 (9 3)  (405 339)  (405 339)  routing T_8_21.sp4_h_r_7 <X> T_8_21.sp4_v_t_36
 (10 3)  (406 339)  (406 339)  routing T_8_21.sp4_h_r_7 <X> T_8_21.sp4_v_t_36
 (12 3)  (408 339)  (408 339)  routing T_8_21.sp4_h_r_2 <X> T_8_21.sp4_v_t_39
 (14 3)  (410 339)  (410 339)  routing T_8_21.sp4_h_r_4 <X> T_8_21.lc_trk_g0_4
 (15 3)  (411 339)  (411 339)  routing T_8_21.sp4_h_r_4 <X> T_8_21.lc_trk_g0_4
 (16 3)  (412 339)  (412 339)  routing T_8_21.sp4_h_r_4 <X> T_8_21.lc_trk_g0_4
 (17 3)  (413 339)  (413 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (414 339)  (414 339)  routing T_8_21.sp4_h_r_5 <X> T_8_21.lc_trk_g0_5
 (27 3)  (423 339)  (423 339)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.input0_1
 (28 3)  (424 339)  (424 339)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.input0_1
 (29 3)  (425 339)  (425 339)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (8 5)  (404 341)  (404 341)  routing T_8_21.sp4_h_r_4 <X> T_8_21.sp4_v_b_4
 (22 5)  (418 341)  (418 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (419 341)  (419 341)  routing T_8_21.sp4_v_t_7 <X> T_8_21.lc_trk_g1_2
 (24 5)  (420 341)  (420 341)  routing T_8_21.sp4_v_t_7 <X> T_8_21.lc_trk_g1_2
 (26 5)  (422 341)  (422 341)  routing T_8_21.lc_trk_g0_2 <X> T_8_21.input0_2
 (29 5)  (425 341)  (425 341)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (4 6)  (400 342)  (400 342)  routing T_8_21.sp4_h_r_9 <X> T_8_21.sp4_v_t_38
 (6 6)  (402 342)  (402 342)  routing T_8_21.sp4_h_r_9 <X> T_8_21.sp4_v_t_38
 (15 6)  (411 342)  (411 342)  routing T_8_21.sp12_h_l_2 <X> T_8_21.lc_trk_g1_5
 (17 6)  (413 342)  (413 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_2 lc_trk_g1_5
 (18 6)  (414 342)  (414 342)  routing T_8_21.sp12_h_l_2 <X> T_8_21.lc_trk_g1_5
 (22 6)  (418 342)  (418 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (419 342)  (419 342)  routing T_8_21.sp4_h_r_7 <X> T_8_21.lc_trk_g1_7
 (24 6)  (420 342)  (420 342)  routing T_8_21.sp4_h_r_7 <X> T_8_21.lc_trk_g1_7
 (5 7)  (401 343)  (401 343)  routing T_8_21.sp4_h_r_9 <X> T_8_21.sp4_v_t_38
 (18 7)  (414 343)  (414 343)  routing T_8_21.sp12_h_l_2 <X> T_8_21.lc_trk_g1_5
 (21 7)  (417 343)  (417 343)  routing T_8_21.sp4_h_r_7 <X> T_8_21.lc_trk_g1_7
 (26 7)  (422 343)  (422 343)  routing T_8_21.lc_trk_g1_2 <X> T_8_21.input0_3
 (27 7)  (423 343)  (423 343)  routing T_8_21.lc_trk_g1_2 <X> T_8_21.input0_3
 (29 7)  (425 343)  (425 343)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (29 9)  (425 345)  (425 345)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_0 input0_4
 (26 11)  (422 347)  (422 347)  routing T_8_21.lc_trk_g0_3 <X> T_8_21.input0_5
 (29 11)  (425 347)  (425 347)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (15 12)  (411 348)  (411 348)  routing T_8_21.sp4_h_r_33 <X> T_8_21.lc_trk_g3_1
 (16 12)  (412 348)  (412 348)  routing T_8_21.sp4_h_r_33 <X> T_8_21.lc_trk_g3_1
 (17 12)  (413 348)  (413 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (414 348)  (414 348)  routing T_8_21.sp4_h_r_33 <X> T_8_21.lc_trk_g3_1
 (26 12)  (422 348)  (422 348)  routing T_8_21.lc_trk_g1_7 <X> T_8_21.input0_6
 (26 13)  (422 349)  (422 349)  routing T_8_21.lc_trk_g1_7 <X> T_8_21.input0_6
 (27 13)  (423 349)  (423 349)  routing T_8_21.lc_trk_g1_7 <X> T_8_21.input0_6
 (29 13)  (425 349)  (425 349)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (26 14)  (422 350)  (422 350)  routing T_8_21.lc_trk_g0_5 <X> T_8_21.input0_7
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g0_4 <X> T_8_21.wire_bram/ram/RE
 (15 15)  (411 351)  (411 351)  routing T_8_21.sp4_v_b_44 <X> T_8_21.lc_trk_g3_4
 (16 15)  (412 351)  (412 351)  routing T_8_21.sp4_v_b_44 <X> T_8_21.lc_trk_g3_4
 (17 15)  (413 351)  (413 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_44 lc_trk_g3_4
 (29 15)  (425 351)  (425 351)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7


LogicTile_9_21

 (27 0)  (465 336)  (465 336)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 336)  (466 336)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 336)  (471 336)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 336)  (473 336)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.input_2_0
 (40 0)  (478 336)  (478 336)  LC_0 Logic Functioning bit
 (26 1)  (464 337)  (464 337)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 337)  (465 337)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 337)  (468 337)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 337)  (470 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (47 1)  (485 337)  (485 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (4 2)  (442 338)  (442 338)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_37
 (8 2)  (446 338)  (446 338)  routing T_9_21.sp4_v_t_42 <X> T_9_21.sp4_h_l_36
 (9 2)  (447 338)  (447 338)  routing T_9_21.sp4_v_t_42 <X> T_9_21.sp4_h_l_36
 (10 2)  (448 338)  (448 338)  routing T_9_21.sp4_v_t_42 <X> T_9_21.sp4_h_l_36
 (11 2)  (449 338)  (449 338)  routing T_9_21.sp4_h_r_8 <X> T_9_21.sp4_v_t_39
 (13 2)  (451 338)  (451 338)  routing T_9_21.sp4_h_r_8 <X> T_9_21.sp4_v_t_39
 (14 2)  (452 338)  (452 338)  routing T_9_21.wire_logic_cluster/lc_4/out <X> T_9_21.lc_trk_g0_4
 (28 2)  (466 338)  (466 338)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 338)  (468 338)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 338)  (471 338)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 338)  (472 338)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 338)  (475 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (45 2)  (483 338)  (483 338)  LC_1 Logic Functioning bit
 (0 3)  (438 339)  (438 339)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 3)  (440 339)  (440 339)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (5 3)  (443 339)  (443 339)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_37
 (12 3)  (450 339)  (450 339)  routing T_9_21.sp4_h_r_8 <X> T_9_21.sp4_v_t_39
 (17 3)  (455 339)  (455 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (30 3)  (468 339)  (468 339)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 339)  (469 339)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (475 339)  (475 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (45 3)  (483 339)  (483 339)  LC_1 Logic Functioning bit
 (47 3)  (485 339)  (485 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (489 339)  (489 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (438 340)  (438 340)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_7/cen
 (1 4)  (439 340)  (439 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (16 4)  (454 340)  (454 340)  routing T_9_21.sp4_v_b_9 <X> T_9_21.lc_trk_g1_1
 (17 4)  (455 340)  (455 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (456 340)  (456 340)  routing T_9_21.sp4_v_b_9 <X> T_9_21.lc_trk_g1_1
 (21 4)  (459 340)  (459 340)  routing T_9_21.wire_logic_cluster/lc_3/out <X> T_9_21.lc_trk_g1_3
 (22 4)  (460 340)  (460 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (464 340)  (464 340)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (31 4)  (469 340)  (469 340)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 340)  (471 340)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 340)  (472 340)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 340)  (475 340)  LC_2 Logic Functioning bit
 (39 4)  (477 340)  (477 340)  LC_2 Logic Functioning bit
 (45 4)  (483 340)  (483 340)  LC_2 Logic Functioning bit
 (46 4)  (484 340)  (484 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (439 341)  (439 341)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_7/cen
 (18 5)  (456 341)  (456 341)  routing T_9_21.sp4_v_b_9 <X> T_9_21.lc_trk_g1_1
 (26 5)  (464 341)  (464 341)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 341)  (466 341)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 341)  (469 341)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 341)  (474 341)  LC_2 Logic Functioning bit
 (38 5)  (476 341)  (476 341)  LC_2 Logic Functioning bit
 (45 5)  (483 341)  (483 341)  LC_2 Logic Functioning bit
 (51 5)  (489 341)  (489 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 6)  (448 342)  (448 342)  routing T_9_21.sp4_v_b_11 <X> T_9_21.sp4_h_l_41
 (17 6)  (455 342)  (455 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 342)  (456 342)  routing T_9_21.wire_logic_cluster/lc_5/out <X> T_9_21.lc_trk_g1_5
 (28 6)  (466 342)  (466 342)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 342)  (468 342)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 342)  (469 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 342)  (471 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 342)  (472 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (475 342)  (475 342)  LC_3 Logic Functioning bit
 (39 6)  (477 342)  (477 342)  LC_3 Logic Functioning bit
 (45 6)  (483 342)  (483 342)  LC_3 Logic Functioning bit
 (51 6)  (489 342)  (489 342)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (30 7)  (468 343)  (468 343)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (37 7)  (475 343)  (475 343)  LC_3 Logic Functioning bit
 (39 7)  (477 343)  (477 343)  LC_3 Logic Functioning bit
 (45 7)  (483 343)  (483 343)  LC_3 Logic Functioning bit
 (48 7)  (486 343)  (486 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 344)  (456 344)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g2_1
 (26 8)  (464 344)  (464 344)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (31 8)  (469 344)  (469 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 344)  (471 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 344)  (475 344)  LC_4 Logic Functioning bit
 (39 8)  (477 344)  (477 344)  LC_4 Logic Functioning bit
 (45 8)  (483 344)  (483 344)  LC_4 Logic Functioning bit
 (14 9)  (452 345)  (452 345)  routing T_9_21.tnl_op_0 <X> T_9_21.lc_trk_g2_0
 (15 9)  (453 345)  (453 345)  routing T_9_21.tnl_op_0 <X> T_9_21.lc_trk_g2_0
 (17 9)  (455 345)  (455 345)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (460 345)  (460 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 345)  (461 345)  routing T_9_21.sp4_h_l_15 <X> T_9_21.lc_trk_g2_2
 (24 9)  (462 345)  (462 345)  routing T_9_21.sp4_h_l_15 <X> T_9_21.lc_trk_g2_2
 (25 9)  (463 345)  (463 345)  routing T_9_21.sp4_h_l_15 <X> T_9_21.lc_trk_g2_2
 (26 9)  (464 345)  (464 345)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 345)  (466 345)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 345)  (474 345)  LC_4 Logic Functioning bit
 (38 9)  (476 345)  (476 345)  LC_4 Logic Functioning bit
 (45 9)  (483 345)  (483 345)  LC_4 Logic Functioning bit
 (53 9)  (491 345)  (491 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (446 346)  (446 346)  routing T_9_21.sp4_v_t_36 <X> T_9_21.sp4_h_l_42
 (9 10)  (447 346)  (447 346)  routing T_9_21.sp4_v_t_36 <X> T_9_21.sp4_h_l_42
 (10 10)  (448 346)  (448 346)  routing T_9_21.sp4_v_t_36 <X> T_9_21.sp4_h_l_42
 (21 10)  (459 346)  (459 346)  routing T_9_21.wire_logic_cluster/lc_7/out <X> T_9_21.lc_trk_g2_7
 (22 10)  (460 346)  (460 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (466 346)  (466 346)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 346)  (468 346)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 346)  (471 346)  routing T_9_21.lc_trk_g2_0 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 346)  (475 346)  LC_5 Logic Functioning bit
 (39 10)  (477 346)  (477 346)  LC_5 Logic Functioning bit
 (45 10)  (483 346)  (483 346)  LC_5 Logic Functioning bit
 (22 11)  (460 347)  (460 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (468 347)  (468 347)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (37 11)  (475 347)  (475 347)  LC_5 Logic Functioning bit
 (39 11)  (477 347)  (477 347)  LC_5 Logic Functioning bit
 (45 11)  (483 347)  (483 347)  LC_5 Logic Functioning bit
 (53 11)  (491 347)  (491 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (453 348)  (453 348)  routing T_9_21.tnr_op_1 <X> T_9_21.lc_trk_g3_1
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (460 348)  (460 348)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (462 348)  (462 348)  routing T_9_21.tnl_op_3 <X> T_9_21.lc_trk_g3_3
 (25 12)  (463 348)  (463 348)  routing T_9_21.wire_logic_cluster/lc_2/out <X> T_9_21.lc_trk_g3_2
 (27 12)  (465 348)  (465 348)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 348)  (466 348)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 348)  (469 348)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 348)  (471 348)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 348)  (473 348)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.input_2_6
 (40 12)  (478 348)  (478 348)  LC_6 Logic Functioning bit
 (46 12)  (484 348)  (484 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (453 349)  (453 349)  routing T_9_21.tnr_op_0 <X> T_9_21.lc_trk_g3_0
 (17 13)  (455 349)  (455 349)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (459 349)  (459 349)  routing T_9_21.tnl_op_3 <X> T_9_21.lc_trk_g3_3
 (22 13)  (460 349)  (460 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (465 349)  (465 349)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 349)  (466 349)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 349)  (469 349)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 349)  (470 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (472 349)  (472 349)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.input_2_6
 (0 14)  (438 350)  (438 350)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 350)  (439 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (443 350)  (443 350)  routing T_9_21.sp4_v_b_9 <X> T_9_21.sp4_h_l_44
 (15 14)  (453 350)  (453 350)  routing T_9_21.tnl_op_5 <X> T_9_21.lc_trk_g3_5
 (17 14)  (455 350)  (455 350)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (460 350)  (460 350)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (462 350)  (462 350)  routing T_9_21.tnl_op_7 <X> T_9_21.lc_trk_g3_7
 (28 14)  (466 350)  (466 350)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 350)  (468 350)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 350)  (471 350)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 350)  (472 350)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (475 350)  (475 350)  LC_7 Logic Functioning bit
 (39 14)  (477 350)  (477 350)  LC_7 Logic Functioning bit
 (45 14)  (483 350)  (483 350)  LC_7 Logic Functioning bit
 (51 14)  (489 350)  (489 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (438 351)  (438 351)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (452 351)  (452 351)  routing T_9_21.tnl_op_4 <X> T_9_21.lc_trk_g3_4
 (15 15)  (453 351)  (453 351)  routing T_9_21.tnl_op_4 <X> T_9_21.lc_trk_g3_4
 (17 15)  (455 351)  (455 351)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (456 351)  (456 351)  routing T_9_21.tnl_op_5 <X> T_9_21.lc_trk_g3_5
 (21 15)  (459 351)  (459 351)  routing T_9_21.tnl_op_7 <X> T_9_21.lc_trk_g3_7
 (22 15)  (460 351)  (460 351)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (462 351)  (462 351)  routing T_9_21.tnl_op_6 <X> T_9_21.lc_trk_g3_6
 (25 15)  (463 351)  (463 351)  routing T_9_21.tnl_op_6 <X> T_9_21.lc_trk_g3_6
 (30 15)  (468 351)  (468 351)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 351)  (469 351)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (475 351)  (475 351)  LC_7 Logic Functioning bit
 (39 15)  (477 351)  (477 351)  LC_7 Logic Functioning bit
 (45 15)  (483 351)  (483 351)  LC_7 Logic Functioning bit
 (48 15)  (486 351)  (486 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_21

 (13 0)  (505 336)  (505 336)  routing T_10_21.sp4_v_t_39 <X> T_10_21.sp4_v_b_2
 (14 0)  (506 336)  (506 336)  routing T_10_21.sp4_h_r_8 <X> T_10_21.lc_trk_g0_0
 (21 0)  (513 336)  (513 336)  routing T_10_21.wire_logic_cluster/lc_3/out <X> T_10_21.lc_trk_g0_3
 (22 0)  (514 336)  (514 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (518 336)  (518 336)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 336)  (527 336)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.input_2_0
 (36 0)  (528 336)  (528 336)  LC_0 Logic Functioning bit
 (37 0)  (529 336)  (529 336)  LC_0 Logic Functioning bit
 (38 0)  (530 336)  (530 336)  LC_0 Logic Functioning bit
 (39 0)  (531 336)  (531 336)  LC_0 Logic Functioning bit
 (40 0)  (532 336)  (532 336)  LC_0 Logic Functioning bit
 (41 0)  (533 336)  (533 336)  LC_0 Logic Functioning bit
 (42 0)  (534 336)  (534 336)  LC_0 Logic Functioning bit
 (43 0)  (535 336)  (535 336)  LC_0 Logic Functioning bit
 (15 1)  (507 337)  (507 337)  routing T_10_21.sp4_h_r_8 <X> T_10_21.lc_trk_g0_0
 (16 1)  (508 337)  (508 337)  routing T_10_21.sp4_h_r_8 <X> T_10_21.lc_trk_g0_0
 (17 1)  (509 337)  (509 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 337)  (517 337)  routing T_10_21.sp4_r_v_b_33 <X> T_10_21.lc_trk_g0_2
 (27 1)  (519 337)  (519 337)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 337)  (520 337)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 337)  (522 337)  routing T_10_21.lc_trk_g0_3 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 337)  (524 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (526 337)  (526 337)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.input_2_0
 (35 1)  (527 337)  (527 337)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.input_2_0
 (36 1)  (528 337)  (528 337)  LC_0 Logic Functioning bit
 (37 1)  (529 337)  (529 337)  LC_0 Logic Functioning bit
 (38 1)  (530 337)  (530 337)  LC_0 Logic Functioning bit
 (41 1)  (533 337)  (533 337)  LC_0 Logic Functioning bit
 (43 1)  (535 337)  (535 337)  LC_0 Logic Functioning bit
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (506 338)  (506 338)  routing T_10_21.wire_logic_cluster/lc_4/out <X> T_10_21.lc_trk_g0_4
 (17 2)  (509 338)  (509 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 338)  (510 338)  routing T_10_21.bnr_op_5 <X> T_10_21.lc_trk_g0_5
 (21 2)  (513 338)  (513 338)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g0_7
 (22 2)  (514 338)  (514 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (515 338)  (515 338)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g0_7
 (24 2)  (516 338)  (516 338)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g0_7
 (26 2)  (518 338)  (518 338)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 338)  (520 338)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 338)  (526 338)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (37 2)  (529 338)  (529 338)  LC_1 Logic Functioning bit
 (38 2)  (530 338)  (530 338)  LC_1 Logic Functioning bit
 (41 2)  (533 338)  (533 338)  LC_1 Logic Functioning bit
 (42 2)  (534 338)  (534 338)  LC_1 Logic Functioning bit
 (43 2)  (535 338)  (535 338)  LC_1 Logic Functioning bit
 (50 2)  (542 338)  (542 338)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (494 339)  (494 339)  routing T_10_21.lc_trk_g0_0 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (510 339)  (510 339)  routing T_10_21.bnr_op_5 <X> T_10_21.lc_trk_g0_5
 (21 3)  (513 339)  (513 339)  routing T_10_21.sp4_h_l_10 <X> T_10_21.lc_trk_g0_7
 (26 3)  (518 339)  (518 339)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 339)  (521 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 339)  (522 339)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 339)  (523 339)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 339)  (528 339)  LC_1 Logic Functioning bit
 (37 3)  (529 339)  (529 339)  LC_1 Logic Functioning bit
 (38 3)  (530 339)  (530 339)  LC_1 Logic Functioning bit
 (39 3)  (531 339)  (531 339)  LC_1 Logic Functioning bit
 (41 3)  (533 339)  (533 339)  LC_1 Logic Functioning bit
 (42 3)  (534 339)  (534 339)  LC_1 Logic Functioning bit
 (43 3)  (535 339)  (535 339)  LC_1 Logic Functioning bit
 (47 3)  (539 339)  (539 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (540 339)  (540 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (507 340)  (507 340)  routing T_10_21.sp4_h_r_1 <X> T_10_21.lc_trk_g1_1
 (16 4)  (508 340)  (508 340)  routing T_10_21.sp4_h_r_1 <X> T_10_21.lc_trk_g1_1
 (17 4)  (509 340)  (509 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (515 340)  (515 340)  routing T_10_21.sp4_h_r_3 <X> T_10_21.lc_trk_g1_3
 (24 4)  (516 340)  (516 340)  routing T_10_21.sp4_h_r_3 <X> T_10_21.lc_trk_g1_3
 (26 4)  (518 340)  (518 340)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 340)  (519 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 340)  (520 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 340)  (523 340)  routing T_10_21.lc_trk_g0_5 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (38 4)  (530 340)  (530 340)  LC_2 Logic Functioning bit
 (43 4)  (535 340)  (535 340)  LC_2 Logic Functioning bit
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (510 341)  (510 341)  routing T_10_21.sp4_h_r_1 <X> T_10_21.lc_trk_g1_1
 (21 5)  (513 341)  (513 341)  routing T_10_21.sp4_h_r_3 <X> T_10_21.lc_trk_g1_3
 (26 5)  (518 341)  (518 341)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 341)  (520 341)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 341)  (522 341)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 341)  (524 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 341)  (527 341)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.input_2_2
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (37 5)  (529 341)  (529 341)  LC_2 Logic Functioning bit
 (39 5)  (531 341)  (531 341)  LC_2 Logic Functioning bit
 (43 5)  (535 341)  (535 341)  LC_2 Logic Functioning bit
 (6 6)  (498 342)  (498 342)  routing T_10_21.sp4_h_l_47 <X> T_10_21.sp4_v_t_38
 (22 6)  (514 342)  (514 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 342)  (522 342)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 342)  (526 342)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 342)  (528 342)  LC_3 Logic Functioning bit
 (38 6)  (530 342)  (530 342)  LC_3 Logic Functioning bit
 (9 7)  (501 343)  (501 343)  routing T_10_21.sp4_v_b_4 <X> T_10_21.sp4_v_t_41
 (14 7)  (506 343)  (506 343)  routing T_10_21.sp4_h_r_4 <X> T_10_21.lc_trk_g1_4
 (15 7)  (507 343)  (507 343)  routing T_10_21.sp4_h_r_4 <X> T_10_21.lc_trk_g1_4
 (16 7)  (508 343)  (508 343)  routing T_10_21.sp4_h_r_4 <X> T_10_21.lc_trk_g1_4
 (17 7)  (509 343)  (509 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (518 343)  (518 343)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 343)  (520 343)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 343)  (521 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 343)  (528 343)  LC_3 Logic Functioning bit
 (37 7)  (529 343)  (529 343)  LC_3 Logic Functioning bit
 (38 7)  (530 343)  (530 343)  LC_3 Logic Functioning bit
 (39 7)  (531 343)  (531 343)  LC_3 Logic Functioning bit
 (22 8)  (514 344)  (514 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (517 344)  (517 344)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g2_2
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 344)  (525 344)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (37 8)  (529 344)  (529 344)  LC_4 Logic Functioning bit
 (38 8)  (530 344)  (530 344)  LC_4 Logic Functioning bit
 (39 8)  (531 344)  (531 344)  LC_4 Logic Functioning bit
 (45 8)  (537 344)  (537 344)  LC_4 Logic Functioning bit
 (51 8)  (543 344)  (543 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (544 344)  (544 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (514 345)  (514 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (523 345)  (523 345)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (37 9)  (529 345)  (529 345)  LC_4 Logic Functioning bit
 (38 9)  (530 345)  (530 345)  LC_4 Logic Functioning bit
 (39 9)  (531 345)  (531 345)  LC_4 Logic Functioning bit
 (45 9)  (537 345)  (537 345)  LC_4 Logic Functioning bit
 (51 9)  (543 345)  (543 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (544 345)  (544 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (31 10)  (523 346)  (523 346)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 346)  (528 346)  LC_5 Logic Functioning bit
 (37 10)  (529 346)  (529 346)  LC_5 Logic Functioning bit
 (38 10)  (530 346)  (530 346)  LC_5 Logic Functioning bit
 (39 10)  (531 346)  (531 346)  LC_5 Logic Functioning bit
 (41 10)  (533 346)  (533 346)  LC_5 Logic Functioning bit
 (43 10)  (535 346)  (535 346)  LC_5 Logic Functioning bit
 (47 10)  (539 346)  (539 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (543 346)  (543 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (501 347)  (501 347)  routing T_10_21.sp4_v_b_7 <X> T_10_21.sp4_v_t_42
 (15 11)  (507 347)  (507 347)  routing T_10_21.tnr_op_4 <X> T_10_21.lc_trk_g2_4
 (17 11)  (509 347)  (509 347)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (514 347)  (514 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (515 347)  (515 347)  routing T_10_21.sp4_h_r_30 <X> T_10_21.lc_trk_g2_6
 (24 11)  (516 347)  (516 347)  routing T_10_21.sp4_h_r_30 <X> T_10_21.lc_trk_g2_6
 (25 11)  (517 347)  (517 347)  routing T_10_21.sp4_h_r_30 <X> T_10_21.lc_trk_g2_6
 (26 11)  (518 347)  (518 347)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 347)  (520 347)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 347)  (521 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 347)  (528 347)  LC_5 Logic Functioning bit
 (37 11)  (529 347)  (529 347)  LC_5 Logic Functioning bit
 (38 11)  (530 347)  (530 347)  LC_5 Logic Functioning bit
 (39 11)  (531 347)  (531 347)  LC_5 Logic Functioning bit
 (40 11)  (532 347)  (532 347)  LC_5 Logic Functioning bit
 (42 11)  (534 347)  (534 347)  LC_5 Logic Functioning bit
 (48 11)  (540 347)  (540 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (545 347)  (545 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 12)  (504 348)  (504 348)  routing T_10_21.sp4_v_b_5 <X> T_10_21.sp4_h_r_11
 (25 12)  (517 348)  (517 348)  routing T_10_21.rgt_op_2 <X> T_10_21.lc_trk_g3_2
 (26 12)  (518 348)  (518 348)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 348)  (520 348)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 348)  (526 348)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (38 12)  (530 348)  (530 348)  LC_6 Logic Functioning bit
 (5 13)  (497 349)  (497 349)  routing T_10_21.sp4_h_r_9 <X> T_10_21.sp4_v_b_9
 (11 13)  (503 349)  (503 349)  routing T_10_21.sp4_v_b_5 <X> T_10_21.sp4_h_r_11
 (13 13)  (505 349)  (505 349)  routing T_10_21.sp4_v_b_5 <X> T_10_21.sp4_h_r_11
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 349)  (516 349)  routing T_10_21.rgt_op_2 <X> T_10_21.lc_trk_g3_2
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 349)  (522 349)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 349)  (528 349)  LC_6 Logic Functioning bit
 (37 13)  (529 349)  (529 349)  LC_6 Logic Functioning bit
 (38 13)  (530 349)  (530 349)  LC_6 Logic Functioning bit
 (39 13)  (531 349)  (531 349)  LC_6 Logic Functioning bit
 (0 14)  (492 350)  (492 350)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 350)  (493 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 350)  (507 350)  routing T_10_21.sp4_v_t_32 <X> T_10_21.lc_trk_g3_5
 (16 14)  (508 350)  (508 350)  routing T_10_21.sp4_v_t_32 <X> T_10_21.lc_trk_g3_5
 (17 14)  (509 350)  (509 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (28 14)  (520 350)  (520 350)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 350)  (522 350)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 350)  (523 350)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 350)  (525 350)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 350)  (526 350)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 350)  (528 350)  LC_7 Logic Functioning bit
 (37 14)  (529 350)  (529 350)  LC_7 Logic Functioning bit
 (38 14)  (530 350)  (530 350)  LC_7 Logic Functioning bit
 (40 14)  (532 350)  (532 350)  LC_7 Logic Functioning bit
 (41 14)  (533 350)  (533 350)  LC_7 Logic Functioning bit
 (42 14)  (534 350)  (534 350)  LC_7 Logic Functioning bit
 (43 14)  (535 350)  (535 350)  LC_7 Logic Functioning bit
 (50 14)  (542 350)  (542 350)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (492 351)  (492 351)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (4 15)  (496 351)  (496 351)  routing T_10_21.sp4_v_b_4 <X> T_10_21.sp4_h_l_44
 (27 15)  (519 351)  (519 351)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 351)  (521 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 351)  (528 351)  LC_7 Logic Functioning bit
 (37 15)  (529 351)  (529 351)  LC_7 Logic Functioning bit
 (40 15)  (532 351)  (532 351)  LC_7 Logic Functioning bit
 (41 15)  (533 351)  (533 351)  LC_7 Logic Functioning bit
 (42 15)  (534 351)  (534 351)  LC_7 Logic Functioning bit
 (43 15)  (535 351)  (535 351)  LC_7 Logic Functioning bit


LogicTile_11_21

 (5 0)  (551 336)  (551 336)  routing T_11_21.sp4_v_b_0 <X> T_11_21.sp4_h_r_0
 (8 0)  (554 336)  (554 336)  routing T_11_21.sp4_v_b_1 <X> T_11_21.sp4_h_r_1
 (9 0)  (555 336)  (555 336)  routing T_11_21.sp4_v_b_1 <X> T_11_21.sp4_h_r_1
 (22 0)  (568 336)  (568 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 336)  (570 336)  routing T_11_21.top_op_3 <X> T_11_21.lc_trk_g0_3
 (27 0)  (573 336)  (573 336)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 336)  (576 336)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 336)  (580 336)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 336)  (582 336)  LC_0 Logic Functioning bit
 (37 0)  (583 336)  (583 336)  LC_0 Logic Functioning bit
 (42 0)  (588 336)  (588 336)  LC_0 Logic Functioning bit
 (45 0)  (591 336)  (591 336)  LC_0 Logic Functioning bit
 (6 1)  (552 337)  (552 337)  routing T_11_21.sp4_v_b_0 <X> T_11_21.sp4_h_r_0
 (21 1)  (567 337)  (567 337)  routing T_11_21.top_op_3 <X> T_11_21.lc_trk_g0_3
 (28 1)  (574 337)  (574 337)  routing T_11_21.lc_trk_g2_0 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 337)  (577 337)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 337)  (578 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (579 337)  (579 337)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.input_2_0
 (35 1)  (581 337)  (581 337)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.input_2_0
 (36 1)  (582 337)  (582 337)  LC_0 Logic Functioning bit
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (45 1)  (591 337)  (591 337)  LC_0 Logic Functioning bit
 (47 1)  (593 337)  (593 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (594 337)  (594 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (599 337)  (599 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (11 2)  (557 338)  (557 338)  routing T_11_21.sp4_h_r_8 <X> T_11_21.sp4_v_t_39
 (12 2)  (558 338)  (558 338)  routing T_11_21.sp4_v_b_2 <X> T_11_21.sp4_h_l_39
 (13 2)  (559 338)  (559 338)  routing T_11_21.sp4_h_r_8 <X> T_11_21.sp4_v_t_39
 (21 2)  (567 338)  (567 338)  routing T_11_21.lft_op_7 <X> T_11_21.lc_trk_g0_7
 (22 2)  (568 338)  (568 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 338)  (570 338)  routing T_11_21.lft_op_7 <X> T_11_21.lc_trk_g0_7
 (26 2)  (572 338)  (572 338)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 338)  (574 338)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 338)  (577 338)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 338)  (580 338)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 338)  (582 338)  LC_1 Logic Functioning bit
 (38 2)  (584 338)  (584 338)  LC_1 Logic Functioning bit
 (43 2)  (589 338)  (589 338)  LC_1 Logic Functioning bit
 (0 3)  (546 339)  (546 339)  routing T_11_21.lc_trk_g1_1 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 3)  (548 339)  (548 339)  routing T_11_21.lc_trk_g1_1 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (9 3)  (555 339)  (555 339)  routing T_11_21.sp4_v_b_5 <X> T_11_21.sp4_v_t_36
 (10 3)  (556 339)  (556 339)  routing T_11_21.sp4_v_b_5 <X> T_11_21.sp4_v_t_36
 (12 3)  (558 339)  (558 339)  routing T_11_21.sp4_h_r_8 <X> T_11_21.sp4_v_t_39
 (14 3)  (560 339)  (560 339)  routing T_11_21.sp4_h_r_4 <X> T_11_21.lc_trk_g0_4
 (15 3)  (561 339)  (561 339)  routing T_11_21.sp4_h_r_4 <X> T_11_21.lc_trk_g0_4
 (16 3)  (562 339)  (562 339)  routing T_11_21.sp4_h_r_4 <X> T_11_21.lc_trk_g0_4
 (17 3)  (563 339)  (563 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (572 339)  (572 339)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 339)  (573 339)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 339)  (574 339)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 339)  (576 339)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 339)  (578 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (579 339)  (579 339)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.input_2_1
 (34 3)  (580 339)  (580 339)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.input_2_1
 (35 3)  (581 339)  (581 339)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.input_2_1
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (39 3)  (585 339)  (585 339)  LC_1 Logic Functioning bit
 (43 3)  (589 339)  (589 339)  LC_1 Logic Functioning bit
 (14 4)  (560 340)  (560 340)  routing T_11_21.wire_logic_cluster/lc_0/out <X> T_11_21.lc_trk_g1_0
 (17 4)  (563 340)  (563 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (567 340)  (567 340)  routing T_11_21.sp12_h_r_3 <X> T_11_21.lc_trk_g1_3
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (570 340)  (570 340)  routing T_11_21.sp12_h_r_3 <X> T_11_21.lc_trk_g1_3
 (27 4)  (573 340)  (573 340)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 340)  (576 340)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g1_0 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (37 4)  (583 340)  (583 340)  LC_2 Logic Functioning bit
 (38 4)  (584 340)  (584 340)  LC_2 Logic Functioning bit
 (39 4)  (585 340)  (585 340)  LC_2 Logic Functioning bit
 (41 4)  (587 340)  (587 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (46 4)  (592 340)  (592 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (599 340)  (599 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (563 341)  (563 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (564 341)  (564 341)  routing T_11_21.sp4_r_v_b_25 <X> T_11_21.lc_trk_g1_1
 (21 5)  (567 341)  (567 341)  routing T_11_21.sp12_h_r_3 <X> T_11_21.lc_trk_g1_3
 (30 5)  (576 341)  (576 341)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (37 5)  (583 341)  (583 341)  LC_2 Logic Functioning bit
 (38 5)  (584 341)  (584 341)  LC_2 Logic Functioning bit
 (39 5)  (585 341)  (585 341)  LC_2 Logic Functioning bit
 (41 5)  (587 341)  (587 341)  LC_2 Logic Functioning bit
 (43 5)  (589 341)  (589 341)  LC_2 Logic Functioning bit
 (13 6)  (559 342)  (559 342)  routing T_11_21.sp4_v_b_5 <X> T_11_21.sp4_v_t_40
 (15 6)  (561 342)  (561 342)  routing T_11_21.bot_op_5 <X> T_11_21.lc_trk_g1_5
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (567 342)  (567 342)  routing T_11_21.sp4_h_l_2 <X> T_11_21.lc_trk_g1_7
 (22 6)  (568 342)  (568 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (569 342)  (569 342)  routing T_11_21.sp4_h_l_2 <X> T_11_21.lc_trk_g1_7
 (24 6)  (570 342)  (570 342)  routing T_11_21.sp4_h_l_2 <X> T_11_21.lc_trk_g1_7
 (25 6)  (571 342)  (571 342)  routing T_11_21.sp4_h_l_11 <X> T_11_21.lc_trk_g1_6
 (26 6)  (572 342)  (572 342)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 342)  (573 342)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 342)  (574 342)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 342)  (576 342)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 342)  (580 342)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (38 6)  (584 342)  (584 342)  LC_3 Logic Functioning bit
 (43 6)  (589 342)  (589 342)  LC_3 Logic Functioning bit
 (50 6)  (596 342)  (596 342)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (568 343)  (568 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (569 343)  (569 343)  routing T_11_21.sp4_h_l_11 <X> T_11_21.lc_trk_g1_6
 (24 7)  (570 343)  (570 343)  routing T_11_21.sp4_h_l_11 <X> T_11_21.lc_trk_g1_6
 (25 7)  (571 343)  (571 343)  routing T_11_21.sp4_h_l_11 <X> T_11_21.lc_trk_g1_6
 (26 7)  (572 343)  (572 343)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 343)  (574 343)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 343)  (582 343)  LC_3 Logic Functioning bit
 (37 7)  (583 343)  (583 343)  LC_3 Logic Functioning bit
 (38 7)  (584 343)  (584 343)  LC_3 Logic Functioning bit
 (42 7)  (588 343)  (588 343)  LC_3 Logic Functioning bit
 (3 8)  (549 344)  (549 344)  routing T_11_21.sp12_h_r_1 <X> T_11_21.sp12_v_b_1
 (22 8)  (568 344)  (568 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (571 344)  (571 344)  routing T_11_21.wire_logic_cluster/lc_2/out <X> T_11_21.lc_trk_g2_2
 (26 8)  (572 344)  (572 344)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 344)  (576 344)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 344)  (579 344)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 344)  (580 344)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 344)  (582 344)  LC_4 Logic Functioning bit
 (37 8)  (583 344)  (583 344)  LC_4 Logic Functioning bit
 (38 8)  (584 344)  (584 344)  LC_4 Logic Functioning bit
 (41 8)  (587 344)  (587 344)  LC_4 Logic Functioning bit
 (42 8)  (588 344)  (588 344)  LC_4 Logic Functioning bit
 (43 8)  (589 344)  (589 344)  LC_4 Logic Functioning bit
 (46 8)  (592 344)  (592 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (596 344)  (596 344)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (549 345)  (549 345)  routing T_11_21.sp12_h_r_1 <X> T_11_21.sp12_v_b_1
 (9 9)  (555 345)  (555 345)  routing T_11_21.sp4_v_t_42 <X> T_11_21.sp4_v_b_7
 (17 9)  (563 345)  (563 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (567 345)  (567 345)  routing T_11_21.sp4_r_v_b_35 <X> T_11_21.lc_trk_g2_3
 (22 9)  (568 345)  (568 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (572 345)  (572 345)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 345)  (573 345)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 345)  (576 345)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 345)  (582 345)  LC_4 Logic Functioning bit
 (37 9)  (583 345)  (583 345)  LC_4 Logic Functioning bit
 (38 9)  (584 345)  (584 345)  LC_4 Logic Functioning bit
 (39 9)  (585 345)  (585 345)  LC_4 Logic Functioning bit
 (41 9)  (587 345)  (587 345)  LC_4 Logic Functioning bit
 (42 9)  (588 345)  (588 345)  LC_4 Logic Functioning bit
 (43 9)  (589 345)  (589 345)  LC_4 Logic Functioning bit
 (47 9)  (593 345)  (593 345)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (11 10)  (557 346)  (557 346)  routing T_11_21.sp4_v_b_5 <X> T_11_21.sp4_v_t_45
 (17 10)  (563 346)  (563 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (567 346)  (567 346)  routing T_11_21.sp4_v_t_18 <X> T_11_21.lc_trk_g2_7
 (22 10)  (568 346)  (568 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (569 346)  (569 346)  routing T_11_21.sp4_v_t_18 <X> T_11_21.lc_trk_g2_7
 (27 10)  (573 346)  (573 346)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 346)  (574 346)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 346)  (575 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 346)  (577 346)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 346)  (582 346)  LC_5 Logic Functioning bit
 (37 10)  (583 346)  (583 346)  LC_5 Logic Functioning bit
 (38 10)  (584 346)  (584 346)  LC_5 Logic Functioning bit
 (41 10)  (587 346)  (587 346)  LC_5 Logic Functioning bit
 (43 10)  (589 346)  (589 346)  LC_5 Logic Functioning bit
 (12 11)  (558 347)  (558 347)  routing T_11_21.sp4_v_b_5 <X> T_11_21.sp4_v_t_45
 (14 11)  (560 347)  (560 347)  routing T_11_21.sp4_h_l_17 <X> T_11_21.lc_trk_g2_4
 (15 11)  (561 347)  (561 347)  routing T_11_21.sp4_h_l_17 <X> T_11_21.lc_trk_g2_4
 (16 11)  (562 347)  (562 347)  routing T_11_21.sp4_h_l_17 <X> T_11_21.lc_trk_g2_4
 (17 11)  (563 347)  (563 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (564 347)  (564 347)  routing T_11_21.sp4_r_v_b_37 <X> T_11_21.lc_trk_g2_5
 (26 11)  (572 347)  (572 347)  routing T_11_21.lc_trk_g0_3 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 347)  (575 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 347)  (578 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (579 347)  (579 347)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.input_2_5
 (34 11)  (580 347)  (580 347)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.input_2_5
 (36 11)  (582 347)  (582 347)  LC_5 Logic Functioning bit
 (37 11)  (583 347)  (583 347)  LC_5 Logic Functioning bit
 (38 11)  (584 347)  (584 347)  LC_5 Logic Functioning bit
 (39 11)  (585 347)  (585 347)  LC_5 Logic Functioning bit
 (40 11)  (586 347)  (586 347)  LC_5 Logic Functioning bit
 (41 11)  (587 347)  (587 347)  LC_5 Logic Functioning bit
 (42 11)  (588 347)  (588 347)  LC_5 Logic Functioning bit
 (43 11)  (589 347)  (589 347)  LC_5 Logic Functioning bit
 (47 11)  (593 347)  (593 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 348)  (564 348)  routing T_11_21.wire_logic_cluster/lc_1/out <X> T_11_21.lc_trk_g3_1
 (26 12)  (572 348)  (572 348)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 348)  (574 348)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 348)  (577 348)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 348)  (579 348)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 348)  (582 348)  LC_6 Logic Functioning bit
 (38 12)  (584 348)  (584 348)  LC_6 Logic Functioning bit
 (43 12)  (589 348)  (589 348)  LC_6 Logic Functioning bit
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (569 349)  (569 349)  routing T_11_21.sp4_h_l_15 <X> T_11_21.lc_trk_g3_2
 (24 13)  (570 349)  (570 349)  routing T_11_21.sp4_h_l_15 <X> T_11_21.lc_trk_g3_2
 (25 13)  (571 349)  (571 349)  routing T_11_21.sp4_h_l_15 <X> T_11_21.lc_trk_g3_2
 (27 13)  (573 349)  (573 349)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 349)  (575 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 349)  (576 349)  routing T_11_21.lc_trk_g2_3 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 349)  (578 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (579 349)  (579 349)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.input_2_6
 (35 13)  (581 349)  (581 349)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.input_2_6
 (36 13)  (582 349)  (582 349)  LC_6 Logic Functioning bit
 (37 13)  (583 349)  (583 349)  LC_6 Logic Functioning bit
 (39 13)  (585 349)  (585 349)  LC_6 Logic Functioning bit
 (43 13)  (589 349)  (589 349)  LC_6 Logic Functioning bit
 (0 14)  (546 350)  (546 350)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 350)  (547 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (549 350)  (549 350)  routing T_11_21.sp12_h_r_1 <X> T_11_21.sp12_v_t_22
 (17 14)  (563 350)  (563 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (571 350)  (571 350)  routing T_11_21.sp4_h_r_38 <X> T_11_21.lc_trk_g3_6
 (27 14)  (573 350)  (573 350)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 350)  (577 350)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 350)  (579 350)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 350)  (582 350)  LC_7 Logic Functioning bit
 (37 14)  (583 350)  (583 350)  LC_7 Logic Functioning bit
 (38 14)  (584 350)  (584 350)  LC_7 Logic Functioning bit
 (41 14)  (587 350)  (587 350)  LC_7 Logic Functioning bit
 (42 14)  (588 350)  (588 350)  LC_7 Logic Functioning bit
 (43 14)  (589 350)  (589 350)  LC_7 Logic Functioning bit
 (50 14)  (596 350)  (596 350)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (546 351)  (546 351)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (3 15)  (549 351)  (549 351)  routing T_11_21.sp12_h_r_1 <X> T_11_21.sp12_v_t_22
 (18 15)  (564 351)  (564 351)  routing T_11_21.sp4_r_v_b_45 <X> T_11_21.lc_trk_g3_5
 (22 15)  (568 351)  (568 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (569 351)  (569 351)  routing T_11_21.sp4_h_r_38 <X> T_11_21.lc_trk_g3_6
 (24 15)  (570 351)  (570 351)  routing T_11_21.sp4_h_r_38 <X> T_11_21.lc_trk_g3_6
 (27 15)  (573 351)  (573 351)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 351)  (574 351)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 351)  (575 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 351)  (576 351)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 351)  (582 351)  LC_7 Logic Functioning bit
 (37 15)  (583 351)  (583 351)  LC_7 Logic Functioning bit
 (38 15)  (584 351)  (584 351)  LC_7 Logic Functioning bit
 (39 15)  (585 351)  (585 351)  LC_7 Logic Functioning bit
 (41 15)  (587 351)  (587 351)  LC_7 Logic Functioning bit
 (42 15)  (588 351)  (588 351)  LC_7 Logic Functioning bit
 (43 15)  (589 351)  (589 351)  LC_7 Logic Functioning bit
 (47 15)  (593 351)  (593 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (594 351)  (594 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_21

 (5 0)  (605 336)  (605 336)  routing T_12_21.sp4_v_t_37 <X> T_12_21.sp4_h_r_0
 (15 0)  (615 336)  (615 336)  routing T_12_21.sp4_v_b_17 <X> T_12_21.lc_trk_g0_1
 (16 0)  (616 336)  (616 336)  routing T_12_21.sp4_v_b_17 <X> T_12_21.lc_trk_g0_1
 (17 0)  (617 336)  (617 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (621 336)  (621 336)  routing T_12_21.wire_logic_cluster/lc_3/out <X> T_12_21.lc_trk_g0_3
 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 336)  (625 336)  routing T_12_21.sp12_h_r_2 <X> T_12_21.lc_trk_g0_2
 (26 0)  (626 336)  (626 336)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 336)  (633 336)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 336)  (636 336)  LC_0 Logic Functioning bit
 (38 0)  (638 336)  (638 336)  LC_0 Logic Functioning bit
 (43 0)  (643 336)  (643 336)  LC_0 Logic Functioning bit
 (22 1)  (622 337)  (622 337)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (624 337)  (624 337)  routing T_12_21.sp12_h_r_2 <X> T_12_21.lc_trk_g0_2
 (25 1)  (625 337)  (625 337)  routing T_12_21.sp12_h_r_2 <X> T_12_21.lc_trk_g0_2
 (26 1)  (626 337)  (626 337)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 337)  (631 337)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 337)  (633 337)  routing T_12_21.lc_trk_g2_0 <X> T_12_21.input_2_0
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (37 1)  (637 337)  (637 337)  LC_0 Logic Functioning bit
 (39 1)  (639 337)  (639 337)  LC_0 Logic Functioning bit
 (43 1)  (643 337)  (643 337)  LC_0 Logic Functioning bit
 (0 2)  (600 338)  (600 338)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (9 2)  (609 338)  (609 338)  routing T_12_21.sp4_h_r_10 <X> T_12_21.sp4_h_l_36
 (10 2)  (610 338)  (610 338)  routing T_12_21.sp4_h_r_10 <X> T_12_21.sp4_h_l_36
 (14 2)  (614 338)  (614 338)  routing T_12_21.wire_logic_cluster/lc_4/out <X> T_12_21.lc_trk_g0_4
 (25 2)  (625 338)  (625 338)  routing T_12_21.sp12_h_l_5 <X> T_12_21.lc_trk_g0_6
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 338)  (630 338)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 338)  (633 338)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (37 2)  (637 338)  (637 338)  LC_1 Logic Functioning bit
 (38 2)  (638 338)  (638 338)  LC_1 Logic Functioning bit
 (41 2)  (641 338)  (641 338)  LC_1 Logic Functioning bit
 (42 2)  (642 338)  (642 338)  LC_1 Logic Functioning bit
 (43 2)  (643 338)  (643 338)  LC_1 Logic Functioning bit
 (50 2)  (650 338)  (650 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 339)  (600 339)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 3)  (602 339)  (602 339)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (8 3)  (608 339)  (608 339)  routing T_12_21.sp4_h_l_36 <X> T_12_21.sp4_v_t_36
 (13 3)  (613 339)  (613 339)  routing T_12_21.sp4_v_b_9 <X> T_12_21.sp4_h_l_39
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 339)  (622 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (624 339)  (624 339)  routing T_12_21.sp12_h_l_5 <X> T_12_21.lc_trk_g0_6
 (25 3)  (625 339)  (625 339)  routing T_12_21.sp12_h_l_5 <X> T_12_21.lc_trk_g0_6
 (27 3)  (627 339)  (627 339)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 339)  (631 339)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (37 3)  (637 339)  (637 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (39 3)  (639 339)  (639 339)  LC_1 Logic Functioning bit
 (41 3)  (641 339)  (641 339)  LC_1 Logic Functioning bit
 (42 3)  (642 339)  (642 339)  LC_1 Logic Functioning bit
 (43 3)  (643 339)  (643 339)  LC_1 Logic Functioning bit
 (48 3)  (648 339)  (648 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (601 340)  (601 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (615 340)  (615 340)  routing T_12_21.sp4_h_r_1 <X> T_12_21.lc_trk_g1_1
 (16 4)  (616 340)  (616 340)  routing T_12_21.sp4_h_r_1 <X> T_12_21.lc_trk_g1_1
 (17 4)  (617 340)  (617 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (622 340)  (622 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (626 340)  (626 340)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 340)  (627 340)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 340)  (633 340)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 340)  (634 340)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 340)  (637 340)  LC_2 Logic Functioning bit
 (39 4)  (639 340)  (639 340)  LC_2 Logic Functioning bit
 (40 4)  (640 340)  (640 340)  LC_2 Logic Functioning bit
 (42 4)  (642 340)  (642 340)  LC_2 Logic Functioning bit
 (0 5)  (600 341)  (600 341)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (1 5)  (601 341)  (601 341)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (15 5)  (615 341)  (615 341)  routing T_12_21.sp4_v_t_5 <X> T_12_21.lc_trk_g1_0
 (16 5)  (616 341)  (616 341)  routing T_12_21.sp4_v_t_5 <X> T_12_21.lc_trk_g1_0
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (618 341)  (618 341)  routing T_12_21.sp4_h_r_1 <X> T_12_21.lc_trk_g1_1
 (22 5)  (622 341)  (622 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (623 341)  (623 341)  routing T_12_21.sp12_h_r_10 <X> T_12_21.lc_trk_g1_2
 (26 5)  (626 341)  (626 341)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 341)  (628 341)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 341)  (630 341)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 341)  (631 341)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 341)  (636 341)  LC_2 Logic Functioning bit
 (37 5)  (637 341)  (637 341)  LC_2 Logic Functioning bit
 (38 5)  (638 341)  (638 341)  LC_2 Logic Functioning bit
 (39 5)  (639 341)  (639 341)  LC_2 Logic Functioning bit
 (6 6)  (606 342)  (606 342)  routing T_12_21.sp4_v_b_0 <X> T_12_21.sp4_v_t_38
 (8 6)  (608 342)  (608 342)  routing T_12_21.sp4_v_t_41 <X> T_12_21.sp4_h_l_41
 (9 6)  (609 342)  (609 342)  routing T_12_21.sp4_v_t_41 <X> T_12_21.sp4_h_l_41
 (15 6)  (615 342)  (615 342)  routing T_12_21.sp4_v_b_21 <X> T_12_21.lc_trk_g1_5
 (16 6)  (616 342)  (616 342)  routing T_12_21.sp4_v_b_21 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (627 342)  (627 342)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 342)  (636 342)  LC_3 Logic Functioning bit
 (37 6)  (637 342)  (637 342)  LC_3 Logic Functioning bit
 (38 6)  (638 342)  (638 342)  LC_3 Logic Functioning bit
 (40 6)  (640 342)  (640 342)  LC_3 Logic Functioning bit
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (42 6)  (642 342)  (642 342)  LC_3 Logic Functioning bit
 (43 6)  (643 342)  (643 342)  LC_3 Logic Functioning bit
 (45 6)  (645 342)  (645 342)  LC_3 Logic Functioning bit
 (50 6)  (650 342)  (650 342)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (605 343)  (605 343)  routing T_12_21.sp4_v_b_0 <X> T_12_21.sp4_v_t_38
 (6 7)  (606 343)  (606 343)  routing T_12_21.sp4_h_r_3 <X> T_12_21.sp4_h_l_38
 (26 7)  (626 343)  (626 343)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 343)  (627 343)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 343)  (628 343)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 343)  (631 343)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (39 7)  (639 343)  (639 343)  LC_3 Logic Functioning bit
 (26 8)  (626 344)  (626 344)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 344)  (631 344)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 344)  (633 344)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 344)  (635 344)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_4
 (36 8)  (636 344)  (636 344)  LC_4 Logic Functioning bit
 (38 8)  (638 344)  (638 344)  LC_4 Logic Functioning bit
 (43 8)  (643 344)  (643 344)  LC_4 Logic Functioning bit
 (9 9)  (609 345)  (609 345)  routing T_12_21.sp4_v_t_42 <X> T_12_21.sp4_v_b_7
 (15 9)  (615 345)  (615 345)  routing T_12_21.sp4_v_t_29 <X> T_12_21.lc_trk_g2_0
 (16 9)  (616 345)  (616 345)  routing T_12_21.sp4_v_t_29 <X> T_12_21.lc_trk_g2_0
 (17 9)  (617 345)  (617 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (622 345)  (622 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (627 345)  (627 345)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 345)  (630 345)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 345)  (632 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 345)  (633 345)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_4
 (34 9)  (634 345)  (634 345)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_4
 (36 9)  (636 345)  (636 345)  LC_4 Logic Functioning bit
 (37 9)  (637 345)  (637 345)  LC_4 Logic Functioning bit
 (38 9)  (638 345)  (638 345)  LC_4 Logic Functioning bit
 (42 9)  (642 345)  (642 345)  LC_4 Logic Functioning bit
 (6 10)  (606 346)  (606 346)  routing T_12_21.sp4_v_b_3 <X> T_12_21.sp4_v_t_43
 (17 10)  (617 346)  (617 346)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 346)  (618 346)  routing T_12_21.bnl_op_5 <X> T_12_21.lc_trk_g2_5
 (5 11)  (605 347)  (605 347)  routing T_12_21.sp4_v_b_3 <X> T_12_21.sp4_v_t_43
 (6 11)  (606 347)  (606 347)  routing T_12_21.sp4_h_r_6 <X> T_12_21.sp4_h_l_43
 (18 11)  (618 347)  (618 347)  routing T_12_21.bnl_op_5 <X> T_12_21.lc_trk_g2_5
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (16 12)  (616 348)  (616 348)  routing T_12_21.sp4_v_t_12 <X> T_12_21.lc_trk_g3_1
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (618 348)  (618 348)  routing T_12_21.sp4_v_t_12 <X> T_12_21.lc_trk_g3_1
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (15 14)  (615 350)  (615 350)  routing T_12_21.sp4_h_l_16 <X> T_12_21.lc_trk_g3_5
 (16 14)  (616 350)  (616 350)  routing T_12_21.sp4_h_l_16 <X> T_12_21.lc_trk_g3_5
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (9 15)  (609 351)  (609 351)  routing T_12_21.sp4_v_b_10 <X> T_12_21.sp4_v_t_47
 (18 15)  (618 351)  (618 351)  routing T_12_21.sp4_h_l_16 <X> T_12_21.lc_trk_g3_5


LogicTile_13_21

 (12 0)  (666 336)  (666 336)  routing T_13_21.sp4_v_b_8 <X> T_13_21.sp4_h_r_2
 (14 0)  (668 336)  (668 336)  routing T_13_21.wire_logic_cluster/lc_0/out <X> T_13_21.lc_trk_g0_0
 (15 0)  (669 336)  (669 336)  routing T_13_21.sp4_v_b_17 <X> T_13_21.lc_trk_g0_1
 (16 0)  (670 336)  (670 336)  routing T_13_21.sp4_v_b_17 <X> T_13_21.lc_trk_g0_1
 (17 0)  (671 336)  (671 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (676 336)  (676 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (677 336)  (677 336)  routing T_13_21.sp4_h_r_3 <X> T_13_21.lc_trk_g0_3
 (24 0)  (678 336)  (678 336)  routing T_13_21.sp4_h_r_3 <X> T_13_21.lc_trk_g0_3
 (26 0)  (680 336)  (680 336)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 336)  (687 336)  routing T_13_21.lc_trk_g2_1 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 336)  (689 336)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.input_2_0
 (43 0)  (697 336)  (697 336)  LC_0 Logic Functioning bit
 (45 0)  (699 336)  (699 336)  LC_0 Logic Functioning bit
 (11 1)  (665 337)  (665 337)  routing T_13_21.sp4_v_b_8 <X> T_13_21.sp4_h_r_2
 (13 1)  (667 337)  (667 337)  routing T_13_21.sp4_v_b_8 <X> T_13_21.sp4_h_r_2
 (17 1)  (671 337)  (671 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (675 337)  (675 337)  routing T_13_21.sp4_h_r_3 <X> T_13_21.lc_trk_g0_3
 (22 1)  (676 337)  (676 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (677 337)  (677 337)  routing T_13_21.sp4_h_r_2 <X> T_13_21.lc_trk_g0_2
 (24 1)  (678 337)  (678 337)  routing T_13_21.sp4_h_r_2 <X> T_13_21.lc_trk_g0_2
 (25 1)  (679 337)  (679 337)  routing T_13_21.sp4_h_r_2 <X> T_13_21.lc_trk_g0_2
 (27 1)  (681 337)  (681 337)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 337)  (684 337)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 337)  (687 337)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.input_2_0
 (0 2)  (654 338)  (654 338)  routing T_13_21.lc_trk_g2_0 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (12 2)  (666 338)  (666 338)  routing T_13_21.sp4_v_t_45 <X> T_13_21.sp4_h_l_39
 (15 2)  (669 338)  (669 338)  routing T_13_21.sp4_h_r_5 <X> T_13_21.lc_trk_g0_5
 (16 2)  (670 338)  (670 338)  routing T_13_21.sp4_h_r_5 <X> T_13_21.lc_trk_g0_5
 (17 2)  (671 338)  (671 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (679 338)  (679 338)  routing T_13_21.sp4_v_b_6 <X> T_13_21.lc_trk_g0_6
 (26 2)  (680 338)  (680 338)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 338)  (681 338)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 338)  (687 338)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 338)  (689 338)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.input_2_1
 (39 2)  (693 338)  (693 338)  LC_1 Logic Functioning bit
 (2 3)  (656 339)  (656 339)  routing T_13_21.lc_trk_g2_0 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (11 3)  (665 339)  (665 339)  routing T_13_21.sp4_v_t_45 <X> T_13_21.sp4_h_l_39
 (13 3)  (667 339)  (667 339)  routing T_13_21.sp4_v_t_45 <X> T_13_21.sp4_h_l_39
 (18 3)  (672 339)  (672 339)  routing T_13_21.sp4_h_r_5 <X> T_13_21.lc_trk_g0_5
 (22 3)  (676 339)  (676 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (677 339)  (677 339)  routing T_13_21.sp4_v_b_6 <X> T_13_21.lc_trk_g0_6
 (26 3)  (680 339)  (680 339)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 339)  (681 339)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 339)  (682 339)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 339)  (683 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 339)  (684 339)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 339)  (685 339)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 339)  (686 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (0 4)  (654 340)  (654 340)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (1 4)  (655 340)  (655 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (670 340)  (670 340)  routing T_13_21.sp12_h_r_9 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (675 340)  (675 340)  routing T_13_21.bnr_op_3 <X> T_13_21.lc_trk_g1_3
 (22 4)  (676 340)  (676 340)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (681 340)  (681 340)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 340)  (682 340)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 340)  (683 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 340)  (684 340)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 340)  (690 340)  LC_2 Logic Functioning bit
 (38 4)  (692 340)  (692 340)  LC_2 Logic Functioning bit
 (43 4)  (697 340)  (697 340)  LC_2 Logic Functioning bit
 (0 5)  (654 341)  (654 341)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (1 5)  (655 341)  (655 341)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (21 5)  (675 341)  (675 341)  routing T_13_21.bnr_op_3 <X> T_13_21.lc_trk_g1_3
 (27 5)  (681 341)  (681 341)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 341)  (683 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 341)  (685 341)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 341)  (686 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (690 341)  (690 341)  LC_2 Logic Functioning bit
 (37 5)  (691 341)  (691 341)  LC_2 Logic Functioning bit
 (39 5)  (693 341)  (693 341)  LC_2 Logic Functioning bit
 (43 5)  (697 341)  (697 341)  LC_2 Logic Functioning bit
 (4 6)  (658 342)  (658 342)  routing T_13_21.sp4_h_r_3 <X> T_13_21.sp4_v_t_38
 (9 6)  (663 342)  (663 342)  routing T_13_21.sp4_v_b_4 <X> T_13_21.sp4_h_l_41
 (13 6)  (667 342)  (667 342)  routing T_13_21.sp4_v_b_5 <X> T_13_21.sp4_v_t_40
 (15 6)  (669 342)  (669 342)  routing T_13_21.sp12_h_r_5 <X> T_13_21.lc_trk_g1_5
 (17 6)  (671 342)  (671 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (672 342)  (672 342)  routing T_13_21.sp12_h_r_5 <X> T_13_21.lc_trk_g1_5
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 342)  (684 342)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 342)  (687 342)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 342)  (688 342)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (41 6)  (695 342)  (695 342)  LC_3 Logic Functioning bit
 (42 6)  (696 342)  (696 342)  LC_3 Logic Functioning bit
 (43 6)  (697 342)  (697 342)  LC_3 Logic Functioning bit
 (47 6)  (701 342)  (701 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (704 342)  (704 342)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (659 343)  (659 343)  routing T_13_21.sp4_h_r_3 <X> T_13_21.sp4_v_t_38
 (8 7)  (662 343)  (662 343)  routing T_13_21.sp4_v_b_1 <X> T_13_21.sp4_v_t_41
 (10 7)  (664 343)  (664 343)  routing T_13_21.sp4_v_b_1 <X> T_13_21.sp4_v_t_41
 (18 7)  (672 343)  (672 343)  routing T_13_21.sp12_h_r_5 <X> T_13_21.lc_trk_g1_5
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 343)  (684 343)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (38 7)  (692 343)  (692 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (42 7)  (696 343)  (696 343)  LC_3 Logic Functioning bit
 (43 7)  (697 343)  (697 343)  LC_3 Logic Functioning bit
 (48 7)  (702 343)  (702 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (662 344)  (662 344)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_h_r_7
 (9 8)  (663 344)  (663 344)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_h_r_7
 (17 8)  (671 344)  (671 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 344)  (672 344)  routing T_13_21.wire_logic_cluster/lc_1/out <X> T_13_21.lc_trk_g2_1
 (21 8)  (675 344)  (675 344)  routing T_13_21.rgt_op_3 <X> T_13_21.lc_trk_g2_3
 (22 8)  (676 344)  (676 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 344)  (678 344)  routing T_13_21.rgt_op_3 <X> T_13_21.lc_trk_g2_3
 (29 8)  (683 344)  (683 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 344)  (687 344)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 344)  (689 344)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.input_2_4
 (17 9)  (671 345)  (671 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (676 345)  (676 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 345)  (677 345)  routing T_13_21.sp4_h_l_15 <X> T_13_21.lc_trk_g2_2
 (24 9)  (678 345)  (678 345)  routing T_13_21.sp4_h_l_15 <X> T_13_21.lc_trk_g2_2
 (25 9)  (679 345)  (679 345)  routing T_13_21.sp4_h_l_15 <X> T_13_21.lc_trk_g2_2
 (26 9)  (680 345)  (680 345)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 345)  (681 345)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 345)  (683 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 345)  (684 345)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 345)  (685 345)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 345)  (686 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (687 345)  (687 345)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.input_2_4
 (35 9)  (689 345)  (689 345)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.input_2_4
 (40 9)  (694 345)  (694 345)  LC_4 Logic Functioning bit
 (6 10)  (660 346)  (660 346)  routing T_13_21.sp4_v_b_3 <X> T_13_21.sp4_v_t_43
 (14 10)  (668 346)  (668 346)  routing T_13_21.sp4_h_r_36 <X> T_13_21.lc_trk_g2_4
 (16 10)  (670 346)  (670 346)  routing T_13_21.sp4_v_b_37 <X> T_13_21.lc_trk_g2_5
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 346)  (672 346)  routing T_13_21.sp4_v_b_37 <X> T_13_21.lc_trk_g2_5
 (25 10)  (679 346)  (679 346)  routing T_13_21.rgt_op_6 <X> T_13_21.lc_trk_g2_6
 (26 10)  (680 346)  (680 346)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 346)  (685 346)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 346)  (688 346)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (50 10)  (704 346)  (704 346)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (659 347)  (659 347)  routing T_13_21.sp4_v_b_3 <X> T_13_21.sp4_v_t_43
 (15 11)  (669 347)  (669 347)  routing T_13_21.sp4_h_r_36 <X> T_13_21.lc_trk_g2_4
 (16 11)  (670 347)  (670 347)  routing T_13_21.sp4_h_r_36 <X> T_13_21.lc_trk_g2_4
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (672 347)  (672 347)  routing T_13_21.sp4_v_b_37 <X> T_13_21.lc_trk_g2_5
 (22 11)  (676 347)  (676 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 347)  (678 347)  routing T_13_21.rgt_op_6 <X> T_13_21.lc_trk_g2_6
 (28 11)  (682 347)  (682 347)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 347)  (684 347)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (42 11)  (696 347)  (696 347)  LC_5 Logic Functioning bit
 (51 11)  (705 347)  (705 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (669 348)  (669 348)  routing T_13_21.sp4_h_r_25 <X> T_13_21.lc_trk_g3_1
 (16 12)  (670 348)  (670 348)  routing T_13_21.sp4_h_r_25 <X> T_13_21.lc_trk_g3_1
 (17 12)  (671 348)  (671 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (676 348)  (676 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (18 13)  (672 349)  (672 349)  routing T_13_21.sp4_h_r_25 <X> T_13_21.lc_trk_g3_1
 (21 13)  (675 349)  (675 349)  routing T_13_21.sp4_r_v_b_43 <X> T_13_21.lc_trk_g3_3
 (8 14)  (662 350)  (662 350)  routing T_13_21.sp4_v_t_41 <X> T_13_21.sp4_h_l_47
 (9 14)  (663 350)  (663 350)  routing T_13_21.sp4_v_t_41 <X> T_13_21.sp4_h_l_47
 (10 14)  (664 350)  (664 350)  routing T_13_21.sp4_v_t_41 <X> T_13_21.sp4_h_l_47
 (14 14)  (668 350)  (668 350)  routing T_13_21.sp4_h_r_44 <X> T_13_21.lc_trk_g3_4
 (25 14)  (679 350)  (679 350)  routing T_13_21.rgt_op_6 <X> T_13_21.lc_trk_g3_6
 (8 15)  (662 351)  (662 351)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_v_t_47
 (10 15)  (664 351)  (664 351)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_v_t_47
 (14 15)  (668 351)  (668 351)  routing T_13_21.sp4_h_r_44 <X> T_13_21.lc_trk_g3_4
 (15 15)  (669 351)  (669 351)  routing T_13_21.sp4_h_r_44 <X> T_13_21.lc_trk_g3_4
 (16 15)  (670 351)  (670 351)  routing T_13_21.sp4_h_r_44 <X> T_13_21.lc_trk_g3_4
 (17 15)  (671 351)  (671 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (676 351)  (676 351)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 351)  (678 351)  routing T_13_21.rgt_op_6 <X> T_13_21.lc_trk_g3_6


LogicTile_14_21

 (8 0)  (716 336)  (716 336)  routing T_14_21.sp4_v_b_1 <X> T_14_21.sp4_h_r_1
 (9 0)  (717 336)  (717 336)  routing T_14_21.sp4_v_b_1 <X> T_14_21.sp4_h_r_1
 (28 0)  (736 336)  (736 336)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 336)  (738 336)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 336)  (741 336)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 336)  (744 336)  LC_0 Logic Functioning bit
 (38 0)  (746 336)  (746 336)  LC_0 Logic Functioning bit
 (43 0)  (751 336)  (751 336)  LC_0 Logic Functioning bit
 (47 0)  (755 336)  (755 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (731 337)  (731 337)  routing T_14_21.sp12_h_r_10 <X> T_14_21.lc_trk_g0_2
 (26 1)  (734 337)  (734 337)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 337)  (740 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 337)  (741 337)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.input_2_0
 (36 1)  (744 337)  (744 337)  LC_0 Logic Functioning bit
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (43 1)  (751 337)  (751 337)  LC_0 Logic Functioning bit
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (9 2)  (717 338)  (717 338)  routing T_14_21.sp4_v_b_1 <X> T_14_21.sp4_h_l_36
 (14 2)  (722 338)  (722 338)  routing T_14_21.sp4_h_l_1 <X> T_14_21.lc_trk_g0_4
 (22 2)  (730 338)  (730 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 338)  (738 338)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 338)  (741 338)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (41 2)  (749 338)  (749 338)  LC_1 Logic Functioning bit
 (45 2)  (753 338)  (753 338)  LC_1 Logic Functioning bit
 (48 2)  (756 338)  (756 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (708 339)  (708 339)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 3)  (710 339)  (710 339)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (9 3)  (717 339)  (717 339)  routing T_14_21.sp4_v_b_5 <X> T_14_21.sp4_v_t_36
 (10 3)  (718 339)  (718 339)  routing T_14_21.sp4_v_b_5 <X> T_14_21.sp4_v_t_36
 (11 3)  (719 339)  (719 339)  routing T_14_21.sp4_h_r_6 <X> T_14_21.sp4_h_l_39
 (13 3)  (721 339)  (721 339)  routing T_14_21.sp4_h_r_6 <X> T_14_21.sp4_h_l_39
 (15 3)  (723 339)  (723 339)  routing T_14_21.sp4_h_l_1 <X> T_14_21.lc_trk_g0_4
 (16 3)  (724 339)  (724 339)  routing T_14_21.sp4_h_l_1 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (729 339)  (729 339)  routing T_14_21.sp4_r_v_b_31 <X> T_14_21.lc_trk_g0_7
 (28 3)  (736 339)  (736 339)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 339)  (738 339)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 339)  (739 339)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 339)  (740 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (741 339)  (741 339)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.input_2_1
 (34 3)  (742 339)  (742 339)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.input_2_1
 (40 3)  (748 339)  (748 339)  LC_1 Logic Functioning bit
 (42 3)  (750 339)  (750 339)  LC_1 Logic Functioning bit
 (43 3)  (751 339)  (751 339)  LC_1 Logic Functioning bit
 (45 3)  (753 339)  (753 339)  LC_1 Logic Functioning bit
 (47 3)  (755 339)  (755 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (759 339)  (759 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (6 4)  (714 340)  (714 340)  routing T_14_21.sp4_h_r_10 <X> T_14_21.sp4_v_b_3
 (17 4)  (725 340)  (725 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (729 340)  (729 340)  routing T_14_21.wire_logic_cluster/lc_3/out <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 340)  (733 340)  routing T_14_21.bnr_op_2 <X> T_14_21.lc_trk_g1_2
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 340)  (738 340)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (46 4)  (754 340)  (754 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (756 340)  (756 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (730 341)  (730 341)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 341)  (733 341)  routing T_14_21.bnr_op_2 <X> T_14_21.lc_trk_g1_2
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 341)  (738 341)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 341)  (739 341)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (10 6)  (718 342)  (718 342)  routing T_14_21.sp4_v_b_11 <X> T_14_21.sp4_h_l_41
 (12 6)  (720 342)  (720 342)  routing T_14_21.sp4_v_t_46 <X> T_14_21.sp4_h_l_40
 (13 6)  (721 342)  (721 342)  routing T_14_21.sp4_v_b_5 <X> T_14_21.sp4_v_t_40
 (27 6)  (735 342)  (735 342)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 342)  (739 342)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 342)  (741 342)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (41 6)  (749 342)  (749 342)  LC_3 Logic Functioning bit
 (45 6)  (753 342)  (753 342)  LC_3 Logic Functioning bit
 (50 6)  (758 342)  (758 342)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (712 343)  (712 343)  routing T_14_21.sp4_v_b_10 <X> T_14_21.sp4_h_l_38
 (9 7)  (717 343)  (717 343)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_v_t_41
 (10 7)  (718 343)  (718 343)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_v_t_41
 (11 7)  (719 343)  (719 343)  routing T_14_21.sp4_v_t_46 <X> T_14_21.sp4_h_l_40
 (13 7)  (721 343)  (721 343)  routing T_14_21.sp4_v_t_46 <X> T_14_21.sp4_h_l_40
 (27 7)  (735 343)  (735 343)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 343)  (736 343)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 343)  (738 343)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 343)  (739 343)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (38 7)  (746 343)  (746 343)  LC_3 Logic Functioning bit
 (39 7)  (747 343)  (747 343)  LC_3 Logic Functioning bit
 (41 7)  (749 343)  (749 343)  LC_3 Logic Functioning bit
 (45 7)  (753 343)  (753 343)  LC_3 Logic Functioning bit
 (48 7)  (756 343)  (756 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (713 344)  (713 344)  routing T_14_21.sp4_v_b_0 <X> T_14_21.sp4_h_r_6
 (17 8)  (725 344)  (725 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 344)  (726 344)  routing T_14_21.wire_logic_cluster/lc_1/out <X> T_14_21.lc_trk_g2_1
 (25 8)  (733 344)  (733 344)  routing T_14_21.wire_logic_cluster/lc_2/out <X> T_14_21.lc_trk_g2_2
 (4 9)  (712 345)  (712 345)  routing T_14_21.sp4_v_b_0 <X> T_14_21.sp4_h_r_6
 (6 9)  (714 345)  (714 345)  routing T_14_21.sp4_v_b_0 <X> T_14_21.sp4_h_r_6
 (14 9)  (722 345)  (722 345)  routing T_14_21.sp4_h_r_24 <X> T_14_21.lc_trk_g2_0
 (15 9)  (723 345)  (723 345)  routing T_14_21.sp4_h_r_24 <X> T_14_21.lc_trk_g2_0
 (16 9)  (724 345)  (724 345)  routing T_14_21.sp4_h_r_24 <X> T_14_21.lc_trk_g2_0
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (12 10)  (720 346)  (720 346)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_h_l_45
 (15 10)  (723 346)  (723 346)  routing T_14_21.sp4_h_l_24 <X> T_14_21.lc_trk_g2_5
 (16 10)  (724 346)  (724 346)  routing T_14_21.sp4_h_l_24 <X> T_14_21.lc_trk_g2_5
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (726 346)  (726 346)  routing T_14_21.sp4_h_l_24 <X> T_14_21.lc_trk_g2_5
 (21 10)  (729 346)  (729 346)  routing T_14_21.sp4_v_t_18 <X> T_14_21.lc_trk_g2_7
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (731 346)  (731 346)  routing T_14_21.sp4_v_t_18 <X> T_14_21.lc_trk_g2_7
 (25 10)  (733 346)  (733 346)  routing T_14_21.sp12_v_b_6 <X> T_14_21.lc_trk_g2_6
 (27 10)  (735 346)  (735 346)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 346)  (736 346)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 346)  (741 346)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 346)  (743 346)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.input_2_5
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (42 10)  (750 346)  (750 346)  LC_5 Logic Functioning bit
 (43 10)  (751 346)  (751 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (47 10)  (755 346)  (755 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (730 347)  (730 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (732 347)  (732 347)  routing T_14_21.sp12_v_b_6 <X> T_14_21.lc_trk_g2_6
 (25 11)  (733 347)  (733 347)  routing T_14_21.sp12_v_b_6 <X> T_14_21.lc_trk_g2_6
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 347)  (736 347)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 347)  (740 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 347)  (741 347)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.input_2_5
 (35 11)  (743 347)  (743 347)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.input_2_5
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (42 11)  (750 347)  (750 347)  LC_5 Logic Functioning bit
 (43 11)  (751 347)  (751 347)  LC_5 Logic Functioning bit
 (45 11)  (753 347)  (753 347)  LC_5 Logic Functioning bit
 (51 11)  (759 347)  (759 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 348)  (726 348)  routing T_14_21.wire_logic_cluster/lc_1/out <X> T_14_21.lc_trk_g3_1
 (26 12)  (734 348)  (734 348)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 348)  (739 348)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 348)  (741 348)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 348)  (742 348)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 348)  (745 348)  LC_6 Logic Functioning bit
 (39 12)  (747 348)  (747 348)  LC_6 Logic Functioning bit
 (41 12)  (749 348)  (749 348)  LC_6 Logic Functioning bit
 (43 12)  (751 348)  (751 348)  LC_6 Logic Functioning bit
 (45 12)  (753 348)  (753 348)  LC_6 Logic Functioning bit
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (734 349)  (734 349)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 349)  (736 349)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 349)  (739 349)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (38 13)  (746 349)  (746 349)  LC_6 Logic Functioning bit
 (40 13)  (748 349)  (748 349)  LC_6 Logic Functioning bit
 (42 13)  (750 349)  (750 349)  LC_6 Logic Functioning bit
 (45 13)  (753 349)  (753 349)  LC_6 Logic Functioning bit
 (0 14)  (708 350)  (708 350)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 350)  (733 350)  routing T_14_21.wire_logic_cluster/lc_6/out <X> T_14_21.lc_trk_g3_6
 (0 15)  (708 351)  (708 351)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (730 351)  (730 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_21

 (14 0)  (776 336)  (776 336)  routing T_15_21.sp4_v_b_0 <X> T_15_21.lc_trk_g0_0
 (15 0)  (777 336)  (777 336)  routing T_15_21.lft_op_1 <X> T_15_21.lc_trk_g0_1
 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 336)  (780 336)  routing T_15_21.lft_op_1 <X> T_15_21.lc_trk_g0_1
 (21 0)  (783 336)  (783 336)  routing T_15_21.lft_op_3 <X> T_15_21.lc_trk_g0_3
 (22 0)  (784 336)  (784 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 336)  (786 336)  routing T_15_21.lft_op_3 <X> T_15_21.lc_trk_g0_3
 (26 0)  (788 336)  (788 336)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 336)  (797 336)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.input_2_0
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (37 0)  (799 336)  (799 336)  LC_0 Logic Functioning bit
 (38 0)  (800 336)  (800 336)  LC_0 Logic Functioning bit
 (39 0)  (801 336)  (801 336)  LC_0 Logic Functioning bit
 (41 0)  (803 336)  (803 336)  LC_0 Logic Functioning bit
 (42 0)  (804 336)  (804 336)  LC_0 Logic Functioning bit
 (43 0)  (805 336)  (805 336)  LC_0 Logic Functioning bit
 (16 1)  (778 337)  (778 337)  routing T_15_21.sp4_v_b_0 <X> T_15_21.lc_trk_g0_0
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (788 337)  (788 337)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 337)  (790 337)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (795 337)  (795 337)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.input_2_0
 (34 1)  (796 337)  (796 337)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.input_2_0
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (37 1)  (799 337)  (799 337)  LC_0 Logic Functioning bit
 (38 1)  (800 337)  (800 337)  LC_0 Logic Functioning bit
 (39 1)  (801 337)  (801 337)  LC_0 Logic Functioning bit
 (40 1)  (802 337)  (802 337)  LC_0 Logic Functioning bit
 (41 1)  (803 337)  (803 337)  LC_0 Logic Functioning bit
 (42 1)  (804 337)  (804 337)  LC_0 Logic Functioning bit
 (43 1)  (805 337)  (805 337)  LC_0 Logic Functioning bit
 (51 1)  (813 337)  (813 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (776 338)  (776 338)  routing T_15_21.sp4_v_b_4 <X> T_15_21.lc_trk_g0_4
 (15 2)  (777 338)  (777 338)  routing T_15_21.lft_op_5 <X> T_15_21.lc_trk_g0_5
 (17 2)  (779 338)  (779 338)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 338)  (780 338)  routing T_15_21.lft_op_5 <X> T_15_21.lc_trk_g0_5
 (25 2)  (787 338)  (787 338)  routing T_15_21.lft_op_6 <X> T_15_21.lc_trk_g0_6
 (27 2)  (789 338)  (789 338)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 338)  (790 338)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 338)  (792 338)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 338)  (793 338)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 338)  (796 338)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (37 2)  (799 338)  (799 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (39 2)  (801 338)  (801 338)  LC_1 Logic Functioning bit
 (41 2)  (803 338)  (803 338)  LC_1 Logic Functioning bit
 (43 2)  (805 338)  (805 338)  LC_1 Logic Functioning bit
 (13 3)  (775 339)  (775 339)  routing T_15_21.sp4_v_b_9 <X> T_15_21.sp4_h_l_39
 (16 3)  (778 339)  (778 339)  routing T_15_21.sp4_v_b_4 <X> T_15_21.lc_trk_g0_4
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 339)  (786 339)  routing T_15_21.lft_op_6 <X> T_15_21.lc_trk_g0_6
 (30 3)  (792 339)  (792 339)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (38 3)  (800 339)  (800 339)  LC_1 Logic Functioning bit
 (39 3)  (801 339)  (801 339)  LC_1 Logic Functioning bit
 (41 3)  (803 339)  (803 339)  LC_1 Logic Functioning bit
 (43 3)  (805 339)  (805 339)  LC_1 Logic Functioning bit
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 340)  (796 340)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (37 4)  (799 340)  (799 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (39 4)  (801 340)  (801 340)  LC_2 Logic Functioning bit
 (40 4)  (802 340)  (802 340)  LC_2 Logic Functioning bit
 (41 4)  (803 340)  (803 340)  LC_2 Logic Functioning bit
 (42 4)  (804 340)  (804 340)  LC_2 Logic Functioning bit
 (43 4)  (805 340)  (805 340)  LC_2 Logic Functioning bit
 (50 4)  (812 340)  (812 340)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (788 341)  (788 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 341)  (789 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 341)  (790 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 341)  (799 341)  LC_2 Logic Functioning bit
 (38 5)  (800 341)  (800 341)  LC_2 Logic Functioning bit
 (39 5)  (801 341)  (801 341)  LC_2 Logic Functioning bit
 (40 5)  (802 341)  (802 341)  LC_2 Logic Functioning bit
 (41 5)  (803 341)  (803 341)  LC_2 Logic Functioning bit
 (42 5)  (804 341)  (804 341)  LC_2 Logic Functioning bit
 (43 5)  (805 341)  (805 341)  LC_2 Logic Functioning bit
 (47 5)  (809 341)  (809 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (10 6)  (772 342)  (772 342)  routing T_15_21.sp4_v_b_11 <X> T_15_21.sp4_h_l_41
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (787 342)  (787 342)  routing T_15_21.lft_op_6 <X> T_15_21.lc_trk_g1_6
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 342)  (790 342)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 342)  (793 342)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (797 342)  (797 342)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.input_2_3
 (40 6)  (802 342)  (802 342)  LC_3 Logic Functioning bit
 (42 6)  (804 342)  (804 342)  LC_3 Logic Functioning bit
 (22 7)  (784 343)  (784 343)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 343)  (786 343)  routing T_15_21.lft_op_6 <X> T_15_21.lc_trk_g1_6
 (26 7)  (788 343)  (788 343)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 343)  (790 343)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 343)  (794 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (796 343)  (796 343)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.input_2_3
 (35 7)  (797 343)  (797 343)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.input_2_3
 (40 7)  (802 343)  (802 343)  LC_3 Logic Functioning bit
 (21 8)  (783 344)  (783 344)  routing T_15_21.bnl_op_3 <X> T_15_21.lc_trk_g2_3
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (42 8)  (804 344)  (804 344)  LC_4 Logic Functioning bit
 (50 8)  (812 344)  (812 344)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (783 345)  (783 345)  routing T_15_21.bnl_op_3 <X> T_15_21.lc_trk_g2_3
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (42 9)  (804 345)  (804 345)  LC_4 Logic Functioning bit
 (46 9)  (808 345)  (808 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (776 346)  (776 346)  routing T_15_21.rgt_op_4 <X> T_15_21.lc_trk_g2_4
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (802 346)  (802 346)  LC_5 Logic Functioning bit
 (42 10)  (804 346)  (804 346)  LC_5 Logic Functioning bit
 (11 11)  (773 347)  (773 347)  routing T_15_21.sp4_h_r_8 <X> T_15_21.sp4_h_l_45
 (15 11)  (777 347)  (777 347)  routing T_15_21.rgt_op_4 <X> T_15_21.lc_trk_g2_4
 (17 11)  (779 347)  (779 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (784 347)  (784 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (788 347)  (788 347)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 347)  (793 347)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (41 11)  (803 347)  (803 347)  LC_5 Logic Functioning bit
 (43 11)  (805 347)  (805 347)  LC_5 Logic Functioning bit
 (8 12)  (770 348)  (770 348)  routing T_15_21.sp4_v_b_4 <X> T_15_21.sp4_h_r_10
 (9 12)  (771 348)  (771 348)  routing T_15_21.sp4_v_b_4 <X> T_15_21.sp4_h_r_10
 (10 12)  (772 348)  (772 348)  routing T_15_21.sp4_v_b_4 <X> T_15_21.sp4_h_r_10
 (15 12)  (777 348)  (777 348)  routing T_15_21.rgt_op_1 <X> T_15_21.lc_trk_g3_1
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 348)  (780 348)  routing T_15_21.rgt_op_1 <X> T_15_21.lc_trk_g3_1
 (21 12)  (783 348)  (783 348)  routing T_15_21.rgt_op_3 <X> T_15_21.lc_trk_g3_3
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 348)  (786 348)  routing T_15_21.rgt_op_3 <X> T_15_21.lc_trk_g3_3
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 348)  (797 348)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.input_2_6
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (40 12)  (802 348)  (802 348)  LC_6 Logic Functioning bit
 (26 13)  (788 349)  (788 349)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 349)  (793 349)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 349)  (794 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 349)  (795 349)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.input_2_6
 (16 14)  (778 350)  (778 350)  routing T_15_21.sp4_v_t_16 <X> T_15_21.lc_trk_g3_5
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 350)  (780 350)  routing T_15_21.sp4_v_t_16 <X> T_15_21.lc_trk_g3_5
 (22 14)  (784 350)  (784 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (785 350)  (785 350)  routing T_15_21.sp4_h_r_31 <X> T_15_21.lc_trk_g3_7
 (24 14)  (786 350)  (786 350)  routing T_15_21.sp4_h_r_31 <X> T_15_21.lc_trk_g3_7
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 350)  (795 350)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 350)  (796 350)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (38 14)  (800 350)  (800 350)  LC_7 Logic Functioning bit
 (50 14)  (812 350)  (812 350)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (815 350)  (815 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (21 15)  (783 351)  (783 351)  routing T_15_21.sp4_h_r_31 <X> T_15_21.lc_trk_g3_7
 (38 15)  (800 351)  (800 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 336)  (834 336)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g0_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 336)  (846 336)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 336)  (849 336)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 336)  (852 336)  LC_0 Logic Functioning bit
 (38 0)  (854 336)  (854 336)  LC_0 Logic Functioning bit
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 337)  (841 337)  routing T_16_21.sp4_r_v_b_33 <X> T_16_21.lc_trk_g0_2
 (30 1)  (846 337)  (846 337)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (852 337)  (852 337)  LC_0 Logic Functioning bit
 (38 1)  (854 337)  (854 337)  LC_0 Logic Functioning bit
 (48 1)  (864 337)  (864 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 338)  (816 338)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (830 338)  (830 338)  routing T_16_21.wire_logic_cluster/lc_4/out <X> T_16_21.lc_trk_g0_4
 (16 2)  (832 338)  (832 338)  routing T_16_21.sp4_v_b_5 <X> T_16_21.lc_trk_g0_5
 (17 2)  (833 338)  (833 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (834 338)  (834 338)  routing T_16_21.sp4_v_b_5 <X> T_16_21.lc_trk_g0_5
 (21 2)  (837 338)  (837 338)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g0_7
 (22 2)  (838 338)  (838 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 338)  (839 338)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g0_7
 (24 2)  (840 338)  (840 338)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g0_7
 (25 2)  (841 338)  (841 338)  routing T_16_21.sp12_h_l_5 <X> T_16_21.lc_trk_g0_6
 (27 2)  (843 338)  (843 338)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 338)  (844 338)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 338)  (847 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (41 2)  (857 338)  (857 338)  LC_1 Logic Functioning bit
 (45 2)  (861 338)  (861 338)  LC_1 Logic Functioning bit
 (47 2)  (863 338)  (863 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (866 338)  (866 338)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (818 339)  (818 339)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (837 339)  (837 339)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g0_7
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (840 339)  (840 339)  routing T_16_21.sp12_h_l_5 <X> T_16_21.lc_trk_g0_6
 (25 3)  (841 339)  (841 339)  routing T_16_21.sp12_h_l_5 <X> T_16_21.lc_trk_g0_6
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (40 3)  (856 339)  (856 339)  LC_1 Logic Functioning bit
 (42 3)  (858 339)  (858 339)  LC_1 Logic Functioning bit
 (43 3)  (859 339)  (859 339)  LC_1 Logic Functioning bit
 (45 3)  (861 339)  (861 339)  LC_1 Logic Functioning bit
 (47 3)  (863 339)  (863 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (869 339)  (869 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (817 340)  (817 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 4)  (830 340)  (830 340)  routing T_16_21.wire_logic_cluster/lc_0/out <X> T_16_21.lc_trk_g1_0
 (21 4)  (837 340)  (837 340)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g1_3
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (842 340)  (842 340)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 340)  (843 340)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 340)  (844 340)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 340)  (847 340)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (48 4)  (864 340)  (864 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (842 341)  (842 341)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 341)  (843 341)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 341)  (846 341)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 341)  (848 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (850 341)  (850 341)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.input_2_2
 (35 5)  (851 341)  (851 341)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.input_2_2
 (38 5)  (854 341)  (854 341)  LC_2 Logic Functioning bit
 (47 5)  (863 341)  (863 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (864 341)  (864 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (869 341)  (869 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (821 342)  (821 342)  routing T_16_21.sp4_v_b_3 <X> T_16_21.sp4_h_l_38
 (21 6)  (837 342)  (837 342)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g1_7
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (839 342)  (839 342)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g1_7
 (24 6)  (840 342)  (840 342)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g1_7
 (27 6)  (843 342)  (843 342)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 342)  (849 342)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (41 6)  (857 342)  (857 342)  LC_3 Logic Functioning bit
 (43 6)  (859 342)  (859 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (21 7)  (837 343)  (837 343)  routing T_16_21.sp4_h_l_10 <X> T_16_21.lc_trk_g1_7
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 343)  (846 343)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 343)  (848 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (850 343)  (850 343)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.input_2_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (38 7)  (854 343)  (854 343)  LC_3 Logic Functioning bit
 (41 7)  (857 343)  (857 343)  LC_3 Logic Functioning bit
 (43 7)  (859 343)  (859 343)  LC_3 Logic Functioning bit
 (45 7)  (861 343)  (861 343)  LC_3 Logic Functioning bit
 (47 7)  (863 343)  (863 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (867 343)  (867 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (831 344)  (831 344)  routing T_16_21.sp4_h_r_25 <X> T_16_21.lc_trk_g2_1
 (16 8)  (832 344)  (832 344)  routing T_16_21.sp4_h_r_25 <X> T_16_21.lc_trk_g2_1
 (17 8)  (833 344)  (833 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (842 344)  (842 344)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (37 8)  (853 344)  (853 344)  LC_4 Logic Functioning bit
 (38 8)  (854 344)  (854 344)  LC_4 Logic Functioning bit
 (41 8)  (857 344)  (857 344)  LC_4 Logic Functioning bit
 (42 8)  (858 344)  (858 344)  LC_4 Logic Functioning bit
 (45 8)  (861 344)  (861 344)  LC_4 Logic Functioning bit
 (14 9)  (830 345)  (830 345)  routing T_16_21.sp12_v_b_16 <X> T_16_21.lc_trk_g2_0
 (16 9)  (832 345)  (832 345)  routing T_16_21.sp12_v_b_16 <X> T_16_21.lc_trk_g2_0
 (17 9)  (833 345)  (833 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (834 345)  (834 345)  routing T_16_21.sp4_h_r_25 <X> T_16_21.lc_trk_g2_1
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 345)  (848 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (849 345)  (849 345)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.input_2_4
 (34 9)  (850 345)  (850 345)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.input_2_4
 (36 9)  (852 345)  (852 345)  LC_4 Logic Functioning bit
 (39 9)  (855 345)  (855 345)  LC_4 Logic Functioning bit
 (40 9)  (856 345)  (856 345)  LC_4 Logic Functioning bit
 (43 9)  (859 345)  (859 345)  LC_4 Logic Functioning bit
 (45 9)  (861 345)  (861 345)  LC_4 Logic Functioning bit
 (47 9)  (863 345)  (863 345)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (14 10)  (830 346)  (830 346)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g2_4
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (48 10)  (864 346)  (864 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (820 347)  (820 347)  routing T_16_21.sp4_v_b_1 <X> T_16_21.sp4_h_l_43
 (14 11)  (830 347)  (830 347)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g2_4
 (15 11)  (831 347)  (831 347)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g2_4
 (16 11)  (832 347)  (832 347)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 347)  (852 347)  LC_5 Logic Functioning bit
 (38 11)  (854 347)  (854 347)  LC_5 Logic Functioning bit
 (52 11)  (868 347)  (868 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (841 348)  (841 348)  routing T_16_21.sp4_h_r_42 <X> T_16_21.lc_trk_g3_2
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 348)  (849 348)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 348)  (857 348)  LC_6 Logic Functioning bit
 (43 12)  (859 348)  (859 348)  LC_6 Logic Functioning bit
 (8 13)  (824 349)  (824 349)  routing T_16_21.sp4_h_l_47 <X> T_16_21.sp4_v_b_10
 (9 13)  (825 349)  (825 349)  routing T_16_21.sp4_h_l_47 <X> T_16_21.sp4_v_b_10
 (18 13)  (834 349)  (834 349)  routing T_16_21.sp4_r_v_b_41 <X> T_16_21.lc_trk_g3_1
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (839 349)  (839 349)  routing T_16_21.sp4_h_r_42 <X> T_16_21.lc_trk_g3_2
 (24 13)  (840 349)  (840 349)  routing T_16_21.sp4_h_r_42 <X> T_16_21.lc_trk_g3_2
 (25 13)  (841 349)  (841 349)  routing T_16_21.sp4_h_r_42 <X> T_16_21.lc_trk_g3_2
 (26 13)  (842 349)  (842 349)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (38 13)  (854 349)  (854 349)  LC_6 Logic Functioning bit
 (39 13)  (855 349)  (855 349)  LC_6 Logic Functioning bit
 (41 13)  (857 349)  (857 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (51 13)  (867 349)  (867 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (816 350)  (816 350)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 350)  (817 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (816 351)  (816 351)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/s_r


LogicTile_17_21

 (4 2)  (878 338)  (878 338)  routing T_17_21.sp4_v_b_0 <X> T_17_21.sp4_v_t_37
 (4 4)  (878 340)  (878 340)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_b_3
 (6 4)  (880 340)  (880 340)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_b_3
 (5 5)  (879 341)  (879 341)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_b_3
 (9 7)  (883 343)  (883 343)  routing T_17_21.sp4_v_b_4 <X> T_17_21.sp4_v_t_41


LogicTile_5_20

 (14 0)  (248 320)  (248 320)  routing T_5_20.wire_logic_cluster/lc_0/out <X> T_5_20.lc_trk_g0_0
 (16 0)  (250 320)  (250 320)  routing T_5_20.sp4_v_b_9 <X> T_5_20.lc_trk_g0_1
 (17 0)  (251 320)  (251 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (252 320)  (252 320)  routing T_5_20.sp4_v_b_9 <X> T_5_20.lc_trk_g0_1
 (25 0)  (259 320)  (259 320)  routing T_5_20.bnr_op_2 <X> T_5_20.lc_trk_g0_2
 (29 0)  (263 320)  (263 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 320)  (265 320)  routing T_5_20.lc_trk_g0_5 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 320)  (266 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (41 0)  (275 320)  (275 320)  LC_0 Logic Functioning bit
 (43 0)  (277 320)  (277 320)  LC_0 Logic Functioning bit
 (45 0)  (279 320)  (279 320)  LC_0 Logic Functioning bit
 (17 1)  (251 321)  (251 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (252 321)  (252 321)  routing T_5_20.sp4_v_b_9 <X> T_5_20.lc_trk_g0_1
 (22 1)  (256 321)  (256 321)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (259 321)  (259 321)  routing T_5_20.bnr_op_2 <X> T_5_20.lc_trk_g0_2
 (29 1)  (263 321)  (263 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (270 321)  (270 321)  LC_0 Logic Functioning bit
 (37 1)  (271 321)  (271 321)  LC_0 Logic Functioning bit
 (38 1)  (272 321)  (272 321)  LC_0 Logic Functioning bit
 (39 1)  (273 321)  (273 321)  LC_0 Logic Functioning bit
 (40 1)  (274 321)  (274 321)  LC_0 Logic Functioning bit
 (42 1)  (276 321)  (276 321)  LC_0 Logic Functioning bit
 (45 1)  (279 321)  (279 321)  LC_0 Logic Functioning bit
 (48 1)  (282 321)  (282 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (234 322)  (234 322)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (16 2)  (250 322)  (250 322)  routing T_5_20.sp4_v_b_5 <X> T_5_20.lc_trk_g0_5
 (17 2)  (251 322)  (251 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (252 322)  (252 322)  routing T_5_20.sp4_v_b_5 <X> T_5_20.lc_trk_g0_5
 (32 2)  (266 322)  (266 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (270 322)  (270 322)  LC_1 Logic Functioning bit
 (37 2)  (271 322)  (271 322)  LC_1 Logic Functioning bit
 (38 2)  (272 322)  (272 322)  LC_1 Logic Functioning bit
 (39 2)  (273 322)  (273 322)  LC_1 Logic Functioning bit
 (45 2)  (279 322)  (279 322)  LC_1 Logic Functioning bit
 (0 3)  (234 323)  (234 323)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 3)  (236 323)  (236 323)  routing T_5_20.lc_trk_g3_1 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (31 3)  (265 323)  (265 323)  routing T_5_20.lc_trk_g0_2 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 323)  (270 323)  LC_1 Logic Functioning bit
 (37 3)  (271 323)  (271 323)  LC_1 Logic Functioning bit
 (38 3)  (272 323)  (272 323)  LC_1 Logic Functioning bit
 (39 3)  (273 323)  (273 323)  LC_1 Logic Functioning bit
 (45 3)  (279 323)  (279 323)  LC_1 Logic Functioning bit
 (1 4)  (235 324)  (235 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (234 325)  (234 325)  routing T_5_20.glb_netwk_3 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (17 12)  (251 332)  (251 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (234 334)  (234 334)  routing T_5_20.glb_netwk_6 <X> T_5_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 334)  (235 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (234 335)  (234 335)  routing T_5_20.glb_netwk_6 <X> T_5_20.wire_logic_cluster/lc_7/s_r


LogicTile_6_20

 (26 0)  (314 320)  (314 320)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 320)  (316 320)  routing T_6_20.lc_trk_g2_1 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 320)  (317 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 320)  (319 320)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 320)  (320 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 320)  (322 320)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 320)  (323 320)  routing T_6_20.lc_trk_g0_4 <X> T_6_20.input_2_0
 (37 0)  (325 320)  (325 320)  LC_0 Logic Functioning bit
 (38 0)  (326 320)  (326 320)  LC_0 Logic Functioning bit
 (39 0)  (327 320)  (327 320)  LC_0 Logic Functioning bit
 (41 0)  (329 320)  (329 320)  LC_0 Logic Functioning bit
 (42 0)  (330 320)  (330 320)  LC_0 Logic Functioning bit
 (43 0)  (331 320)  (331 320)  LC_0 Logic Functioning bit
 (48 0)  (336 320)  (336 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (303 321)  (303 321)  routing T_6_20.sp4_v_t_5 <X> T_6_20.lc_trk_g0_0
 (16 1)  (304 321)  (304 321)  routing T_6_20.sp4_v_t_5 <X> T_6_20.lc_trk_g0_0
 (17 1)  (305 321)  (305 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (310 321)  (310 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (312 321)  (312 321)  routing T_6_20.bot_op_2 <X> T_6_20.lc_trk_g0_2
 (26 1)  (314 321)  (314 321)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 321)  (317 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 321)  (319 321)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 321)  (320 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (324 321)  (324 321)  LC_0 Logic Functioning bit
 (37 1)  (325 321)  (325 321)  LC_0 Logic Functioning bit
 (39 1)  (327 321)  (327 321)  LC_0 Logic Functioning bit
 (40 1)  (328 321)  (328 321)  LC_0 Logic Functioning bit
 (41 1)  (329 321)  (329 321)  LC_0 Logic Functioning bit
 (43 1)  (331 321)  (331 321)  LC_0 Logic Functioning bit
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (302 322)  (302 322)  routing T_6_20.wire_logic_cluster/lc_4/out <X> T_6_20.lc_trk_g0_4
 (22 2)  (310 322)  (310 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (312 322)  (312 322)  routing T_6_20.bot_op_7 <X> T_6_20.lc_trk_g0_7
 (26 2)  (314 322)  (314 322)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (36 2)  (324 322)  (324 322)  LC_1 Logic Functioning bit
 (38 2)  (326 322)  (326 322)  LC_1 Logic Functioning bit
 (41 2)  (329 322)  (329 322)  LC_1 Logic Functioning bit
 (43 2)  (331 322)  (331 322)  LC_1 Logic Functioning bit
 (45 2)  (333 322)  (333 322)  LC_1 Logic Functioning bit
 (2 3)  (290 323)  (290 323)  routing T_6_20.lc_trk_g0_0 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (17 3)  (305 323)  (305 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (310 323)  (310 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (312 323)  (312 323)  routing T_6_20.bot_op_6 <X> T_6_20.lc_trk_g0_6
 (26 3)  (314 323)  (314 323)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 323)  (315 323)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 323)  (317 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (325 323)  (325 323)  LC_1 Logic Functioning bit
 (39 3)  (327 323)  (327 323)  LC_1 Logic Functioning bit
 (40 3)  (328 323)  (328 323)  LC_1 Logic Functioning bit
 (42 3)  (330 323)  (330 323)  LC_1 Logic Functioning bit
 (45 3)  (333 323)  (333 323)  LC_1 Logic Functioning bit
 (1 4)  (289 324)  (289 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (12 4)  (300 324)  (300 324)  routing T_6_20.sp4_v_b_11 <X> T_6_20.sp4_h_r_5
 (15 4)  (303 324)  (303 324)  routing T_6_20.bot_op_1 <X> T_6_20.lc_trk_g1_1
 (17 4)  (305 324)  (305 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (313 324)  (313 324)  routing T_6_20.sp4_h_r_10 <X> T_6_20.lc_trk_g1_2
 (27 4)  (315 324)  (315 324)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 324)  (317 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 324)  (319 324)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 324)  (324 324)  LC_2 Logic Functioning bit
 (0 5)  (288 325)  (288 325)  routing T_6_20.glb_netwk_3 <X> T_6_20.wire_logic_cluster/lc_7/cen
 (10 5)  (298 325)  (298 325)  routing T_6_20.sp4_h_r_11 <X> T_6_20.sp4_v_b_4
 (11 5)  (299 325)  (299 325)  routing T_6_20.sp4_v_b_11 <X> T_6_20.sp4_h_r_5
 (13 5)  (301 325)  (301 325)  routing T_6_20.sp4_v_b_11 <X> T_6_20.sp4_h_r_5
 (22 5)  (310 325)  (310 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (311 325)  (311 325)  routing T_6_20.sp4_h_r_10 <X> T_6_20.lc_trk_g1_2
 (24 5)  (312 325)  (312 325)  routing T_6_20.sp4_h_r_10 <X> T_6_20.lc_trk_g1_2
 (27 5)  (315 325)  (315 325)  routing T_6_20.lc_trk_g1_1 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 325)  (317 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 325)  (318 325)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 325)  (319 325)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 325)  (320 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (323 325)  (323 325)  routing T_6_20.lc_trk_g0_2 <X> T_6_20.input_2_2
 (4 6)  (292 326)  (292 326)  routing T_6_20.sp4_h_r_9 <X> T_6_20.sp4_v_t_38
 (6 6)  (294 326)  (294 326)  routing T_6_20.sp4_h_r_9 <X> T_6_20.sp4_v_t_38
 (15 6)  (303 326)  (303 326)  routing T_6_20.bot_op_5 <X> T_6_20.lc_trk_g1_5
 (17 6)  (305 326)  (305 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (309 326)  (309 326)  routing T_6_20.wire_logic_cluster/lc_7/out <X> T_6_20.lc_trk_g1_7
 (22 6)  (310 326)  (310 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 326)  (313 326)  routing T_6_20.bnr_op_6 <X> T_6_20.lc_trk_g1_6
 (26 6)  (314 326)  (314 326)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 326)  (317 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 326)  (318 326)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 326)  (319 326)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 326)  (320 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 326)  (322 326)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (50 6)  (338 326)  (338 326)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (293 327)  (293 327)  routing T_6_20.sp4_h_r_9 <X> T_6_20.sp4_v_t_38
 (22 7)  (310 327)  (310 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (313 327)  (313 327)  routing T_6_20.bnr_op_6 <X> T_6_20.lc_trk_g1_6
 (26 7)  (314 327)  (314 327)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 327)  (315 327)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 327)  (316 327)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 327)  (317 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 327)  (318 327)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (324 327)  (324 327)  LC_3 Logic Functioning bit
 (46 7)  (334 327)  (334 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (305 328)  (305 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 328)  (306 328)  routing T_6_20.wire_logic_cluster/lc_1/out <X> T_6_20.lc_trk_g2_1
 (26 8)  (314 328)  (314 328)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (36 8)  (324 328)  (324 328)  LC_4 Logic Functioning bit
 (38 8)  (326 328)  (326 328)  LC_4 Logic Functioning bit
 (41 8)  (329 328)  (329 328)  LC_4 Logic Functioning bit
 (43 8)  (331 328)  (331 328)  LC_4 Logic Functioning bit
 (45 8)  (333 328)  (333 328)  LC_4 Logic Functioning bit
 (26 9)  (314 329)  (314 329)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 329)  (317 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (325 329)  (325 329)  LC_4 Logic Functioning bit
 (39 9)  (327 329)  (327 329)  LC_4 Logic Functioning bit
 (40 9)  (328 329)  (328 329)  LC_4 Logic Functioning bit
 (42 9)  (330 329)  (330 329)  LC_4 Logic Functioning bit
 (45 9)  (333 329)  (333 329)  LC_4 Logic Functioning bit
 (26 10)  (314 330)  (314 330)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (36 10)  (324 330)  (324 330)  LC_5 Logic Functioning bit
 (38 10)  (326 330)  (326 330)  LC_5 Logic Functioning bit
 (41 10)  (329 330)  (329 330)  LC_5 Logic Functioning bit
 (43 10)  (331 330)  (331 330)  LC_5 Logic Functioning bit
 (45 10)  (333 330)  (333 330)  LC_5 Logic Functioning bit
 (26 11)  (314 331)  (314 331)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 331)  (317 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (325 331)  (325 331)  LC_5 Logic Functioning bit
 (39 11)  (327 331)  (327 331)  LC_5 Logic Functioning bit
 (40 11)  (328 331)  (328 331)  LC_5 Logic Functioning bit
 (42 11)  (330 331)  (330 331)  LC_5 Logic Functioning bit
 (45 11)  (333 331)  (333 331)  LC_5 Logic Functioning bit
 (26 12)  (314 332)  (314 332)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 332)  (315 332)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 332)  (317 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 332)  (319 332)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 332)  (320 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (323 332)  (323 332)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.input_2_6
 (37 12)  (325 332)  (325 332)  LC_6 Logic Functioning bit
 (38 12)  (326 332)  (326 332)  LC_6 Logic Functioning bit
 (39 12)  (327 332)  (327 332)  LC_6 Logic Functioning bit
 (41 12)  (329 332)  (329 332)  LC_6 Logic Functioning bit
 (42 12)  (330 332)  (330 332)  LC_6 Logic Functioning bit
 (43 12)  (331 332)  (331 332)  LC_6 Logic Functioning bit
 (52 12)  (340 332)  (340 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (293 333)  (293 333)  routing T_6_20.sp4_h_r_9 <X> T_6_20.sp4_v_b_9
 (27 13)  (315 333)  (315 333)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 333)  (316 333)  routing T_6_20.lc_trk_g3_5 <X> T_6_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 333)  (317 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 333)  (318 333)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 333)  (319 333)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 333)  (320 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (322 333)  (322 333)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.input_2_6
 (35 13)  (323 333)  (323 333)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.input_2_6
 (36 13)  (324 333)  (324 333)  LC_6 Logic Functioning bit
 (37 13)  (325 333)  (325 333)  LC_6 Logic Functioning bit
 (38 13)  (326 333)  (326 333)  LC_6 Logic Functioning bit
 (40 13)  (328 333)  (328 333)  LC_6 Logic Functioning bit
 (41 13)  (329 333)  (329 333)  LC_6 Logic Functioning bit
 (42 13)  (330 333)  (330 333)  LC_6 Logic Functioning bit
 (0 14)  (288 334)  (288 334)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 334)  (289 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (305 334)  (305 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (306 334)  (306 334)  routing T_6_20.wire_logic_cluster/lc_5/out <X> T_6_20.lc_trk_g3_5
 (36 14)  (324 334)  (324 334)  LC_7 Logic Functioning bit
 (38 14)  (326 334)  (326 334)  LC_7 Logic Functioning bit
 (41 14)  (329 334)  (329 334)  LC_7 Logic Functioning bit
 (43 14)  (331 334)  (331 334)  LC_7 Logic Functioning bit
 (45 14)  (333 334)  (333 334)  LC_7 Logic Functioning bit
 (0 15)  (288 335)  (288 335)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (310 335)  (310 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (314 335)  (314 335)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 335)  (315 335)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 335)  (317 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (325 335)  (325 335)  LC_7 Logic Functioning bit
 (39 15)  (327 335)  (327 335)  LC_7 Logic Functioning bit
 (40 15)  (328 335)  (328 335)  LC_7 Logic Functioning bit
 (42 15)  (330 335)  (330 335)  LC_7 Logic Functioning bit
 (45 15)  (333 335)  (333 335)  LC_7 Logic Functioning bit


LogicTile_7_20

 (28 0)  (370 320)  (370 320)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 320)  (372 320)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 320)  (374 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (378 320)  (378 320)  LC_0 Logic Functioning bit
 (37 0)  (379 320)  (379 320)  LC_0 Logic Functioning bit
 (38 0)  (380 320)  (380 320)  LC_0 Logic Functioning bit
 (39 0)  (381 320)  (381 320)  LC_0 Logic Functioning bit
 (44 0)  (386 320)  (386 320)  LC_0 Logic Functioning bit
 (15 1)  (357 321)  (357 321)  routing T_7_20.sp4_v_t_5 <X> T_7_20.lc_trk_g0_0
 (16 1)  (358 321)  (358 321)  routing T_7_20.sp4_v_t_5 <X> T_7_20.lc_trk_g0_0
 (17 1)  (359 321)  (359 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (30 1)  (372 321)  (372 321)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (40 1)  (382 321)  (382 321)  LC_0 Logic Functioning bit
 (41 1)  (383 321)  (383 321)  LC_0 Logic Functioning bit
 (42 1)  (384 321)  (384 321)  LC_0 Logic Functioning bit
 (43 1)  (385 321)  (385 321)  LC_0 Logic Functioning bit
 (49 1)  (391 321)  (391 321)  Carry_In_Mux bit 

 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (369 322)  (369 322)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 322)  (371 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 322)  (372 322)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 322)  (374 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (378 322)  (378 322)  LC_1 Logic Functioning bit
 (37 2)  (379 322)  (379 322)  LC_1 Logic Functioning bit
 (38 2)  (380 322)  (380 322)  LC_1 Logic Functioning bit
 (39 2)  (381 322)  (381 322)  LC_1 Logic Functioning bit
 (44 2)  (386 322)  (386 322)  LC_1 Logic Functioning bit
 (46 2)  (388 322)  (388 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (344 323)  (344 323)  routing T_7_20.lc_trk_g0_0 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (30 3)  (372 323)  (372 323)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (40 3)  (382 323)  (382 323)  LC_1 Logic Functioning bit
 (41 3)  (383 323)  (383 323)  LC_1 Logic Functioning bit
 (42 3)  (384 323)  (384 323)  LC_1 Logic Functioning bit
 (43 3)  (385 323)  (385 323)  LC_1 Logic Functioning bit
 (12 4)  (354 324)  (354 324)  routing T_7_20.sp4_v_b_11 <X> T_7_20.sp4_h_r_5
 (25 4)  (367 324)  (367 324)  routing T_7_20.wire_logic_cluster/lc_2/out <X> T_7_20.lc_trk_g1_2
 (27 4)  (369 324)  (369 324)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 324)  (371 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 324)  (374 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (378 324)  (378 324)  LC_2 Logic Functioning bit
 (37 4)  (379 324)  (379 324)  LC_2 Logic Functioning bit
 (38 4)  (380 324)  (380 324)  LC_2 Logic Functioning bit
 (39 4)  (381 324)  (381 324)  LC_2 Logic Functioning bit
 (44 4)  (386 324)  (386 324)  LC_2 Logic Functioning bit
 (45 4)  (387 324)  (387 324)  LC_2 Logic Functioning bit
 (11 5)  (353 325)  (353 325)  routing T_7_20.sp4_v_b_11 <X> T_7_20.sp4_h_r_5
 (13 5)  (355 325)  (355 325)  routing T_7_20.sp4_v_b_11 <X> T_7_20.sp4_h_r_5
 (22 5)  (364 325)  (364 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (372 325)  (372 325)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (382 325)  (382 325)  LC_2 Logic Functioning bit
 (41 5)  (383 325)  (383 325)  LC_2 Logic Functioning bit
 (42 5)  (384 325)  (384 325)  LC_2 Logic Functioning bit
 (43 5)  (385 325)  (385 325)  LC_2 Logic Functioning bit
 (45 5)  (387 325)  (387 325)  LC_2 Logic Functioning bit
 (52 5)  (394 325)  (394 325)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (21 6)  (363 326)  (363 326)  routing T_7_20.sp4_h_l_10 <X> T_7_20.lc_trk_g1_7
 (22 6)  (364 326)  (364 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (365 326)  (365 326)  routing T_7_20.sp4_h_l_10 <X> T_7_20.lc_trk_g1_7
 (24 6)  (366 326)  (366 326)  routing T_7_20.sp4_h_l_10 <X> T_7_20.lc_trk_g1_7
 (27 6)  (369 326)  (369 326)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 326)  (370 326)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 326)  (371 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 326)  (374 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (378 326)  (378 326)  LC_3 Logic Functioning bit
 (37 6)  (379 326)  (379 326)  LC_3 Logic Functioning bit
 (38 6)  (380 326)  (380 326)  LC_3 Logic Functioning bit
 (39 6)  (381 326)  (381 326)  LC_3 Logic Functioning bit
 (44 6)  (386 326)  (386 326)  LC_3 Logic Functioning bit
 (21 7)  (363 327)  (363 327)  routing T_7_20.sp4_h_l_10 <X> T_7_20.lc_trk_g1_7
 (40 7)  (382 327)  (382 327)  LC_3 Logic Functioning bit
 (41 7)  (383 327)  (383 327)  LC_3 Logic Functioning bit
 (42 7)  (384 327)  (384 327)  LC_3 Logic Functioning bit
 (43 7)  (385 327)  (385 327)  LC_3 Logic Functioning bit
 (27 8)  (369 328)  (369 328)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 328)  (370 328)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (379 328)  (379 328)  LC_4 Logic Functioning bit
 (39 8)  (381 328)  (381 328)  LC_4 Logic Functioning bit
 (41 8)  (383 328)  (383 328)  LC_4 Logic Functioning bit
 (43 8)  (385 328)  (385 328)  LC_4 Logic Functioning bit
 (30 9)  (372 329)  (372 329)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (37 9)  (379 329)  (379 329)  LC_4 Logic Functioning bit
 (39 9)  (381 329)  (381 329)  LC_4 Logic Functioning bit
 (41 9)  (383 329)  (383 329)  LC_4 Logic Functioning bit
 (43 9)  (385 329)  (385 329)  LC_4 Logic Functioning bit
 (21 10)  (363 330)  (363 330)  routing T_7_20.bnl_op_7 <X> T_7_20.lc_trk_g2_7
 (22 10)  (364 330)  (364 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (9 11)  (351 331)  (351 331)  routing T_7_20.sp4_v_b_11 <X> T_7_20.sp4_v_t_42
 (10 11)  (352 331)  (352 331)  routing T_7_20.sp4_v_b_11 <X> T_7_20.sp4_v_t_42
 (21 11)  (363 331)  (363 331)  routing T_7_20.bnl_op_7 <X> T_7_20.lc_trk_g2_7
 (3 12)  (345 332)  (345 332)  routing T_7_20.sp12_v_b_1 <X> T_7_20.sp12_h_r_1
 (17 12)  (359 332)  (359 332)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (360 332)  (360 332)  routing T_7_20.bnl_op_1 <X> T_7_20.lc_trk_g3_1
 (25 12)  (367 332)  (367 332)  routing T_7_20.bnl_op_2 <X> T_7_20.lc_trk_g3_2
 (3 13)  (345 333)  (345 333)  routing T_7_20.sp12_v_b_1 <X> T_7_20.sp12_h_r_1
 (18 13)  (360 333)  (360 333)  routing T_7_20.bnl_op_1 <X> T_7_20.lc_trk_g3_1
 (22 13)  (364 333)  (364 333)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (367 333)  (367 333)  routing T_7_20.bnl_op_2 <X> T_7_20.lc_trk_g3_2
 (0 14)  (342 334)  (342 334)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 334)  (343 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 335)  (342 335)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_20

 (4 14)  (400 334)  (400 334)  routing T_8_20.sp4_h_r_3 <X> T_8_20.sp4_v_t_44
 (6 14)  (402 334)  (402 334)  routing T_8_20.sp4_h_r_3 <X> T_8_20.sp4_v_t_44
 (11 14)  (407 334)  (407 334)  routing T_8_20.sp4_h_r_5 <X> T_8_20.sp4_v_t_46
 (13 14)  (409 334)  (409 334)  routing T_8_20.sp4_h_r_5 <X> T_8_20.sp4_v_t_46
 (5 15)  (401 335)  (401 335)  routing T_8_20.sp4_h_r_3 <X> T_8_20.sp4_v_t_44
 (12 15)  (408 335)  (408 335)  routing T_8_20.sp4_h_r_5 <X> T_8_20.sp4_v_t_46


LogicTile_9_20

 (26 0)  (464 320)  (464 320)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 320)  (465 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 320)  (466 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 320)  (468 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 320)  (469 320)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (478 320)  (478 320)  LC_0 Logic Functioning bit
 (22 1)  (460 321)  (460 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (461 321)  (461 321)  routing T_9_20.sp4_h_r_2 <X> T_9_20.lc_trk_g0_2
 (24 1)  (462 321)  (462 321)  routing T_9_20.sp4_h_r_2 <X> T_9_20.lc_trk_g0_2
 (25 1)  (463 321)  (463 321)  routing T_9_20.sp4_h_r_2 <X> T_9_20.lc_trk_g0_2
 (26 1)  (464 321)  (464 321)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 321)  (465 321)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 321)  (466 321)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 321)  (470 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (471 321)  (471 321)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.input_2_0
 (35 1)  (473 321)  (473 321)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.input_2_0
 (0 2)  (438 322)  (438 322)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (13 2)  (451 322)  (451 322)  routing T_9_20.sp4_v_b_2 <X> T_9_20.sp4_v_t_39
 (14 2)  (452 322)  (452 322)  routing T_9_20.wire_logic_cluster/lc_4/out <X> T_9_20.lc_trk_g0_4
 (15 2)  (453 322)  (453 322)  routing T_9_20.sp4_h_r_13 <X> T_9_20.lc_trk_g0_5
 (16 2)  (454 322)  (454 322)  routing T_9_20.sp4_h_r_13 <X> T_9_20.lc_trk_g0_5
 (17 2)  (455 322)  (455 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (456 322)  (456 322)  routing T_9_20.sp4_h_r_13 <X> T_9_20.lc_trk_g0_5
 (27 2)  (465 322)  (465 322)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 322)  (466 322)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 322)  (468 322)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (48 2)  (486 322)  (486 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (488 322)  (488 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (438 323)  (438 323)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 3)  (440 323)  (440 323)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (17 3)  (455 323)  (455 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (464 323)  (464 323)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 323)  (465 323)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 323)  (466 323)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 323)  (467 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 323)  (469 323)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (42 3)  (480 323)  (480 323)  LC_1 Logic Functioning bit
 (26 4)  (464 324)  (464 324)  routing T_9_20.lc_trk_g0_4 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 324)  (465 324)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 324)  (468 324)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 324)  (469 324)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 324)  (471 324)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 324)  (472 324)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (478 324)  (478 324)  LC_2 Logic Functioning bit
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 325)  (468 325)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 325)  (469 325)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 325)  (470 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (471 325)  (471 325)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.input_2_2
 (34 5)  (472 325)  (472 325)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.input_2_2
 (35 5)  (473 325)  (473 325)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.input_2_2
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (463 326)  (463 326)  routing T_9_20.wire_logic_cluster/lc_6/out <X> T_9_20.lc_trk_g1_6
 (27 6)  (465 326)  (465 326)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 326)  (466 326)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 326)  (469 326)  routing T_9_20.lc_trk_g0_4 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (478 326)  (478 326)  LC_3 Logic Functioning bit
 (42 6)  (480 326)  (480 326)  LC_3 Logic Functioning bit
 (46 6)  (484 326)  (484 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (456 327)  (456 327)  routing T_9_20.sp4_r_v_b_29 <X> T_9_20.lc_trk_g1_5
 (22 7)  (460 327)  (460 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 327)  (468 327)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (40 7)  (478 327)  (478 327)  LC_3 Logic Functioning bit
 (42 7)  (480 327)  (480 327)  LC_3 Logic Functioning bit
 (53 7)  (491 327)  (491 327)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (453 328)  (453 328)  routing T_9_20.sp4_h_r_33 <X> T_9_20.lc_trk_g2_1
 (16 8)  (454 328)  (454 328)  routing T_9_20.sp4_h_r_33 <X> T_9_20.lc_trk_g2_1
 (17 8)  (455 328)  (455 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (456 328)  (456 328)  routing T_9_20.sp4_h_r_33 <X> T_9_20.lc_trk_g2_1
 (31 8)  (469 328)  (469 328)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 328)  (471 328)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 328)  (476 328)  LC_4 Logic Functioning bit
 (39 8)  (477 328)  (477 328)  LC_4 Logic Functioning bit
 (41 8)  (479 328)  (479 328)  LC_4 Logic Functioning bit
 (45 8)  (483 328)  (483 328)  LC_4 Logic Functioning bit
 (50 8)  (488 328)  (488 328)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (460 329)  (460 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 329)  (461 329)  routing T_9_20.sp4_v_b_42 <X> T_9_20.lc_trk_g2_2
 (24 9)  (462 329)  (462 329)  routing T_9_20.sp4_v_b_42 <X> T_9_20.lc_trk_g2_2
 (26 9)  (464 329)  (464 329)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 329)  (465 329)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 329)  (466 329)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (38 9)  (476 329)  (476 329)  LC_4 Logic Functioning bit
 (39 9)  (477 329)  (477 329)  LC_4 Logic Functioning bit
 (40 9)  (478 329)  (478 329)  LC_4 Logic Functioning bit
 (45 9)  (483 329)  (483 329)  LC_4 Logic Functioning bit
 (16 10)  (454 330)  (454 330)  routing T_9_20.sp12_v_t_10 <X> T_9_20.lc_trk_g2_5
 (17 10)  (455 330)  (455 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (459 330)  (459 330)  routing T_9_20.wire_logic_cluster/lc_7/out <X> T_9_20.lc_trk_g2_7
 (22 10)  (460 330)  (460 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (464 330)  (464 330)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 330)  (466 330)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 330)  (468 330)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 330)  (469 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 330)  (472 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 330)  (473 330)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.input_2_5
 (39 10)  (477 330)  (477 330)  LC_5 Logic Functioning bit
 (40 10)  (478 330)  (478 330)  LC_5 Logic Functioning bit
 (14 11)  (452 331)  (452 331)  routing T_9_20.sp4_r_v_b_36 <X> T_9_20.lc_trk_g2_4
 (17 11)  (455 331)  (455 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (464 331)  (464 331)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 331)  (465 331)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 331)  (470 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (471 331)  (471 331)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.input_2_5
 (35 11)  (473 331)  (473 331)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.input_2_5
 (41 11)  (479 331)  (479 331)  LC_5 Logic Functioning bit
 (14 12)  (452 332)  (452 332)  routing T_9_20.sp4_h_r_40 <X> T_9_20.lc_trk_g3_0
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (460 332)  (460 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (463 332)  (463 332)  routing T_9_20.wire_logic_cluster/lc_2/out <X> T_9_20.lc_trk_g3_2
 (26 12)  (464 332)  (464 332)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 332)  (466 332)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 332)  (471 332)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (476 332)  (476 332)  LC_6 Logic Functioning bit
 (39 12)  (477 332)  (477 332)  LC_6 Logic Functioning bit
 (40 12)  (478 332)  (478 332)  LC_6 Logic Functioning bit
 (41 12)  (479 332)  (479 332)  LC_6 Logic Functioning bit
 (45 12)  (483 332)  (483 332)  LC_6 Logic Functioning bit
 (50 12)  (488 332)  (488 332)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (490 332)  (490 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (452 333)  (452 333)  routing T_9_20.sp4_h_r_40 <X> T_9_20.lc_trk_g3_0
 (15 13)  (453 333)  (453 333)  routing T_9_20.sp4_h_r_40 <X> T_9_20.lc_trk_g3_0
 (16 13)  (454 333)  (454 333)  routing T_9_20.sp4_h_r_40 <X> T_9_20.lc_trk_g3_0
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (459 333)  (459 333)  routing T_9_20.sp4_r_v_b_43 <X> T_9_20.lc_trk_g3_3
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 333)  (464 333)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 333)  (465 333)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 333)  (466 333)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (39 13)  (477 333)  (477 333)  LC_6 Logic Functioning bit
 (40 13)  (478 333)  (478 333)  LC_6 Logic Functioning bit
 (41 13)  (479 333)  (479 333)  LC_6 Logic Functioning bit
 (45 13)  (483 333)  (483 333)  LC_6 Logic Functioning bit
 (47 13)  (485 333)  (485 333)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (486 333)  (486 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (438 334)  (438 334)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 334)  (439 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (454 334)  (454 334)  routing T_9_20.sp4_v_b_37 <X> T_9_20.lc_trk_g3_5
 (17 14)  (455 334)  (455 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (456 334)  (456 334)  routing T_9_20.sp4_v_b_37 <X> T_9_20.lc_trk_g3_5
 (21 14)  (459 334)  (459 334)  routing T_9_20.wire_logic_cluster/lc_7/out <X> T_9_20.lc_trk_g3_7
 (22 14)  (460 334)  (460 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (464 334)  (464 334)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (31 14)  (469 334)  (469 334)  routing T_9_20.lc_trk_g0_4 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (475 334)  (475 334)  LC_7 Logic Functioning bit
 (39 14)  (477 334)  (477 334)  LC_7 Logic Functioning bit
 (45 14)  (483 334)  (483 334)  LC_7 Logic Functioning bit
 (47 14)  (485 334)  (485 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (438 335)  (438 335)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (455 335)  (455 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (456 335)  (456 335)  routing T_9_20.sp4_v_b_37 <X> T_9_20.lc_trk_g3_5
 (22 15)  (460 335)  (460 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (463 335)  (463 335)  routing T_9_20.sp4_r_v_b_46 <X> T_9_20.lc_trk_g3_6
 (28 15)  (466 335)  (466 335)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 335)  (467 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 335)  (474 335)  LC_7 Logic Functioning bit
 (38 15)  (476 335)  (476 335)  LC_7 Logic Functioning bit
 (45 15)  (483 335)  (483 335)  LC_7 Logic Functioning bit
 (47 15)  (485 335)  (485 335)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (53 15)  (491 335)  (491 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_20

 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 320)  (520 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 320)  (526 320)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (12 1)  (504 321)  (504 321)  routing T_10_20.sp4_h_r_2 <X> T_10_20.sp4_v_b_2
 (22 1)  (514 321)  (514 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 321)  (517 321)  routing T_10_20.sp4_r_v_b_33 <X> T_10_20.lc_trk_g0_2
 (36 1)  (528 321)  (528 321)  LC_0 Logic Functioning bit
 (38 1)  (530 321)  (530 321)  LC_0 Logic Functioning bit
 (46 1)  (538 321)  (538 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (52 1)  (544 321)  (544 321)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (21 2)  (513 322)  (513 322)  routing T_10_20.sp4_v_b_15 <X> T_10_20.lc_trk_g0_7
 (22 2)  (514 322)  (514 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (515 322)  (515 322)  routing T_10_20.sp4_v_b_15 <X> T_10_20.lc_trk_g0_7
 (25 2)  (517 322)  (517 322)  routing T_10_20.wire_logic_cluster/lc_6/out <X> T_10_20.lc_trk_g0_6
 (0 3)  (492 323)  (492 323)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 3)  (494 323)  (494 323)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (14 3)  (506 323)  (506 323)  routing T_10_20.sp4_h_r_4 <X> T_10_20.lc_trk_g0_4
 (15 3)  (507 323)  (507 323)  routing T_10_20.sp4_h_r_4 <X> T_10_20.lc_trk_g0_4
 (16 3)  (508 323)  (508 323)  routing T_10_20.sp4_h_r_4 <X> T_10_20.lc_trk_g0_4
 (17 3)  (509 323)  (509 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (513 323)  (513 323)  routing T_10_20.sp4_v_b_15 <X> T_10_20.lc_trk_g0_7
 (22 3)  (514 323)  (514 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (15 4)  (507 324)  (507 324)  routing T_10_20.sp4_v_b_17 <X> T_10_20.lc_trk_g1_1
 (16 4)  (508 324)  (508 324)  routing T_10_20.sp4_v_b_17 <X> T_10_20.lc_trk_g1_1
 (17 4)  (509 324)  (509 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (513 324)  (513 324)  routing T_10_20.wire_logic_cluster/lc_3/out <X> T_10_20.lc_trk_g1_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (518 324)  (518 324)  routing T_10_20.lc_trk_g0_4 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 324)  (519 324)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 324)  (520 324)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 324)  (523 324)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 324)  (526 324)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 324)  (527 324)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.input_2_2
 (36 4)  (528 324)  (528 324)  LC_2 Logic Functioning bit
 (41 4)  (533 324)  (533 324)  LC_2 Logic Functioning bit
 (43 4)  (535 324)  (535 324)  LC_2 Logic Functioning bit
 (45 4)  (537 324)  (537 324)  LC_2 Logic Functioning bit
 (15 5)  (507 325)  (507 325)  routing T_10_20.sp4_v_t_5 <X> T_10_20.lc_trk_g1_0
 (16 5)  (508 325)  (508 325)  routing T_10_20.sp4_v_t_5 <X> T_10_20.lc_trk_g1_0
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 325)  (522 325)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 325)  (523 325)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 325)  (524 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (526 325)  (526 325)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.input_2_2
 (35 5)  (527 325)  (527 325)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.input_2_2
 (36 5)  (528 325)  (528 325)  LC_2 Logic Functioning bit
 (37 5)  (529 325)  (529 325)  LC_2 Logic Functioning bit
 (38 5)  (530 325)  (530 325)  LC_2 Logic Functioning bit
 (41 5)  (533 325)  (533 325)  LC_2 Logic Functioning bit
 (43 5)  (535 325)  (535 325)  LC_2 Logic Functioning bit
 (14 6)  (506 326)  (506 326)  routing T_10_20.wire_logic_cluster/lc_4/out <X> T_10_20.lc_trk_g1_4
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 326)  (510 326)  routing T_10_20.wire_logic_cluster/lc_5/out <X> T_10_20.lc_trk_g1_5
 (21 6)  (513 326)  (513 326)  routing T_10_20.sp4_v_b_15 <X> T_10_20.lc_trk_g1_7
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (515 326)  (515 326)  routing T_10_20.sp4_v_b_15 <X> T_10_20.lc_trk_g1_7
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 326)  (523 326)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 326)  (525 326)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 326)  (527 326)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.input_2_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (41 6)  (533 326)  (533 326)  LC_3 Logic Functioning bit
 (43 6)  (535 326)  (535 326)  LC_3 Logic Functioning bit
 (45 6)  (537 326)  (537 326)  LC_3 Logic Functioning bit
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (513 327)  (513 327)  routing T_10_20.sp4_v_b_15 <X> T_10_20.lc_trk_g1_7
 (22 7)  (514 327)  (514 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (515 327)  (515 327)  routing T_10_20.sp4_h_r_6 <X> T_10_20.lc_trk_g1_6
 (24 7)  (516 327)  (516 327)  routing T_10_20.sp4_h_r_6 <X> T_10_20.lc_trk_g1_6
 (25 7)  (517 327)  (517 327)  routing T_10_20.sp4_h_r_6 <X> T_10_20.lc_trk_g1_6
 (26 7)  (518 327)  (518 327)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 327)  (519 327)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 327)  (522 327)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 327)  (524 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (527 327)  (527 327)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.input_2_3
 (36 7)  (528 327)  (528 327)  LC_3 Logic Functioning bit
 (37 7)  (529 327)  (529 327)  LC_3 Logic Functioning bit
 (38 7)  (530 327)  (530 327)  LC_3 Logic Functioning bit
 (41 7)  (533 327)  (533 327)  LC_3 Logic Functioning bit
 (43 7)  (535 327)  (535 327)  LC_3 Logic Functioning bit
 (4 8)  (496 328)  (496 328)  routing T_10_20.sp4_h_l_43 <X> T_10_20.sp4_v_b_6
 (14 8)  (506 328)  (506 328)  routing T_10_20.sp4_h_l_21 <X> T_10_20.lc_trk_g2_0
 (25 8)  (517 328)  (517 328)  routing T_10_20.sp4_v_b_26 <X> T_10_20.lc_trk_g2_2
 (27 8)  (519 328)  (519 328)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 328)  (522 328)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 328)  (523 328)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 328)  (526 328)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 328)  (527 328)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.input_2_4
 (36 8)  (528 328)  (528 328)  LC_4 Logic Functioning bit
 (41 8)  (533 328)  (533 328)  LC_4 Logic Functioning bit
 (43 8)  (535 328)  (535 328)  LC_4 Logic Functioning bit
 (45 8)  (537 328)  (537 328)  LC_4 Logic Functioning bit
 (5 9)  (497 329)  (497 329)  routing T_10_20.sp4_h_l_43 <X> T_10_20.sp4_v_b_6
 (8 9)  (500 329)  (500 329)  routing T_10_20.sp4_h_l_42 <X> T_10_20.sp4_v_b_7
 (9 9)  (501 329)  (501 329)  routing T_10_20.sp4_h_l_42 <X> T_10_20.sp4_v_b_7
 (15 9)  (507 329)  (507 329)  routing T_10_20.sp4_h_l_21 <X> T_10_20.lc_trk_g2_0
 (16 9)  (508 329)  (508 329)  routing T_10_20.sp4_h_l_21 <X> T_10_20.lc_trk_g2_0
 (17 9)  (509 329)  (509 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (514 329)  (514 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (515 329)  (515 329)  routing T_10_20.sp4_v_b_26 <X> T_10_20.lc_trk_g2_2
 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 329)  (523 329)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 329)  (524 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (526 329)  (526 329)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.input_2_4
 (35 9)  (527 329)  (527 329)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.input_2_4
 (36 9)  (528 329)  (528 329)  LC_4 Logic Functioning bit
 (37 9)  (529 329)  (529 329)  LC_4 Logic Functioning bit
 (38 9)  (530 329)  (530 329)  LC_4 Logic Functioning bit
 (41 9)  (533 329)  (533 329)  LC_4 Logic Functioning bit
 (43 9)  (535 329)  (535 329)  LC_4 Logic Functioning bit
 (13 10)  (505 330)  (505 330)  routing T_10_20.sp4_h_r_8 <X> T_10_20.sp4_v_t_45
 (14 10)  (506 330)  (506 330)  routing T_10_20.sp4_h_r_36 <X> T_10_20.lc_trk_g2_4
 (25 10)  (517 330)  (517 330)  routing T_10_20.sp4_h_r_46 <X> T_10_20.lc_trk_g2_6
 (26 10)  (518 330)  (518 330)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 330)  (519 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 330)  (522 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (527 330)  (527 330)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.input_2_5
 (36 10)  (528 330)  (528 330)  LC_5 Logic Functioning bit
 (41 10)  (533 330)  (533 330)  LC_5 Logic Functioning bit
 (43 10)  (535 330)  (535 330)  LC_5 Logic Functioning bit
 (45 10)  (537 330)  (537 330)  LC_5 Logic Functioning bit
 (12 11)  (504 331)  (504 331)  routing T_10_20.sp4_h_r_8 <X> T_10_20.sp4_v_t_45
 (15 11)  (507 331)  (507 331)  routing T_10_20.sp4_h_r_36 <X> T_10_20.lc_trk_g2_4
 (16 11)  (508 331)  (508 331)  routing T_10_20.sp4_h_r_36 <X> T_10_20.lc_trk_g2_4
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (514 331)  (514 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (515 331)  (515 331)  routing T_10_20.sp4_h_r_46 <X> T_10_20.lc_trk_g2_6
 (24 11)  (516 331)  (516 331)  routing T_10_20.sp4_h_r_46 <X> T_10_20.lc_trk_g2_6
 (25 11)  (517 331)  (517 331)  routing T_10_20.sp4_h_r_46 <X> T_10_20.lc_trk_g2_6
 (26 11)  (518 331)  (518 331)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 331)  (519 331)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 331)  (523 331)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 331)  (524 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (527 331)  (527 331)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.input_2_5
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (37 11)  (529 331)  (529 331)  LC_5 Logic Functioning bit
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (41 11)  (533 331)  (533 331)  LC_5 Logic Functioning bit
 (43 11)  (535 331)  (535 331)  LC_5 Logic Functioning bit
 (10 12)  (502 332)  (502 332)  routing T_10_20.sp4_v_t_40 <X> T_10_20.sp4_h_r_10
 (14 12)  (506 332)  (506 332)  routing T_10_20.sp4_h_r_40 <X> T_10_20.lc_trk_g3_0
 (25 12)  (517 332)  (517 332)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g3_2
 (26 12)  (518 332)  (518 332)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 332)  (527 332)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.input_2_6
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (37 12)  (529 332)  (529 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (42 12)  (534 332)  (534 332)  LC_6 Logic Functioning bit
 (43 12)  (535 332)  (535 332)  LC_6 Logic Functioning bit
 (45 12)  (537 332)  (537 332)  LC_6 Logic Functioning bit
 (14 13)  (506 333)  (506 333)  routing T_10_20.sp4_h_r_40 <X> T_10_20.lc_trk_g3_0
 (15 13)  (507 333)  (507 333)  routing T_10_20.sp4_h_r_40 <X> T_10_20.lc_trk_g3_0
 (16 13)  (508 333)  (508 333)  routing T_10_20.sp4_h_r_40 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 333)  (520 333)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 333)  (523 333)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 333)  (524 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (527 333)  (527 333)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.input_2_6
 (36 13)  (528 333)  (528 333)  LC_6 Logic Functioning bit
 (42 13)  (534 333)  (534 333)  LC_6 Logic Functioning bit
 (43 13)  (535 333)  (535 333)  LC_6 Logic Functioning bit
 (10 14)  (502 334)  (502 334)  routing T_10_20.sp4_v_b_5 <X> T_10_20.sp4_h_l_47
 (21 14)  (513 334)  (513 334)  routing T_10_20.wire_logic_cluster/lc_7/out <X> T_10_20.lc_trk_g3_7
 (22 14)  (514 334)  (514 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (518 334)  (518 334)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 334)  (519 334)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 334)  (520 334)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 334)  (522 334)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 334)  (525 334)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 334)  (527 334)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.input_2_7
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (41 14)  (533 334)  (533 334)  LC_7 Logic Functioning bit
 (43 14)  (535 334)  (535 334)  LC_7 Logic Functioning bit
 (45 14)  (537 334)  (537 334)  LC_7 Logic Functioning bit
 (26 15)  (518 335)  (518 335)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 335)  (519 335)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 335)  (521 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 335)  (522 335)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 335)  (523 335)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 335)  (524 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (527 335)  (527 335)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.input_2_7
 (36 15)  (528 335)  (528 335)  LC_7 Logic Functioning bit
 (37 15)  (529 335)  (529 335)  LC_7 Logic Functioning bit
 (38 15)  (530 335)  (530 335)  LC_7 Logic Functioning bit
 (41 15)  (533 335)  (533 335)  LC_7 Logic Functioning bit
 (43 15)  (535 335)  (535 335)  LC_7 Logic Functioning bit


LogicTile_11_20

 (14 0)  (560 320)  (560 320)  routing T_11_20.wire_logic_cluster/lc_0/out <X> T_11_20.lc_trk_g0_0
 (15 0)  (561 320)  (561 320)  routing T_11_20.sp4_h_r_1 <X> T_11_20.lc_trk_g0_1
 (16 0)  (562 320)  (562 320)  routing T_11_20.sp4_h_r_1 <X> T_11_20.lc_trk_g0_1
 (17 0)  (563 320)  (563 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (571 320)  (571 320)  routing T_11_20.sp4_v_b_2 <X> T_11_20.lc_trk_g0_2
 (26 0)  (572 320)  (572 320)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 320)  (573 320)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 320)  (577 320)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 320)  (579 320)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 320)  (581 320)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.input_2_0
 (36 0)  (582 320)  (582 320)  LC_0 Logic Functioning bit
 (38 0)  (584 320)  (584 320)  LC_0 Logic Functioning bit
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (11 1)  (557 321)  (557 321)  routing T_11_20.sp4_h_l_43 <X> T_11_20.sp4_h_r_2
 (13 1)  (559 321)  (559 321)  routing T_11_20.sp4_h_l_43 <X> T_11_20.sp4_h_r_2
 (17 1)  (563 321)  (563 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (564 321)  (564 321)  routing T_11_20.sp4_h_r_1 <X> T_11_20.lc_trk_g0_1
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (569 321)  (569 321)  routing T_11_20.sp4_v_b_2 <X> T_11_20.lc_trk_g0_2
 (26 1)  (572 321)  (572 321)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 321)  (576 321)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 321)  (579 321)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.input_2_0
 (34 1)  (580 321)  (580 321)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.input_2_0
 (35 1)  (581 321)  (581 321)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.input_2_0
 (36 1)  (582 321)  (582 321)  LC_0 Logic Functioning bit
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (39 1)  (585 321)  (585 321)  LC_0 Logic Functioning bit
 (43 1)  (589 321)  (589 321)  LC_0 Logic Functioning bit
 (0 2)  (546 322)  (546 322)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (8 2)  (554 322)  (554 322)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_h_l_36
 (9 2)  (555 322)  (555 322)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_h_l_36
 (14 2)  (560 322)  (560 322)  routing T_11_20.wire_logic_cluster/lc_4/out <X> T_11_20.lc_trk_g0_4
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (571 322)  (571 322)  routing T_11_20.sp4_h_l_11 <X> T_11_20.lc_trk_g0_6
 (26 2)  (572 322)  (572 322)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 322)  (574 322)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 322)  (576 322)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 322)  (579 322)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 322)  (582 322)  LC_1 Logic Functioning bit
 (38 2)  (584 322)  (584 322)  LC_1 Logic Functioning bit
 (2 3)  (548 323)  (548 323)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (11 3)  (557 323)  (557 323)  routing T_11_20.sp4_h_r_2 <X> T_11_20.sp4_h_l_39
 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (564 323)  (564 323)  routing T_11_20.sp4_r_v_b_29 <X> T_11_20.lc_trk_g0_5
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 323)  (569 323)  routing T_11_20.sp4_h_l_11 <X> T_11_20.lc_trk_g0_6
 (24 3)  (570 323)  (570 323)  routing T_11_20.sp4_h_l_11 <X> T_11_20.lc_trk_g0_6
 (25 3)  (571 323)  (571 323)  routing T_11_20.sp4_h_l_11 <X> T_11_20.lc_trk_g0_6
 (26 3)  (572 323)  (572 323)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 323)  (573 323)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 323)  (577 323)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (37 3)  (583 323)  (583 323)  LC_1 Logic Functioning bit
 (38 3)  (584 323)  (584 323)  LC_1 Logic Functioning bit
 (39 3)  (585 323)  (585 323)  LC_1 Logic Functioning bit
 (14 4)  (560 324)  (560 324)  routing T_11_20.bnr_op_0 <X> T_11_20.lc_trk_g1_0
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (572 324)  (572 324)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 324)  (573 324)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 324)  (574 324)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (39 4)  (585 324)  (585 324)  LC_2 Logic Functioning bit
 (40 4)  (586 324)  (586 324)  LC_2 Logic Functioning bit
 (42 4)  (588 324)  (588 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (50 4)  (596 324)  (596 324)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (560 325)  (560 325)  routing T_11_20.bnr_op_0 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 325)  (570 325)  routing T_11_20.top_op_2 <X> T_11_20.lc_trk_g1_2
 (25 5)  (571 325)  (571 325)  routing T_11_20.top_op_2 <X> T_11_20.lc_trk_g1_2
 (26 5)  (572 325)  (572 325)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 325)  (574 325)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (39 5)  (585 325)  (585 325)  LC_2 Logic Functioning bit
 (40 5)  (586 325)  (586 325)  LC_2 Logic Functioning bit
 (42 5)  (588 325)  (588 325)  LC_2 Logic Functioning bit
 (43 5)  (589 325)  (589 325)  LC_2 Logic Functioning bit
 (26 6)  (572 326)  (572 326)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (37 6)  (583 326)  (583 326)  LC_3 Logic Functioning bit
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (41 6)  (587 326)  (587 326)  LC_3 Logic Functioning bit
 (42 6)  (588 326)  (588 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (50 6)  (596 326)  (596 326)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (561 327)  (561 327)  routing T_11_20.bot_op_4 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (568 327)  (568 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (569 327)  (569 327)  routing T_11_20.sp4_v_b_22 <X> T_11_20.lc_trk_g1_6
 (24 7)  (570 327)  (570 327)  routing T_11_20.sp4_v_b_22 <X> T_11_20.lc_trk_g1_6
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (37 7)  (583 327)  (583 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (39 7)  (585 327)  (585 327)  LC_3 Logic Functioning bit
 (41 7)  (587 327)  (587 327)  LC_3 Logic Functioning bit
 (42 7)  (588 327)  (588 327)  LC_3 Logic Functioning bit
 (43 7)  (589 327)  (589 327)  LC_3 Logic Functioning bit
 (47 7)  (593 327)  (593 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (560 328)  (560 328)  routing T_11_20.sp4_h_r_40 <X> T_11_20.lc_trk_g2_0
 (25 8)  (571 328)  (571 328)  routing T_11_20.sp12_v_t_1 <X> T_11_20.lc_trk_g2_2
 (28 8)  (574 328)  (574 328)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 328)  (576 328)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 328)  (580 328)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (41 8)  (587 328)  (587 328)  LC_4 Logic Functioning bit
 (43 8)  (589 328)  (589 328)  LC_4 Logic Functioning bit
 (45 8)  (591 328)  (591 328)  LC_4 Logic Functioning bit
 (53 8)  (599 328)  (599 328)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (560 329)  (560 329)  routing T_11_20.sp4_h_r_40 <X> T_11_20.lc_trk_g2_0
 (15 9)  (561 329)  (561 329)  routing T_11_20.sp4_h_r_40 <X> T_11_20.lc_trk_g2_0
 (16 9)  (562 329)  (562 329)  routing T_11_20.sp4_h_r_40 <X> T_11_20.lc_trk_g2_0
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (570 329)  (570 329)  routing T_11_20.sp12_v_t_1 <X> T_11_20.lc_trk_g2_2
 (25 9)  (571 329)  (571 329)  routing T_11_20.sp12_v_t_1 <X> T_11_20.lc_trk_g2_2
 (26 9)  (572 329)  (572 329)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 329)  (578 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (579 329)  (579 329)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.input_2_4
 (34 9)  (580 329)  (580 329)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.input_2_4
 (41 9)  (587 329)  (587 329)  LC_4 Logic Functioning bit
 (45 9)  (591 329)  (591 329)  LC_4 Logic Functioning bit
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 330)  (564 330)  routing T_11_20.wire_logic_cluster/lc_5/out <X> T_11_20.lc_trk_g2_5
 (25 10)  (571 330)  (571 330)  routing T_11_20.sp4_v_b_38 <X> T_11_20.lc_trk_g2_6
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 330)  (577 330)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 330)  (582 330)  LC_5 Logic Functioning bit
 (37 10)  (583 330)  (583 330)  LC_5 Logic Functioning bit
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (39 10)  (585 330)  (585 330)  LC_5 Logic Functioning bit
 (41 10)  (587 330)  (587 330)  LC_5 Logic Functioning bit
 (43 10)  (589 330)  (589 330)  LC_5 Logic Functioning bit
 (46 10)  (592 330)  (592 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (550 331)  (550 331)  routing T_11_20.sp4_v_b_1 <X> T_11_20.sp4_h_l_43
 (10 11)  (556 331)  (556 331)  routing T_11_20.sp4_h_l_39 <X> T_11_20.sp4_v_t_42
 (14 11)  (560 331)  (560 331)  routing T_11_20.tnl_op_4 <X> T_11_20.lc_trk_g2_4
 (15 11)  (561 331)  (561 331)  routing T_11_20.tnl_op_4 <X> T_11_20.lc_trk_g2_4
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (569 331)  (569 331)  routing T_11_20.sp4_v_b_38 <X> T_11_20.lc_trk_g2_6
 (25 11)  (571 331)  (571 331)  routing T_11_20.sp4_v_b_38 <X> T_11_20.lc_trk_g2_6
 (30 11)  (576 331)  (576 331)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 331)  (582 331)  LC_5 Logic Functioning bit
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (38 11)  (584 331)  (584 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (41 11)  (587 331)  (587 331)  LC_5 Logic Functioning bit
 (43 11)  (589 331)  (589 331)  LC_5 Logic Functioning bit
 (14 12)  (560 332)  (560 332)  routing T_11_20.rgt_op_0 <X> T_11_20.lc_trk_g3_0
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (572 332)  (572 332)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 332)  (577 332)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 332)  (582 332)  LC_6 Logic Functioning bit
 (38 12)  (584 332)  (584 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (50 12)  (596 332)  (596 332)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (561 333)  (561 333)  routing T_11_20.rgt_op_0 <X> T_11_20.lc_trk_g3_0
 (17 13)  (563 333)  (563 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (27 13)  (573 333)  (573 333)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 333)  (574 333)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (582 333)  (582 333)  LC_6 Logic Functioning bit
 (37 13)  (583 333)  (583 333)  LC_6 Logic Functioning bit
 (39 13)  (585 333)  (585 333)  LC_6 Logic Functioning bit
 (43 13)  (589 333)  (589 333)  LC_6 Logic Functioning bit
 (48 13)  (594 333)  (594 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (546 334)  (546 334)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 334)  (547 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (551 334)  (551 334)  routing T_11_20.sp4_v_b_9 <X> T_11_20.sp4_h_l_44
 (12 14)  (558 334)  (558 334)  routing T_11_20.sp4_v_t_46 <X> T_11_20.sp4_h_l_46
 (15 14)  (561 334)  (561 334)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g3_5
 (16 14)  (562 334)  (562 334)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g3_5
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (567 334)  (567 334)  routing T_11_20.sp4_v_t_26 <X> T_11_20.lc_trk_g3_7
 (22 14)  (568 334)  (568 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 334)  (569 334)  routing T_11_20.sp4_v_t_26 <X> T_11_20.lc_trk_g3_7
 (0 15)  (546 335)  (546 335)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (11 15)  (557 335)  (557 335)  routing T_11_20.sp4_v_t_46 <X> T_11_20.sp4_h_l_46
 (18 15)  (564 335)  (564 335)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g3_5
 (21 15)  (567 335)  (567 335)  routing T_11_20.sp4_v_t_26 <X> T_11_20.lc_trk_g3_7


LogicTile_12_20

 (14 0)  (614 320)  (614 320)  routing T_12_20.wire_logic_cluster/lc_0/out <X> T_12_20.lc_trk_g0_0
 (17 0)  (617 320)  (617 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (626 320)  (626 320)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (31 0)  (631 320)  (631 320)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 320)  (633 320)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 320)  (640 320)  LC_0 Logic Functioning bit
 (42 0)  (642 320)  (642 320)  LC_0 Logic Functioning bit
 (17 1)  (617 321)  (617 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (623 321)  (623 321)  routing T_12_20.sp12_h_r_10 <X> T_12_20.lc_trk_g0_2
 (27 1)  (627 321)  (627 321)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 321)  (628 321)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 321)  (631 321)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (41 1)  (641 321)  (641 321)  LC_0 Logic Functioning bit
 (43 1)  (643 321)  (643 321)  LC_0 Logic Functioning bit
 (47 1)  (647 321)  (647 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 322)  (600 322)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (4 2)  (604 322)  (604 322)  routing T_12_20.sp4_h_r_6 <X> T_12_20.sp4_v_t_37
 (6 2)  (606 322)  (606 322)  routing T_12_20.sp4_h_r_6 <X> T_12_20.sp4_v_t_37
 (15 2)  (615 322)  (615 322)  routing T_12_20.lft_op_5 <X> T_12_20.lc_trk_g0_5
 (17 2)  (617 322)  (617 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 322)  (618 322)  routing T_12_20.lft_op_5 <X> T_12_20.lc_trk_g0_5
 (26 2)  (626 322)  (626 322)  routing T_12_20.lc_trk_g0_5 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 322)  (627 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 322)  (628 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 322)  (633 322)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 322)  (636 322)  LC_1 Logic Functioning bit
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (43 2)  (643 322)  (643 322)  LC_1 Logic Functioning bit
 (2 3)  (602 323)  (602 323)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (4 3)  (604 323)  (604 323)  routing T_12_20.sp4_v_b_7 <X> T_12_20.sp4_h_l_37
 (5 3)  (605 323)  (605 323)  routing T_12_20.sp4_h_r_6 <X> T_12_20.sp4_v_t_37
 (15 3)  (615 323)  (615 323)  routing T_12_20.bot_op_4 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 323)  (632 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (634 323)  (634 323)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.input_2_1
 (35 3)  (635 323)  (635 323)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.input_2_1
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (42 3)  (642 323)  (642 323)  LC_1 Logic Functioning bit
 (15 4)  (615 324)  (615 324)  routing T_12_20.sp4_v_b_17 <X> T_12_20.lc_trk_g1_1
 (16 4)  (616 324)  (616 324)  routing T_12_20.sp4_v_b_17 <X> T_12_20.lc_trk_g1_1
 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (625 324)  (625 324)  routing T_12_20.sp12_h_r_2 <X> T_12_20.lc_trk_g1_2
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 324)  (628 324)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 324)  (631 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 324)  (634 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (624 325)  (624 325)  routing T_12_20.sp12_h_r_2 <X> T_12_20.lc_trk_g1_2
 (25 5)  (625 325)  (625 325)  routing T_12_20.sp12_h_r_2 <X> T_12_20.lc_trk_g1_2
 (26 5)  (626 325)  (626 325)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (37 5)  (637 325)  (637 325)  LC_2 Logic Functioning bit
 (38 5)  (638 325)  (638 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (4 6)  (604 326)  (604 326)  routing T_12_20.sp4_h_r_9 <X> T_12_20.sp4_v_t_38
 (6 6)  (606 326)  (606 326)  routing T_12_20.sp4_h_r_9 <X> T_12_20.sp4_v_t_38
 (16 6)  (616 326)  (616 326)  routing T_12_20.sp4_v_b_5 <X> T_12_20.lc_trk_g1_5
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 326)  (618 326)  routing T_12_20.sp4_v_b_5 <X> T_12_20.lc_trk_g1_5
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 326)  (631 326)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 326)  (633 326)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 326)  (636 326)  LC_3 Logic Functioning bit
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (38 6)  (638 326)  (638 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (40 6)  (640 326)  (640 326)  LC_3 Logic Functioning bit
 (42 6)  (642 326)  (642 326)  LC_3 Logic Functioning bit
 (43 6)  (643 326)  (643 326)  LC_3 Logic Functioning bit
 (50 6)  (650 326)  (650 326)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (605 327)  (605 327)  routing T_12_20.sp4_h_r_9 <X> T_12_20.sp4_v_t_38
 (11 7)  (611 327)  (611 327)  routing T_12_20.sp4_h_r_5 <X> T_12_20.sp4_h_l_40
 (14 7)  (614 327)  (614 327)  routing T_12_20.sp4_h_r_4 <X> T_12_20.lc_trk_g1_4
 (15 7)  (615 327)  (615 327)  routing T_12_20.sp4_h_r_4 <X> T_12_20.lc_trk_g1_4
 (16 7)  (616 327)  (616 327)  routing T_12_20.sp4_h_r_4 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (39 7)  (639 327)  (639 327)  LC_3 Logic Functioning bit
 (40 7)  (640 327)  (640 327)  LC_3 Logic Functioning bit
 (42 7)  (642 327)  (642 327)  LC_3 Logic Functioning bit
 (43 7)  (643 327)  (643 327)  LC_3 Logic Functioning bit
 (17 8)  (617 328)  (617 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 328)  (618 328)  routing T_12_20.wire_logic_cluster/lc_1/out <X> T_12_20.lc_trk_g2_1
 (21 8)  (621 328)  (621 328)  routing T_12_20.sp4_v_t_14 <X> T_12_20.lc_trk_g2_3
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (623 328)  (623 328)  routing T_12_20.sp4_v_t_14 <X> T_12_20.lc_trk_g2_3
 (26 8)  (626 328)  (626 328)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 328)  (628 328)  routing T_12_20.lc_trk_g2_1 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 328)  (633 328)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (41 8)  (641 328)  (641 328)  LC_4 Logic Functioning bit
 (42 8)  (642 328)  (642 328)  LC_4 Logic Functioning bit
 (43 8)  (643 328)  (643 328)  LC_4 Logic Functioning bit
 (50 8)  (650 328)  (650 328)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (615 329)  (615 329)  routing T_12_20.sp4_v_t_29 <X> T_12_20.lc_trk_g2_0
 (16 9)  (616 329)  (616 329)  routing T_12_20.sp4_v_t_29 <X> T_12_20.lc_trk_g2_0
 (17 9)  (617 329)  (617 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 329)  (624 329)  routing T_12_20.tnl_op_2 <X> T_12_20.lc_trk_g2_2
 (25 9)  (625 329)  (625 329)  routing T_12_20.tnl_op_2 <X> T_12_20.lc_trk_g2_2
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (37 9)  (637 329)  (637 329)  LC_4 Logic Functioning bit
 (38 9)  (638 329)  (638 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (42 9)  (642 329)  (642 329)  LC_4 Logic Functioning bit
 (43 9)  (643 329)  (643 329)  LC_4 Logic Functioning bit
 (51 9)  (651 329)  (651 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (612 330)  (612 330)  routing T_12_20.sp4_v_t_39 <X> T_12_20.sp4_h_l_45
 (13 10)  (613 330)  (613 330)  routing T_12_20.sp4_h_r_8 <X> T_12_20.sp4_v_t_45
 (14 10)  (614 330)  (614 330)  routing T_12_20.bnl_op_4 <X> T_12_20.lc_trk_g2_4
 (16 10)  (616 330)  (616 330)  routing T_12_20.sp12_v_t_10 <X> T_12_20.lc_trk_g2_5
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (26 10)  (626 330)  (626 330)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (43 10)  (643 330)  (643 330)  LC_5 Logic Functioning bit
 (45 10)  (645 330)  (645 330)  LC_5 Logic Functioning bit
 (46 10)  (646 330)  (646 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (611 331)  (611 331)  routing T_12_20.sp4_v_t_39 <X> T_12_20.sp4_h_l_45
 (12 11)  (612 331)  (612 331)  routing T_12_20.sp4_h_r_8 <X> T_12_20.sp4_v_t_45
 (13 11)  (613 331)  (613 331)  routing T_12_20.sp4_v_t_39 <X> T_12_20.sp4_h_l_45
 (14 11)  (614 331)  (614 331)  routing T_12_20.bnl_op_4 <X> T_12_20.lc_trk_g2_4
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (26 11)  (626 331)  (626 331)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 331)  (627 331)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 331)  (628 331)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (40 11)  (640 331)  (640 331)  LC_5 Logic Functioning bit
 (42 11)  (642 331)  (642 331)  LC_5 Logic Functioning bit
 (45 11)  (645 331)  (645 331)  LC_5 Logic Functioning bit
 (15 12)  (615 332)  (615 332)  routing T_12_20.sp4_h_r_25 <X> T_12_20.lc_trk_g3_1
 (16 12)  (616 332)  (616 332)  routing T_12_20.sp4_h_r_25 <X> T_12_20.lc_trk_g3_1
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (625 332)  (625 332)  routing T_12_20.sp4_h_r_34 <X> T_12_20.lc_trk_g3_2
 (26 12)  (626 332)  (626 332)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 332)  (628 332)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 332)  (630 332)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 332)  (633 332)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 332)  (634 332)  routing T_12_20.lc_trk_g3_0 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 332)  (636 332)  LC_6 Logic Functioning bit
 (37 12)  (637 332)  (637 332)  LC_6 Logic Functioning bit
 (38 12)  (638 332)  (638 332)  LC_6 Logic Functioning bit
 (45 12)  (645 332)  (645 332)  LC_6 Logic Functioning bit
 (14 13)  (614 333)  (614 333)  routing T_12_20.tnl_op_0 <X> T_12_20.lc_trk_g3_0
 (15 13)  (615 333)  (615 333)  routing T_12_20.tnl_op_0 <X> T_12_20.lc_trk_g3_0
 (17 13)  (617 333)  (617 333)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (618 333)  (618 333)  routing T_12_20.sp4_h_r_25 <X> T_12_20.lc_trk_g3_1
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 333)  (623 333)  routing T_12_20.sp4_h_r_34 <X> T_12_20.lc_trk_g3_2
 (24 13)  (624 333)  (624 333)  routing T_12_20.sp4_h_r_34 <X> T_12_20.lc_trk_g3_2
 (27 13)  (627 333)  (627 333)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 333)  (632 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (634 333)  (634 333)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.input_2_6
 (36 13)  (636 333)  (636 333)  LC_6 Logic Functioning bit
 (37 13)  (637 333)  (637 333)  LC_6 Logic Functioning bit
 (38 13)  (638 333)  (638 333)  LC_6 Logic Functioning bit
 (39 13)  (639 333)  (639 333)  LC_6 Logic Functioning bit
 (45 13)  (645 333)  (645 333)  LC_6 Logic Functioning bit
 (0 14)  (600 334)  (600 334)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (617 334)  (617 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 334)  (618 334)  routing T_12_20.wire_logic_cluster/lc_5/out <X> T_12_20.lc_trk_g3_5
 (25 14)  (625 334)  (625 334)  routing T_12_20.wire_logic_cluster/lc_6/out <X> T_12_20.lc_trk_g3_6
 (0 15)  (600 335)  (600 335)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (12 15)  (612 335)  (612 335)  routing T_12_20.sp4_h_l_46 <X> T_12_20.sp4_v_t_46
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_20

 (21 0)  (675 320)  (675 320)  routing T_13_20.bnr_op_3 <X> T_13_20.lc_trk_g0_3
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (680 320)  (680 320)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 320)  (681 320)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (15 1)  (669 321)  (669 321)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g0_0
 (16 1)  (670 321)  (670 321)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g0_0
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (675 321)  (675 321)  routing T_13_20.bnr_op_3 <X> T_13_20.lc_trk_g0_3
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 321)  (685 321)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 321)  (686 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 321)  (688 321)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.input_2_0
 (35 1)  (689 321)  (689 321)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.input_2_0
 (51 1)  (705 321)  (705 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (4 2)  (658 322)  (658 322)  routing T_13_20.sp4_v_b_0 <X> T_13_20.sp4_v_t_37
 (14 2)  (668 322)  (668 322)  routing T_13_20.sp4_h_l_1 <X> T_13_20.lc_trk_g0_4
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 322)  (682 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 322)  (684 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (2 3)  (656 323)  (656 323)  routing T_13_20.lc_trk_g0_0 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (15 3)  (669 323)  (669 323)  routing T_13_20.sp4_h_l_1 <X> T_13_20.lc_trk_g0_4
 (16 3)  (670 323)  (670 323)  routing T_13_20.sp4_h_l_1 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (680 323)  (680 323)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 323)  (682 323)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (38 3)  (692 323)  (692 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (41 3)  (695 323)  (695 323)  LC_1 Logic Functioning bit
 (43 3)  (697 323)  (697 323)  LC_1 Logic Functioning bit
 (0 4)  (654 324)  (654 324)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (1 4)  (655 324)  (655 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (668 324)  (668 324)  routing T_13_20.sp4_h_r_8 <X> T_13_20.lc_trk_g1_0
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 324)  (678 324)  routing T_13_20.bot_op_3 <X> T_13_20.lc_trk_g1_3
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (41 4)  (695 324)  (695 324)  LC_2 Logic Functioning bit
 (43 4)  (697 324)  (697 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (50 4)  (704 324)  (704 324)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (655 325)  (655 325)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (15 5)  (669 325)  (669 325)  routing T_13_20.sp4_h_r_8 <X> T_13_20.lc_trk_g1_0
 (16 5)  (670 325)  (670 325)  routing T_13_20.sp4_h_r_8 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (30 5)  (684 325)  (684 325)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (41 5)  (695 325)  (695 325)  LC_2 Logic Functioning bit
 (43 5)  (697 325)  (697 325)  LC_2 Logic Functioning bit
 (47 5)  (701 325)  (701 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (666 326)  (666 326)  routing T_13_20.sp4_v_t_46 <X> T_13_20.sp4_h_l_40
 (25 6)  (679 326)  (679 326)  routing T_13_20.bnr_op_6 <X> T_13_20.lc_trk_g1_6
 (11 7)  (665 327)  (665 327)  routing T_13_20.sp4_v_t_46 <X> T_13_20.sp4_h_l_40
 (13 7)  (667 327)  (667 327)  routing T_13_20.sp4_v_t_46 <X> T_13_20.sp4_h_l_40
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (679 327)  (679 327)  routing T_13_20.bnr_op_6 <X> T_13_20.lc_trk_g1_6
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 329)  (677 329)  routing T_13_20.sp4_h_l_15 <X> T_13_20.lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.sp4_h_l_15 <X> T_13_20.lc_trk_g2_2
 (25 9)  (679 329)  (679 329)  routing T_13_20.sp4_h_l_15 <X> T_13_20.lc_trk_g2_2
 (15 10)  (669 330)  (669 330)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g2_5
 (16 10)  (670 330)  (670 330)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 330)  (682 330)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 330)  (688 330)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (694 330)  (694 330)  LC_5 Logic Functioning bit
 (42 10)  (696 330)  (696 330)  LC_5 Logic Functioning bit
 (26 11)  (680 331)  (680 331)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 331)  (681 331)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 331)  (682 331)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (51 11)  (705 331)  (705 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (669 332)  (669 332)  routing T_13_20.tnr_op_1 <X> T_13_20.lc_trk_g3_1
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 333)  (677 333)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g3_2
 (24 13)  (678 333)  (678 333)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g3_2
 (16 14)  (670 334)  (670 334)  routing T_13_20.sp12_v_t_10 <X> T_13_20.lc_trk_g3_5
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5


LogicTile_14_20

 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (729 320)  (729 320)  routing T_14_20.wire_logic_cluster/lc_3/out <X> T_14_20.lc_trk_g0_3
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 320)  (733 320)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (26 0)  (734 320)  (734 320)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 320)  (735 320)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 320)  (738 320)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (37 0)  (745 320)  (745 320)  LC_0 Logic Functioning bit
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (39 0)  (747 320)  (747 320)  LC_0 Logic Functioning bit
 (41 0)  (749 320)  (749 320)  LC_0 Logic Functioning bit
 (42 0)  (750 320)  (750 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (6 1)  (714 321)  (714 321)  routing T_14_20.sp4_h_l_37 <X> T_14_20.sp4_h_r_0
 (15 1)  (723 321)  (723 321)  routing T_14_20.sp4_v_t_5 <X> T_14_20.lc_trk_g0_0
 (16 1)  (724 321)  (724 321)  routing T_14_20.sp4_v_t_5 <X> T_14_20.lc_trk_g0_0
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 321)  (731 321)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (28 1)  (736 321)  (736 321)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 321)  (738 321)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 321)  (739 321)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 321)  (743 321)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.input_2_0
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (38 1)  (746 321)  (746 321)  LC_0 Logic Functioning bit
 (39 1)  (747 321)  (747 321)  LC_0 Logic Functioning bit
 (40 1)  (748 321)  (748 321)  LC_0 Logic Functioning bit
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (42 1)  (750 321)  (750 321)  LC_0 Logic Functioning bit
 (43 1)  (751 321)  (751 321)  LC_0 Logic Functioning bit
 (51 1)  (759 321)  (759 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (722 322)  (722 322)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (15 2)  (723 322)  (723 322)  routing T_14_20.sp4_h_r_5 <X> T_14_20.lc_trk_g0_5
 (16 2)  (724 322)  (724 322)  routing T_14_20.sp4_h_r_5 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (733 322)  (733 322)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g0_6
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (748 322)  (748 322)  LC_1 Logic Functioning bit
 (42 2)  (750 322)  (750 322)  LC_1 Logic Functioning bit
 (2 3)  (710 323)  (710 323)  routing T_14_20.lc_trk_g0_0 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (14 3)  (722 323)  (722 323)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (16 3)  (724 323)  (724 323)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (726 323)  (726 323)  routing T_14_20.sp4_h_r_5 <X> T_14_20.lc_trk_g0_5
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 323)  (731 323)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g0_6
 (25 3)  (733 323)  (733 323)  routing T_14_20.sp4_v_t_3 <X> T_14_20.lc_trk_g0_6
 (30 3)  (738 323)  (738 323)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (40 3)  (748 323)  (748 323)  LC_1 Logic Functioning bit
 (42 3)  (750 323)  (750 323)  LC_1 Logic Functioning bit
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (12 4)  (720 324)  (720 324)  routing T_14_20.sp4_v_b_11 <X> T_14_20.sp4_h_r_5
 (15 4)  (723 324)  (723 324)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g1_1
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (729 324)  (729 324)  routing T_14_20.sp4_h_r_19 <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 324)  (731 324)  routing T_14_20.sp4_h_r_19 <X> T_14_20.lc_trk_g1_3
 (24 4)  (732 324)  (732 324)  routing T_14_20.sp4_h_r_19 <X> T_14_20.lc_trk_g1_3
 (27 4)  (735 324)  (735 324)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 324)  (736 324)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (38 4)  (746 324)  (746 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (42 4)  (750 324)  (750 324)  LC_2 Logic Functioning bit
 (50 4)  (758 324)  (758 324)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (719 325)  (719 325)  routing T_14_20.sp4_v_b_11 <X> T_14_20.sp4_h_r_5
 (13 5)  (721 325)  (721 325)  routing T_14_20.sp4_v_b_11 <X> T_14_20.sp4_h_r_5
 (18 5)  (726 325)  (726 325)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g1_1
 (21 5)  (729 325)  (729 325)  routing T_14_20.sp4_h_r_19 <X> T_14_20.lc_trk_g1_3
 (27 5)  (735 325)  (735 325)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 325)  (736 325)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (38 5)  (746 325)  (746 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (52 5)  (760 325)  (760 325)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (8 6)  (716 326)  (716 326)  routing T_14_20.sp4_v_t_47 <X> T_14_20.sp4_h_l_41
 (9 6)  (717 326)  (717 326)  routing T_14_20.sp4_v_t_47 <X> T_14_20.sp4_h_l_41
 (10 6)  (718 326)  (718 326)  routing T_14_20.sp4_v_t_47 <X> T_14_20.sp4_h_l_41
 (13 6)  (721 326)  (721 326)  routing T_14_20.sp4_v_b_5 <X> T_14_20.sp4_v_t_40
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 326)  (741 326)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (37 6)  (745 326)  (745 326)  LC_3 Logic Functioning bit
 (39 6)  (747 326)  (747 326)  LC_3 Logic Functioning bit
 (40 6)  (748 326)  (748 326)  LC_3 Logic Functioning bit
 (42 6)  (750 326)  (750 326)  LC_3 Logic Functioning bit
 (45 6)  (753 326)  (753 326)  LC_3 Logic Functioning bit
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 327)  (732 327)  routing T_14_20.top_op_6 <X> T_14_20.lc_trk_g1_6
 (25 7)  (733 327)  (733 327)  routing T_14_20.top_op_6 <X> T_14_20.lc_trk_g1_6
 (26 7)  (734 327)  (734 327)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 327)  (740 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 327)  (741 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.input_2_3
 (34 7)  (742 327)  (742 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.input_2_3
 (35 7)  (743 327)  (743 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.input_2_3
 (36 7)  (744 327)  (744 327)  LC_3 Logic Functioning bit
 (38 7)  (746 327)  (746 327)  LC_3 Logic Functioning bit
 (41 7)  (749 327)  (749 327)  LC_3 Logic Functioning bit
 (43 7)  (751 327)  (751 327)  LC_3 Logic Functioning bit
 (44 7)  (752 327)  (752 327)  LC_3 Logic Functioning bit
 (45 7)  (753 327)  (753 327)  LC_3 Logic Functioning bit
 (48 7)  (756 327)  (756 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (723 328)  (723 328)  routing T_14_20.sp4_h_r_33 <X> T_14_20.lc_trk_g2_1
 (16 8)  (724 328)  (724 328)  routing T_14_20.sp4_h_r_33 <X> T_14_20.lc_trk_g2_1
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 328)  (726 328)  routing T_14_20.sp4_h_r_33 <X> T_14_20.lc_trk_g2_1
 (25 8)  (733 328)  (733 328)  routing T_14_20.rgt_op_2 <X> T_14_20.lc_trk_g2_2
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (748 328)  (748 328)  LC_4 Logic Functioning bit
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 329)  (732 329)  routing T_14_20.rgt_op_2 <X> T_14_20.lc_trk_g2_2
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 329)  (740 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (743 329)  (743 329)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.input_2_4
 (4 10)  (712 330)  (712 330)  routing T_14_20.sp4_h_r_0 <X> T_14_20.sp4_v_t_43
 (5 10)  (713 330)  (713 330)  routing T_14_20.sp4_v_t_37 <X> T_14_20.sp4_h_l_43
 (6 10)  (714 330)  (714 330)  routing T_14_20.sp4_h_r_0 <X> T_14_20.sp4_v_t_43
 (27 10)  (735 330)  (735 330)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 330)  (736 330)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 330)  (741 330)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 330)  (742 330)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (40 10)  (748 330)  (748 330)  LC_5 Logic Functioning bit
 (42 10)  (750 330)  (750 330)  LC_5 Logic Functioning bit
 (43 10)  (751 330)  (751 330)  LC_5 Logic Functioning bit
 (46 10)  (754 330)  (754 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (758 330)  (758 330)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (712 331)  (712 331)  routing T_14_20.sp4_v_t_37 <X> T_14_20.sp4_h_l_43
 (5 11)  (713 331)  (713 331)  routing T_14_20.sp4_h_r_0 <X> T_14_20.sp4_v_t_43
 (6 11)  (714 331)  (714 331)  routing T_14_20.sp4_v_t_37 <X> T_14_20.sp4_h_l_43
 (9 11)  (717 331)  (717 331)  routing T_14_20.sp4_v_b_11 <X> T_14_20.sp4_v_t_42
 (10 11)  (718 331)  (718 331)  routing T_14_20.sp4_v_b_11 <X> T_14_20.sp4_v_t_42
 (16 11)  (724 331)  (724 331)  routing T_14_20.sp12_v_b_12 <X> T_14_20.lc_trk_g2_4
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 331)  (731 331)  routing T_14_20.sp4_v_b_46 <X> T_14_20.lc_trk_g2_6
 (24 11)  (732 331)  (732 331)  routing T_14_20.sp4_v_b_46 <X> T_14_20.lc_trk_g2_6
 (30 11)  (738 331)  (738 331)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (38 11)  (746 331)  (746 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (40 11)  (748 331)  (748 331)  LC_5 Logic Functioning bit
 (42 11)  (750 331)  (750 331)  LC_5 Logic Functioning bit
 (43 11)  (751 331)  (751 331)  LC_5 Logic Functioning bit
 (14 12)  (722 332)  (722 332)  routing T_14_20.wire_logic_cluster/lc_0/out <X> T_14_20.lc_trk_g3_0
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (729 332)  (729 332)  routing T_14_20.bnl_op_3 <X> T_14_20.lc_trk_g3_3
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (743 332)  (743 332)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (42 12)  (750 332)  (750 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (45 12)  (753 332)  (753 332)  LC_6 Logic Functioning bit
 (46 12)  (754 332)  (754 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (759 332)  (759 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (760 332)  (760 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (729 333)  (729 333)  routing T_14_20.bnl_op_3 <X> T_14_20.lc_trk_g3_3
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 333)  (733 333)  routing T_14_20.sp4_r_v_b_42 <X> T_14_20.lc_trk_g3_2
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 333)  (740 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 333)  (741 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (35 13)  (743 333)  (743 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (36 13)  (744 333)  (744 333)  LC_6 Logic Functioning bit
 (37 13)  (745 333)  (745 333)  LC_6 Logic Functioning bit
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit
 (43 13)  (751 333)  (751 333)  LC_6 Logic Functioning bit
 (45 13)  (753 333)  (753 333)  LC_6 Logic Functioning bit
 (0 14)  (708 334)  (708 334)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (720 334)  (720 334)  routing T_14_20.sp4_v_t_46 <X> T_14_20.sp4_h_l_46
 (28 14)  (736 334)  (736 334)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 334)  (738 334)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 334)  (743 334)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.input_2_7
 (38 14)  (746 334)  (746 334)  LC_7 Logic Functioning bit
 (41 14)  (749 334)  (749 334)  LC_7 Logic Functioning bit
 (43 14)  (751 334)  (751 334)  LC_7 Logic Functioning bit
 (0 15)  (708 335)  (708 335)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (11 15)  (719 335)  (719 335)  routing T_14_20.sp4_v_t_46 <X> T_14_20.sp4_h_l_46
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 335)  (740 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (744 335)  (744 335)  LC_7 Logic Functioning bit
 (37 15)  (745 335)  (745 335)  LC_7 Logic Functioning bit
 (38 15)  (746 335)  (746 335)  LC_7 Logic Functioning bit
 (41 15)  (749 335)  (749 335)  LC_7 Logic Functioning bit
 (43 15)  (751 335)  (751 335)  LC_7 Logic Functioning bit
 (51 15)  (759 335)  (759 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_20

 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (780 320)  (780 320)  routing T_15_20.bnr_op_1 <X> T_15_20.lc_trk_g0_1
 (21 0)  (783 320)  (783 320)  routing T_15_20.lft_op_3 <X> T_15_20.lc_trk_g0_3
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 320)  (786 320)  routing T_15_20.lft_op_3 <X> T_15_20.lc_trk_g0_3
 (25 0)  (787 320)  (787 320)  routing T_15_20.bnr_op_2 <X> T_15_20.lc_trk_g0_2
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 320)  (797 320)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.input_2_0
 (15 1)  (777 321)  (777 321)  routing T_15_20.sp4_v_t_5 <X> T_15_20.lc_trk_g0_0
 (16 1)  (778 321)  (778 321)  routing T_15_20.sp4_v_t_5 <X> T_15_20.lc_trk_g0_0
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (780 321)  (780 321)  routing T_15_20.bnr_op_1 <X> T_15_20.lc_trk_g0_1
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (787 321)  (787 321)  routing T_15_20.bnr_op_2 <X> T_15_20.lc_trk_g0_2
 (26 1)  (788 321)  (788 321)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 321)  (789 321)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 321)  (790 321)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 321)  (792 321)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.input_2_0
 (35 1)  (797 321)  (797 321)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.input_2_0
 (41 1)  (803 321)  (803 321)  LC_0 Logic Functioning bit
 (47 1)  (809 321)  (809 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (9 2)  (771 322)  (771 322)  routing T_15_20.sp4_h_r_10 <X> T_15_20.sp4_h_l_36
 (10 2)  (772 322)  (772 322)  routing T_15_20.sp4_h_r_10 <X> T_15_20.sp4_h_l_36
 (2 3)  (764 323)  (764 323)  routing T_15_20.lc_trk_g0_0 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (0 4)  (762 324)  (762 324)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (28 4)  (790 324)  (790 324)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 324)  (792 324)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 324)  (802 324)  LC_2 Logic Functioning bit
 (42 4)  (804 324)  (804 324)  LC_2 Logic Functioning bit
 (48 4)  (810 324)  (810 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (47 5)  (809 325)  (809 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (810 325)  (810 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (777 326)  (777 326)  routing T_15_20.top_op_5 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (788 326)  (788 326)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 326)  (789 326)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 326)  (792 326)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 326)  (793 326)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 326)  (795 326)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 326)  (796 326)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 326)  (798 326)  LC_3 Logic Functioning bit
 (37 6)  (799 326)  (799 326)  LC_3 Logic Functioning bit
 (38 6)  (800 326)  (800 326)  LC_3 Logic Functioning bit
 (39 6)  (801 326)  (801 326)  LC_3 Logic Functioning bit
 (41 6)  (803 326)  (803 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (50 6)  (812 326)  (812 326)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (780 327)  (780 327)  routing T_15_20.top_op_5 <X> T_15_20.lc_trk_g1_5
 (27 7)  (789 327)  (789 327)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 327)  (790 327)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 327)  (793 327)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (38 7)  (800 327)  (800 327)  LC_3 Logic Functioning bit
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (41 7)  (803 327)  (803 327)  LC_3 Logic Functioning bit
 (15 8)  (777 328)  (777 328)  routing T_15_20.tnr_op_1 <X> T_15_20.lc_trk_g2_1
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (784 328)  (784 328)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (786 328)  (786 328)  routing T_15_20.tnl_op_3 <X> T_15_20.lc_trk_g2_3
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 328)  (795 328)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (42 8)  (804 328)  (804 328)  LC_4 Logic Functioning bit
 (43 8)  (805 328)  (805 328)  LC_4 Logic Functioning bit
 (50 8)  (812 328)  (812 328)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (783 329)  (783 329)  routing T_15_20.tnl_op_3 <X> T_15_20.lc_trk_g2_3
 (22 9)  (784 329)  (784 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (787 329)  (787 329)  routing T_15_20.sp4_r_v_b_34 <X> T_15_20.lc_trk_g2_2
 (31 9)  (793 329)  (793 329)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (42 9)  (804 329)  (804 329)  LC_4 Logic Functioning bit
 (43 9)  (805 329)  (805 329)  LC_4 Logic Functioning bit
 (15 10)  (777 330)  (777 330)  routing T_15_20.tnl_op_5 <X> T_15_20.lc_trk_g2_5
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (42 10)  (804 330)  (804 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (50 10)  (812 330)  (812 330)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (780 331)  (780 331)  routing T_15_20.tnl_op_5 <X> T_15_20.lc_trk_g2_5
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 331)  (786 331)  routing T_15_20.tnl_op_6 <X> T_15_20.lc_trk_g2_6
 (25 11)  (787 331)  (787 331)  routing T_15_20.tnl_op_6 <X> T_15_20.lc_trk_g2_6
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 331)  (792 331)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (41 11)  (803 331)  (803 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (46 11)  (808 331)  (808 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 332)  (786 332)  routing T_15_20.tnr_op_3 <X> T_15_20.lc_trk_g3_3
 (25 12)  (787 332)  (787 332)  routing T_15_20.rgt_op_2 <X> T_15_20.lc_trk_g3_2
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 333)  (786 333)  routing T_15_20.rgt_op_2 <X> T_15_20.lc_trk_g3_2
 (21 14)  (783 334)  (783 334)  routing T_15_20.bnl_op_7 <X> T_15_20.lc_trk_g3_7
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (15 15)  (777 335)  (777 335)  routing T_15_20.tnr_op_4 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (783 335)  (783 335)  routing T_15_20.bnl_op_7 <X> T_15_20.lc_trk_g3_7


LogicTile_16_20

 (13 0)  (829 320)  (829 320)  routing T_16_20.sp4_h_l_39 <X> T_16_20.sp4_v_b_2
 (15 0)  (831 320)  (831 320)  routing T_16_20.top_op_1 <X> T_16_20.lc_trk_g0_1
 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (837 320)  (837 320)  routing T_16_20.lft_op_3 <X> T_16_20.lc_trk_g0_3
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 320)  (840 320)  routing T_16_20.lft_op_3 <X> T_16_20.lc_trk_g0_3
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 320)  (846 320)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 320)  (851 320)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.input_2_0
 (37 0)  (853 320)  (853 320)  LC_0 Logic Functioning bit
 (41 0)  (857 320)  (857 320)  LC_0 Logic Functioning bit
 (43 0)  (859 320)  (859 320)  LC_0 Logic Functioning bit
 (12 1)  (828 321)  (828 321)  routing T_16_20.sp4_h_l_39 <X> T_16_20.sp4_v_b_2
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (834 321)  (834 321)  routing T_16_20.top_op_1 <X> T_16_20.lc_trk_g0_1
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 321)  (840 321)  routing T_16_20.bot_op_2 <X> T_16_20.lc_trk_g0_2
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (849 321)  (849 321)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.input_2_0
 (34 1)  (850 321)  (850 321)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.input_2_0
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (41 1)  (857 321)  (857 321)  LC_0 Logic Functioning bit
 (43 1)  (859 321)  (859 321)  LC_0 Logic Functioning bit
 (0 2)  (816 322)  (816 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (16 2)  (832 322)  (832 322)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (834 322)  (834 322)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g0_5
 (22 2)  (838 322)  (838 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 322)  (839 322)  routing T_16_20.sp4_v_b_23 <X> T_16_20.lc_trk_g0_7
 (24 2)  (840 322)  (840 322)  routing T_16_20.sp4_v_b_23 <X> T_16_20.lc_trk_g0_7
 (25 2)  (841 322)  (841 322)  routing T_16_20.sp4_v_b_6 <X> T_16_20.lc_trk_g0_6
 (26 2)  (842 322)  (842 322)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 322)  (850 322)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (37 2)  (853 322)  (853 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (47 2)  (863 322)  (863 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (866 322)  (866 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 323)  (816 323)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 3)  (818 323)  (818 323)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (14 3)  (830 323)  (830 323)  routing T_16_20.top_op_4 <X> T_16_20.lc_trk_g0_4
 (15 3)  (831 323)  (831 323)  routing T_16_20.top_op_4 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (834 323)  (834 323)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g0_5
 (22 3)  (838 323)  (838 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (839 323)  (839 323)  routing T_16_20.sp4_v_b_6 <X> T_16_20.lc_trk_g0_6
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 323)  (847 323)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (40 3)  (856 323)  (856 323)  LC_1 Logic Functioning bit
 (42 3)  (858 323)  (858 323)  LC_1 Logic Functioning bit
 (0 4)  (816 324)  (816 324)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (1 4)  (817 324)  (817 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 324)  (840 324)  routing T_16_20.bot_op_3 <X> T_16_20.lc_trk_g1_3
 (26 4)  (842 324)  (842 324)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 324)  (851 324)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.input_2_2
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (40 4)  (856 324)  (856 324)  LC_2 Logic Functioning bit
 (41 4)  (857 324)  (857 324)  LC_2 Logic Functioning bit
 (42 4)  (858 324)  (858 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (1 5)  (817 325)  (817 325)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (27 5)  (843 325)  (843 325)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 325)  (848 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (39 5)  (855 325)  (855 325)  LC_2 Logic Functioning bit
 (40 5)  (856 325)  (856 325)  LC_2 Logic Functioning bit
 (41 5)  (857 325)  (857 325)  LC_2 Logic Functioning bit
 (42 5)  (858 325)  (858 325)  LC_2 Logic Functioning bit
 (12 6)  (828 326)  (828 326)  routing T_16_20.sp4_v_t_46 <X> T_16_20.sp4_h_l_40
 (15 6)  (831 326)  (831 326)  routing T_16_20.bot_op_5 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (856 326)  (856 326)  LC_3 Logic Functioning bit
 (42 6)  (858 326)  (858 326)  LC_3 Logic Functioning bit
 (50 6)  (866 326)  (866 326)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (827 327)  (827 327)  routing T_16_20.sp4_v_t_46 <X> T_16_20.sp4_h_l_40
 (13 7)  (829 327)  (829 327)  routing T_16_20.sp4_v_t_46 <X> T_16_20.sp4_h_l_40
 (15 7)  (831 327)  (831 327)  routing T_16_20.bot_op_4 <X> T_16_20.lc_trk_g1_4
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (842 327)  (842 327)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 327)  (846 327)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 327)  (847 327)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (42 7)  (858 327)  (858 327)  LC_3 Logic Functioning bit
 (6 8)  (822 328)  (822 328)  routing T_16_20.sp4_v_t_38 <X> T_16_20.sp4_v_b_6
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (841 328)  (841 328)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (26 8)  (842 328)  (842 328)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (41 8)  (857 328)  (857 328)  LC_4 Logic Functioning bit
 (42 8)  (858 328)  (858 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (50 8)  (866 328)  (866 328)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (821 329)  (821 329)  routing T_16_20.sp4_v_t_38 <X> T_16_20.sp4_v_b_6
 (18 9)  (834 329)  (834 329)  routing T_16_20.sp4_r_v_b_33 <X> T_16_20.lc_trk_g2_1
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 329)  (839 329)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (25 9)  (841 329)  (841 329)  routing T_16_20.sp4_v_t_23 <X> T_16_20.lc_trk_g2_2
 (27 9)  (843 329)  (843 329)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 329)  (844 329)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (40 9)  (856 329)  (856 329)  LC_4 Logic Functioning bit
 (43 9)  (859 329)  (859 329)  LC_4 Logic Functioning bit
 (46 9)  (862 329)  (862 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (831 330)  (831 330)  routing T_16_20.sp4_h_l_16 <X> T_16_20.lc_trk_g2_5
 (16 10)  (832 330)  (832 330)  routing T_16_20.sp4_h_l_16 <X> T_16_20.lc_trk_g2_5
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (842 330)  (842 330)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 330)  (843 330)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (41 10)  (857 330)  (857 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (4 11)  (820 331)  (820 331)  routing T_16_20.sp4_h_r_10 <X> T_16_20.sp4_h_l_43
 (6 11)  (822 331)  (822 331)  routing T_16_20.sp4_h_r_10 <X> T_16_20.sp4_h_l_43
 (11 11)  (827 331)  (827 331)  routing T_16_20.sp4_h_r_8 <X> T_16_20.sp4_h_l_45
 (18 11)  (834 331)  (834 331)  routing T_16_20.sp4_h_l_16 <X> T_16_20.lc_trk_g2_5
 (26 11)  (842 331)  (842 331)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 331)  (846 331)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 331)  (847 331)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (40 11)  (856 331)  (856 331)  LC_5 Logic Functioning bit
 (42 11)  (858 331)  (858 331)  LC_5 Logic Functioning bit
 (46 11)  (862 331)  (862 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (837 332)  (837 332)  routing T_16_20.wire_logic_cluster/lc_3/out <X> T_16_20.lc_trk_g3_3
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (843 332)  (843 332)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 332)  (849 332)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (40 12)  (856 332)  (856 332)  LC_6 Logic Functioning bit
 (41 12)  (857 332)  (857 332)  LC_6 Logic Functioning bit
 (42 12)  (858 332)  (858 332)  LC_6 Logic Functioning bit
 (43 12)  (859 332)  (859 332)  LC_6 Logic Functioning bit
 (45 12)  (861 332)  (861 332)  LC_6 Logic Functioning bit
 (26 13)  (842 333)  (842 333)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 333)  (843 333)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 333)  (844 333)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (41 13)  (857 333)  (857 333)  LC_6 Logic Functioning bit
 (43 13)  (859 333)  (859 333)  LC_6 Logic Functioning bit
 (48 13)  (864 333)  (864 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 14)  (821 334)  (821 334)  routing T_16_20.sp4_v_t_38 <X> T_16_20.sp4_h_l_44
 (13 14)  (829 334)  (829 334)  routing T_16_20.sp4_h_r_11 <X> T_16_20.sp4_v_t_46
 (15 14)  (831 334)  (831 334)  routing T_16_20.sp4_h_l_16 <X> T_16_20.lc_trk_g3_5
 (16 14)  (832 334)  (832 334)  routing T_16_20.sp4_h_l_16 <X> T_16_20.lc_trk_g3_5
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (842 334)  (842 334)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 334)  (849 334)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (41 14)  (857 334)  (857 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (4 15)  (820 335)  (820 335)  routing T_16_20.sp4_v_t_38 <X> T_16_20.sp4_h_l_44
 (6 15)  (822 335)  (822 335)  routing T_16_20.sp4_v_t_38 <X> T_16_20.sp4_h_l_44
 (12 15)  (828 335)  (828 335)  routing T_16_20.sp4_h_r_11 <X> T_16_20.sp4_v_t_46
 (18 15)  (834 335)  (834 335)  routing T_16_20.sp4_h_l_16 <X> T_16_20.lc_trk_g3_5
 (28 15)  (844 335)  (844 335)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit
 (48 15)  (864 335)  (864 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_20

 (5 10)  (879 330)  (879 330)  routing T_17_20.sp4_v_t_37 <X> T_17_20.sp4_h_l_43
 (10 10)  (884 330)  (884 330)  routing T_17_20.sp4_v_b_2 <X> T_17_20.sp4_h_l_42
 (4 11)  (878 331)  (878 331)  routing T_17_20.sp4_v_t_37 <X> T_17_20.sp4_h_l_43
 (6 11)  (880 331)  (880 331)  routing T_17_20.sp4_v_t_37 <X> T_17_20.sp4_h_l_43


LogicTile_18_20

 (3 15)  (931 335)  (931 335)  routing T_18_20.sp12_h_l_22 <X> T_18_20.sp12_v_t_22


LogicTile_20_20

 (4 6)  (1040 326)  (1040 326)  routing T_20_20.sp4_h_r_3 <X> T_20_20.sp4_v_t_38
 (5 7)  (1041 327)  (1041 327)  routing T_20_20.sp4_h_r_3 <X> T_20_20.sp4_v_t_38
 (11 15)  (1047 335)  (1047 335)  routing T_20_20.sp4_h_r_3 <X> T_20_20.sp4_h_l_46
 (13 15)  (1049 335)  (1049 335)  routing T_20_20.sp4_h_r_3 <X> T_20_20.sp4_h_l_46


LogicTile_24_20

 (5 6)  (1257 326)  (1257 326)  routing T_24_20.sp4_h_r_0 <X> T_24_20.sp4_h_l_38
 (4 7)  (1256 327)  (1256 327)  routing T_24_20.sp4_h_r_0 <X> T_24_20.sp4_h_l_38


LogicTile_28_20

 (5 2)  (1461 322)  (1461 322)  routing T_28_20.sp4_h_r_9 <X> T_28_20.sp4_h_l_37
 (4 3)  (1460 323)  (1460 323)  routing T_28_20.sp4_h_r_9 <X> T_28_20.sp4_h_l_37


LogicTile_32_20

 (4 15)  (1676 335)  (1676 335)  routing T_32_20.sp4_h_r_1 <X> T_32_20.sp4_h_l_44
 (6 15)  (1678 335)  (1678 335)  routing T_32_20.sp4_h_r_1 <X> T_32_20.sp4_h_l_44


IO_Tile_33_20

 (13 0)  (1739 320)  (1739 320)  routing T_33_20.span4_vert_b_0 <X> T_33_20.span4_horz_1
 (14 0)  (1740 320)  (1740 320)  routing T_33_20.span4_vert_b_0 <X> T_33_20.span4_horz_1


LogicTile_3_19

 (19 4)  (145 308)  (145 308)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_5_19

 (12 0)  (246 304)  (246 304)  routing T_5_19.sp4_v_b_8 <X> T_5_19.sp4_h_r_2
 (32 0)  (266 304)  (266 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 304)  (267 304)  routing T_5_19.lc_trk_g2_1 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (271 304)  (271 304)  LC_0 Logic Functioning bit
 (38 0)  (272 304)  (272 304)  LC_0 Logic Functioning bit
 (42 0)  (276 304)  (276 304)  LC_0 Logic Functioning bit
 (43 0)  (277 304)  (277 304)  LC_0 Logic Functioning bit
 (45 0)  (279 304)  (279 304)  LC_0 Logic Functioning bit
 (11 1)  (245 305)  (245 305)  routing T_5_19.sp4_v_b_8 <X> T_5_19.sp4_h_r_2
 (13 1)  (247 305)  (247 305)  routing T_5_19.sp4_v_b_8 <X> T_5_19.sp4_h_r_2
 (15 1)  (249 305)  (249 305)  routing T_5_19.sp4_v_t_5 <X> T_5_19.lc_trk_g0_0
 (16 1)  (250 305)  (250 305)  routing T_5_19.sp4_v_t_5 <X> T_5_19.lc_trk_g0_0
 (17 1)  (251 305)  (251 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (256 305)  (256 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (258 305)  (258 305)  routing T_5_19.bot_op_2 <X> T_5_19.lc_trk_g0_2
 (26 1)  (260 305)  (260 305)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 305)  (262 305)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 305)  (263 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 305)  (266 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (267 305)  (267 305)  routing T_5_19.lc_trk_g2_0 <X> T_5_19.input_2_0
 (36 1)  (270 305)  (270 305)  LC_0 Logic Functioning bit
 (39 1)  (273 305)  (273 305)  LC_0 Logic Functioning bit
 (42 1)  (276 305)  (276 305)  LC_0 Logic Functioning bit
 (43 1)  (277 305)  (277 305)  LC_0 Logic Functioning bit
 (45 1)  (279 305)  (279 305)  LC_0 Logic Functioning bit
 (2 2)  (236 306)  (236 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (15 2)  (249 306)  (249 306)  routing T_5_19.sp12_h_r_5 <X> T_5_19.lc_trk_g0_5
 (17 2)  (251 306)  (251 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (252 306)  (252 306)  routing T_5_19.sp12_h_r_5 <X> T_5_19.lc_trk_g0_5
 (21 2)  (255 306)  (255 306)  routing T_5_19.sp12_h_l_4 <X> T_5_19.lc_trk_g0_7
 (22 2)  (256 306)  (256 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (258 306)  (258 306)  routing T_5_19.sp12_h_l_4 <X> T_5_19.lc_trk_g0_7
 (29 2)  (263 306)  (263 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 306)  (265 306)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 306)  (266 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (269 306)  (269 306)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.input_2_1
 (36 2)  (270 306)  (270 306)  LC_1 Logic Functioning bit
 (0 3)  (234 307)  (234 307)  routing T_5_19.lc_trk_g1_1 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 3)  (236 307)  (236 307)  routing T_5_19.lc_trk_g1_1 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (15 3)  (249 307)  (249 307)  routing T_5_19.sp4_v_t_9 <X> T_5_19.lc_trk_g0_4
 (16 3)  (250 307)  (250 307)  routing T_5_19.sp4_v_t_9 <X> T_5_19.lc_trk_g0_4
 (17 3)  (251 307)  (251 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (252 307)  (252 307)  routing T_5_19.sp12_h_r_5 <X> T_5_19.lc_trk_g0_5
 (21 3)  (255 307)  (255 307)  routing T_5_19.sp12_h_l_4 <X> T_5_19.lc_trk_g0_7
 (27 3)  (261 307)  (261 307)  routing T_5_19.lc_trk_g1_0 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 307)  (263 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (266 307)  (266 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (268 307)  (268 307)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.input_2_1
 (35 3)  (269 307)  (269 307)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.input_2_1
 (1 4)  (235 308)  (235 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (249 308)  (249 308)  routing T_5_19.sp4_h_l_4 <X> T_5_19.lc_trk_g1_1
 (16 4)  (250 308)  (250 308)  routing T_5_19.sp4_h_l_4 <X> T_5_19.lc_trk_g1_1
 (17 4)  (251 308)  (251 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (252 308)  (252 308)  routing T_5_19.sp4_h_l_4 <X> T_5_19.lc_trk_g1_1
 (21 4)  (255 308)  (255 308)  routing T_5_19.wire_logic_cluster/lc_3/out <X> T_5_19.lc_trk_g1_3
 (22 4)  (256 308)  (256 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (263 308)  (263 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 308)  (264 308)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 308)  (265 308)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 308)  (266 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 308)  (267 308)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 308)  (271 308)  LC_2 Logic Functioning bit
 (41 4)  (275 308)  (275 308)  LC_2 Logic Functioning bit
 (42 4)  (276 308)  (276 308)  LC_2 Logic Functioning bit
 (45 4)  (279 308)  (279 308)  LC_2 Logic Functioning bit
 (47 4)  (281 308)  (281 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (282 308)  (282 308)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (284 308)  (284 308)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (287 308)  (287 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (234 309)  (234 309)  routing T_5_19.glb_netwk_3 <X> T_5_19.wire_logic_cluster/lc_7/cen
 (14 5)  (248 309)  (248 309)  routing T_5_19.top_op_0 <X> T_5_19.lc_trk_g1_0
 (15 5)  (249 309)  (249 309)  routing T_5_19.top_op_0 <X> T_5_19.lc_trk_g1_0
 (17 5)  (251 309)  (251 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (252 309)  (252 309)  routing T_5_19.sp4_h_l_4 <X> T_5_19.lc_trk_g1_1
 (26 5)  (260 309)  (260 309)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 309)  (262 309)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 309)  (263 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 309)  (264 309)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (39 5)  (273 309)  (273 309)  LC_2 Logic Functioning bit
 (40 5)  (274 309)  (274 309)  LC_2 Logic Functioning bit
 (43 5)  (277 309)  (277 309)  LC_2 Logic Functioning bit
 (45 5)  (279 309)  (279 309)  LC_2 Logic Functioning bit
 (4 6)  (238 310)  (238 310)  routing T_5_19.sp4_h_r_9 <X> T_5_19.sp4_v_t_38
 (6 6)  (240 310)  (240 310)  routing T_5_19.sp4_h_r_9 <X> T_5_19.sp4_v_t_38
 (14 6)  (248 310)  (248 310)  routing T_5_19.sp4_v_t_1 <X> T_5_19.lc_trk_g1_4
 (21 6)  (255 310)  (255 310)  routing T_5_19.wire_logic_cluster/lc_7/out <X> T_5_19.lc_trk_g1_7
 (22 6)  (256 310)  (256 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (259 310)  (259 310)  routing T_5_19.wire_logic_cluster/lc_6/out <X> T_5_19.lc_trk_g1_6
 (26 6)  (260 310)  (260 310)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 310)  (262 310)  routing T_5_19.lc_trk_g2_0 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 310)  (263 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 310)  (266 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 310)  (267 310)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 310)  (270 310)  LC_3 Logic Functioning bit
 (37 6)  (271 310)  (271 310)  LC_3 Logic Functioning bit
 (38 6)  (272 310)  (272 310)  LC_3 Logic Functioning bit
 (39 6)  (273 310)  (273 310)  LC_3 Logic Functioning bit
 (40 6)  (274 310)  (274 310)  LC_3 Logic Functioning bit
 (42 6)  (276 310)  (276 310)  LC_3 Logic Functioning bit
 (5 7)  (239 311)  (239 311)  routing T_5_19.sp4_h_r_9 <X> T_5_19.sp4_v_t_38
 (14 7)  (248 311)  (248 311)  routing T_5_19.sp4_v_t_1 <X> T_5_19.lc_trk_g1_4
 (16 7)  (250 311)  (250 311)  routing T_5_19.sp4_v_t_1 <X> T_5_19.lc_trk_g1_4
 (17 7)  (251 311)  (251 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (256 311)  (256 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (260 311)  (260 311)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 311)  (261 311)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 311)  (263 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 311)  (265 311)  routing T_5_19.lc_trk_g2_2 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (40 7)  (274 311)  (274 311)  LC_3 Logic Functioning bit
 (42 7)  (276 311)  (276 311)  LC_3 Logic Functioning bit
 (14 8)  (248 312)  (248 312)  routing T_5_19.wire_logic_cluster/lc_0/out <X> T_5_19.lc_trk_g2_0
 (17 8)  (251 312)  (251 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 312)  (252 312)  routing T_5_19.wire_logic_cluster/lc_1/out <X> T_5_19.lc_trk_g2_1
 (25 8)  (259 312)  (259 312)  routing T_5_19.wire_logic_cluster/lc_2/out <X> T_5_19.lc_trk_g2_2
 (26 8)  (260 312)  (260 312)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 312)  (261 312)  routing T_5_19.lc_trk_g1_0 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 312)  (263 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 312)  (265 312)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 312)  (266 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 312)  (268 312)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 312)  (274 312)  LC_4 Logic Functioning bit
 (41 8)  (275 312)  (275 312)  LC_4 Logic Functioning bit
 (43 8)  (277 312)  (277 312)  LC_4 Logic Functioning bit
 (8 9)  (242 313)  (242 313)  routing T_5_19.sp4_h_r_7 <X> T_5_19.sp4_v_b_7
 (17 9)  (251 313)  (251 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (256 313)  (256 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (263 313)  (263 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 313)  (266 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (267 313)  (267 313)  routing T_5_19.lc_trk_g2_0 <X> T_5_19.input_2_4
 (36 9)  (270 313)  (270 313)  LC_4 Logic Functioning bit
 (38 9)  (272 313)  (272 313)  LC_4 Logic Functioning bit
 (41 9)  (275 313)  (275 313)  LC_4 Logic Functioning bit
 (43 9)  (277 313)  (277 313)  LC_4 Logic Functioning bit
 (17 10)  (251 314)  (251 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 314)  (252 314)  routing T_5_19.wire_logic_cluster/lc_5/out <X> T_5_19.lc_trk_g2_5
 (27 10)  (261 314)  (261 314)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 314)  (263 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 314)  (266 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 314)  (267 314)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 314)  (268 314)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (271 314)  (271 314)  LC_5 Logic Functioning bit
 (41 10)  (275 314)  (275 314)  LC_5 Logic Functioning bit
 (50 10)  (284 314)  (284 314)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (261 315)  (261 315)  routing T_5_19.lc_trk_g1_0 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 315)  (263 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 315)  (264 315)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 315)  (265 315)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 315)  (270 315)  LC_5 Logic Functioning bit
 (52 11)  (286 315)  (286 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (22 12)  (256 316)  (256 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (31 12)  (265 316)  (265 316)  routing T_5_19.lc_trk_g0_5 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 316)  (266 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (270 316)  (270 316)  LC_6 Logic Functioning bit
 (38 12)  (272 316)  (272 316)  LC_6 Logic Functioning bit
 (41 12)  (275 316)  (275 316)  LC_6 Logic Functioning bit
 (45 12)  (279 316)  (279 316)  LC_6 Logic Functioning bit
 (50 12)  (284 316)  (284 316)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (260 317)  (260 317)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 317)  (263 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (271 317)  (271 317)  LC_6 Logic Functioning bit
 (39 13)  (273 317)  (273 317)  LC_6 Logic Functioning bit
 (40 13)  (274 317)  (274 317)  LC_6 Logic Functioning bit
 (45 13)  (279 317)  (279 317)  LC_6 Logic Functioning bit
 (46 13)  (280 317)  (280 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (234 318)  (234 318)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 318)  (235 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (260 318)  (260 318)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (263 318)  (263 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 318)  (265 318)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 318)  (266 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 318)  (268 318)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 318)  (269 318)  routing T_5_19.lc_trk_g0_5 <X> T_5_19.input_2_7
 (38 14)  (272 318)  (272 318)  LC_7 Logic Functioning bit
 (40 14)  (274 318)  (274 318)  LC_7 Logic Functioning bit
 (41 14)  (275 318)  (275 318)  LC_7 Logic Functioning bit
 (42 14)  (276 318)  (276 318)  LC_7 Logic Functioning bit
 (43 14)  (277 318)  (277 318)  LC_7 Logic Functioning bit
 (45 14)  (279 318)  (279 318)  LC_7 Logic Functioning bit
 (47 14)  (281 318)  (281 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (234 319)  (234 319)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (28 15)  (262 319)  (262 319)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 319)  (263 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 319)  (264 319)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 319)  (265 319)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 319)  (266 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (40 15)  (274 319)  (274 319)  LC_7 Logic Functioning bit
 (41 15)  (275 319)  (275 319)  LC_7 Logic Functioning bit
 (42 15)  (276 319)  (276 319)  LC_7 Logic Functioning bit
 (43 15)  (277 319)  (277 319)  LC_7 Logic Functioning bit
 (45 15)  (279 319)  (279 319)  LC_7 Logic Functioning bit
 (48 15)  (282 319)  (282 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_19

 (22 0)  (310 304)  (310 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (312 304)  (312 304)  routing T_6_19.top_op_3 <X> T_6_19.lc_trk_g0_3
 (25 0)  (313 304)  (313 304)  routing T_6_19.wire_logic_cluster/lc_2/out <X> T_6_19.lc_trk_g0_2
 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 304)  (321 304)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 304)  (322 304)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 304)  (323 304)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.input_2_0
 (37 0)  (325 304)  (325 304)  LC_0 Logic Functioning bit
 (38 0)  (326 304)  (326 304)  LC_0 Logic Functioning bit
 (39 0)  (327 304)  (327 304)  LC_0 Logic Functioning bit
 (45 0)  (333 304)  (333 304)  LC_0 Logic Functioning bit
 (17 1)  (305 305)  (305 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (309 305)  (309 305)  routing T_6_19.top_op_3 <X> T_6_19.lc_trk_g0_3
 (22 1)  (310 305)  (310 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (314 305)  (314 305)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 305)  (315 305)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 305)  (318 305)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 305)  (320 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (321 305)  (321 305)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.input_2_0
 (36 1)  (324 305)  (324 305)  LC_0 Logic Functioning bit
 (37 1)  (325 305)  (325 305)  LC_0 Logic Functioning bit
 (38 1)  (326 305)  (326 305)  LC_0 Logic Functioning bit
 (39 1)  (327 305)  (327 305)  LC_0 Logic Functioning bit
 (45 1)  (333 305)  (333 305)  LC_0 Logic Functioning bit
 (52 1)  (340 305)  (340 305)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (11 2)  (299 306)  (299 306)  routing T_6_19.sp4_v_b_6 <X> T_6_19.sp4_v_t_39
 (13 2)  (301 306)  (301 306)  routing T_6_19.sp4_v_b_6 <X> T_6_19.sp4_v_t_39
 (27 2)  (315 306)  (315 306)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 306)  (317 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 306)  (320 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 306)  (321 306)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 306)  (322 306)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 306)  (325 306)  LC_1 Logic Functioning bit
 (38 2)  (326 306)  (326 306)  LC_1 Logic Functioning bit
 (39 2)  (327 306)  (327 306)  LC_1 Logic Functioning bit
 (45 2)  (333 306)  (333 306)  LC_1 Logic Functioning bit
 (2 3)  (290 307)  (290 307)  routing T_6_19.lc_trk_g0_0 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (26 3)  (314 307)  (314 307)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 307)  (317 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 307)  (318 307)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 307)  (319 307)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 307)  (320 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (322 307)  (322 307)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.input_2_1
 (35 3)  (323 307)  (323 307)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.input_2_1
 (36 3)  (324 307)  (324 307)  LC_1 Logic Functioning bit
 (37 3)  (325 307)  (325 307)  LC_1 Logic Functioning bit
 (38 3)  (326 307)  (326 307)  LC_1 Logic Functioning bit
 (39 3)  (327 307)  (327 307)  LC_1 Logic Functioning bit
 (45 3)  (333 307)  (333 307)  LC_1 Logic Functioning bit
 (22 4)  (310 308)  (310 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (312 308)  (312 308)  routing T_6_19.bot_op_3 <X> T_6_19.lc_trk_g1_3
 (25 4)  (313 308)  (313 308)  routing T_6_19.bnr_op_2 <X> T_6_19.lc_trk_g1_2
 (29 4)  (317 308)  (317 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 308)  (319 308)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 308)  (321 308)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 308)  (322 308)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 308)  (323 308)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.input_2_2
 (37 4)  (325 308)  (325 308)  LC_2 Logic Functioning bit
 (38 4)  (326 308)  (326 308)  LC_2 Logic Functioning bit
 (39 4)  (327 308)  (327 308)  LC_2 Logic Functioning bit
 (45 4)  (333 308)  (333 308)  LC_2 Logic Functioning bit
 (22 5)  (310 309)  (310 309)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (313 309)  (313 309)  routing T_6_19.bnr_op_2 <X> T_6_19.lc_trk_g1_2
 (26 5)  (314 309)  (314 309)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 309)  (315 309)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 309)  (317 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 309)  (318 309)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 309)  (320 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (321 309)  (321 309)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.input_2_2
 (36 5)  (324 309)  (324 309)  LC_2 Logic Functioning bit
 (37 5)  (325 309)  (325 309)  LC_2 Logic Functioning bit
 (38 5)  (326 309)  (326 309)  LC_2 Logic Functioning bit
 (39 5)  (327 309)  (327 309)  LC_2 Logic Functioning bit
 (45 5)  (333 309)  (333 309)  LC_2 Logic Functioning bit
 (27 6)  (315 310)  (315 310)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 310)  (316 310)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (325 310)  (325 310)  LC_3 Logic Functioning bit
 (39 6)  (327 310)  (327 310)  LC_3 Logic Functioning bit
 (41 6)  (329 310)  (329 310)  LC_3 Logic Functioning bit
 (43 6)  (331 310)  (331 310)  LC_3 Logic Functioning bit
 (31 7)  (319 311)  (319 311)  routing T_6_19.lc_trk_g0_2 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (325 311)  (325 311)  LC_3 Logic Functioning bit
 (39 7)  (327 311)  (327 311)  LC_3 Logic Functioning bit
 (41 7)  (329 311)  (329 311)  LC_3 Logic Functioning bit
 (43 7)  (331 311)  (331 311)  LC_3 Logic Functioning bit
 (52 7)  (340 311)  (340 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (21 8)  (309 312)  (309 312)  routing T_6_19.rgt_op_3 <X> T_6_19.lc_trk_g2_3
 (22 8)  (310 312)  (310 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (312 312)  (312 312)  routing T_6_19.rgt_op_3 <X> T_6_19.lc_trk_g2_3
 (29 8)  (317 312)  (317 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 312)  (321 312)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 312)  (323 312)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.input_2_4
 (37 8)  (325 312)  (325 312)  LC_4 Logic Functioning bit
 (38 8)  (326 312)  (326 312)  LC_4 Logic Functioning bit
 (39 8)  (327 312)  (327 312)  LC_4 Logic Functioning bit
 (45 8)  (333 312)  (333 312)  LC_4 Logic Functioning bit
 (15 9)  (303 313)  (303 313)  routing T_6_19.tnr_op_0 <X> T_6_19.lc_trk_g2_0
 (17 9)  (305 313)  (305 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (314 313)  (314 313)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 313)  (315 313)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 313)  (318 313)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 313)  (319 313)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 313)  (320 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (321 313)  (321 313)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.input_2_4
 (36 9)  (324 313)  (324 313)  LC_4 Logic Functioning bit
 (37 9)  (325 313)  (325 313)  LC_4 Logic Functioning bit
 (38 9)  (326 313)  (326 313)  LC_4 Logic Functioning bit
 (39 9)  (327 313)  (327 313)  LC_4 Logic Functioning bit
 (45 9)  (333 313)  (333 313)  LC_4 Logic Functioning bit
 (14 10)  (302 314)  (302 314)  routing T_6_19.sp4_h_r_44 <X> T_6_19.lc_trk_g2_4
 (21 10)  (309 314)  (309 314)  routing T_6_19.rgt_op_7 <X> T_6_19.lc_trk_g2_7
 (22 10)  (310 314)  (310 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (312 314)  (312 314)  routing T_6_19.rgt_op_7 <X> T_6_19.lc_trk_g2_7
 (27 10)  (315 314)  (315 314)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 314)  (317 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 314)  (319 314)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 314)  (320 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 314)  (321 314)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 314)  (322 314)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (325 314)  (325 314)  LC_5 Logic Functioning bit
 (38 10)  (326 314)  (326 314)  LC_5 Logic Functioning bit
 (39 10)  (327 314)  (327 314)  LC_5 Logic Functioning bit
 (45 10)  (333 314)  (333 314)  LC_5 Logic Functioning bit
 (14 11)  (302 315)  (302 315)  routing T_6_19.sp4_h_r_44 <X> T_6_19.lc_trk_g2_4
 (15 11)  (303 315)  (303 315)  routing T_6_19.sp4_h_r_44 <X> T_6_19.lc_trk_g2_4
 (16 11)  (304 315)  (304 315)  routing T_6_19.sp4_h_r_44 <X> T_6_19.lc_trk_g2_4
 (17 11)  (305 315)  (305 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (314 315)  (314 315)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 315)  (317 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 315)  (318 315)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 315)  (320 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (322 315)  (322 315)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.input_2_5
 (35 11)  (323 315)  (323 315)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.input_2_5
 (36 11)  (324 315)  (324 315)  LC_5 Logic Functioning bit
 (37 11)  (325 315)  (325 315)  LC_5 Logic Functioning bit
 (38 11)  (326 315)  (326 315)  LC_5 Logic Functioning bit
 (39 11)  (327 315)  (327 315)  LC_5 Logic Functioning bit
 (45 11)  (333 315)  (333 315)  LC_5 Logic Functioning bit
 (14 12)  (302 316)  (302 316)  routing T_6_19.rgt_op_0 <X> T_6_19.lc_trk_g3_0
 (15 12)  (303 316)  (303 316)  routing T_6_19.tnl_op_1 <X> T_6_19.lc_trk_g3_1
 (17 12)  (305 316)  (305 316)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (310 316)  (310 316)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (312 316)  (312 316)  routing T_6_19.tnr_op_3 <X> T_6_19.lc_trk_g3_3
 (29 12)  (317 316)  (317 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 316)  (319 316)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 316)  (320 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 316)  (321 316)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 316)  (323 316)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.input_2_6
 (37 12)  (325 316)  (325 316)  LC_6 Logic Functioning bit
 (38 12)  (326 316)  (326 316)  LC_6 Logic Functioning bit
 (39 12)  (327 316)  (327 316)  LC_6 Logic Functioning bit
 (45 12)  (333 316)  (333 316)  LC_6 Logic Functioning bit
 (15 13)  (303 317)  (303 317)  routing T_6_19.rgt_op_0 <X> T_6_19.lc_trk_g3_0
 (17 13)  (305 317)  (305 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (306 317)  (306 317)  routing T_6_19.tnl_op_1 <X> T_6_19.lc_trk_g3_1
 (26 13)  (314 317)  (314 317)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 317)  (315 317)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 317)  (317 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 317)  (318 317)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 317)  (319 317)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 317)  (320 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (321 317)  (321 317)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.input_2_6
 (36 13)  (324 317)  (324 317)  LC_6 Logic Functioning bit
 (37 13)  (325 317)  (325 317)  LC_6 Logic Functioning bit
 (38 13)  (326 317)  (326 317)  LC_6 Logic Functioning bit
 (39 13)  (327 317)  (327 317)  LC_6 Logic Functioning bit
 (45 13)  (333 317)  (333 317)  LC_6 Logic Functioning bit
 (0 14)  (288 318)  (288 318)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 318)  (289 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (303 318)  (303 318)  routing T_6_19.rgt_op_5 <X> T_6_19.lc_trk_g3_5
 (17 14)  (305 318)  (305 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (306 318)  (306 318)  routing T_6_19.rgt_op_5 <X> T_6_19.lc_trk_g3_5
 (27 14)  (315 318)  (315 318)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 318)  (317 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 318)  (320 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 318)  (321 318)  routing T_6_19.lc_trk_g2_0 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (325 318)  (325 318)  LC_7 Logic Functioning bit
 (38 14)  (326 318)  (326 318)  LC_7 Logic Functioning bit
 (39 14)  (327 318)  (327 318)  LC_7 Logic Functioning bit
 (45 14)  (333 318)  (333 318)  LC_7 Logic Functioning bit
 (0 15)  (288 319)  (288 319)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/s_r
 (15 15)  (303 319)  (303 319)  routing T_6_19.tnr_op_4 <X> T_6_19.lc_trk_g3_4
 (17 15)  (305 319)  (305 319)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (314 319)  (314 319)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 319)  (317 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 319)  (318 319)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (320 319)  (320 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (322 319)  (322 319)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.input_2_7
 (35 15)  (323 319)  (323 319)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.input_2_7
 (36 15)  (324 319)  (324 319)  LC_7 Logic Functioning bit
 (37 15)  (325 319)  (325 319)  LC_7 Logic Functioning bit
 (38 15)  (326 319)  (326 319)  LC_7 Logic Functioning bit
 (39 15)  (327 319)  (327 319)  LC_7 Logic Functioning bit
 (45 15)  (333 319)  (333 319)  LC_7 Logic Functioning bit


LogicTile_7_19

 (5 0)  (347 304)  (347 304)  routing T_7_19.sp4_h_l_44 <X> T_7_19.sp4_h_r_0
 (27 0)  (369 304)  (369 304)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 304)  (375 304)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 304)  (378 304)  LC_0 Logic Functioning bit
 (37 0)  (379 304)  (379 304)  LC_0 Logic Functioning bit
 (38 0)  (380 304)  (380 304)  LC_0 Logic Functioning bit
 (39 0)  (381 304)  (381 304)  LC_0 Logic Functioning bit
 (44 0)  (386 304)  (386 304)  LC_0 Logic Functioning bit
 (4 1)  (346 305)  (346 305)  routing T_7_19.sp4_h_l_44 <X> T_7_19.sp4_h_r_0
 (32 1)  (374 305)  (374 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (376 305)  (376 305)  routing T_7_19.lc_trk_g1_1 <X> T_7_19.input_2_0
 (40 1)  (382 305)  (382 305)  LC_0 Logic Functioning bit
 (41 1)  (383 305)  (383 305)  LC_0 Logic Functioning bit
 (42 1)  (384 305)  (384 305)  LC_0 Logic Functioning bit
 (43 1)  (385 305)  (385 305)  LC_0 Logic Functioning bit
 (0 2)  (342 306)  (342 306)  routing T_7_19.lc_trk_g2_0 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (356 306)  (356 306)  routing T_7_19.lft_op_4 <X> T_7_19.lc_trk_g0_4
 (25 2)  (367 306)  (367 306)  routing T_7_19.lft_op_6 <X> T_7_19.lc_trk_g0_6
 (27 2)  (369 306)  (369 306)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 306)  (370 306)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (378 306)  (378 306)  LC_1 Logic Functioning bit
 (37 2)  (379 306)  (379 306)  LC_1 Logic Functioning bit
 (38 2)  (380 306)  (380 306)  LC_1 Logic Functioning bit
 (39 2)  (381 306)  (381 306)  LC_1 Logic Functioning bit
 (44 2)  (386 306)  (386 306)  LC_1 Logic Functioning bit
 (45 2)  (387 306)  (387 306)  LC_1 Logic Functioning bit
 (2 3)  (344 307)  (344 307)  routing T_7_19.lc_trk_g2_0 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (15 3)  (357 307)  (357 307)  routing T_7_19.lft_op_4 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (364 307)  (364 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (366 307)  (366 307)  routing T_7_19.lft_op_6 <X> T_7_19.lc_trk_g0_6
 (40 3)  (382 307)  (382 307)  LC_1 Logic Functioning bit
 (41 3)  (383 307)  (383 307)  LC_1 Logic Functioning bit
 (42 3)  (384 307)  (384 307)  LC_1 Logic Functioning bit
 (43 3)  (385 307)  (385 307)  LC_1 Logic Functioning bit
 (45 3)  (387 307)  (387 307)  LC_1 Logic Functioning bit
 (8 4)  (350 308)  (350 308)  routing T_7_19.sp4_v_b_10 <X> T_7_19.sp4_h_r_4
 (9 4)  (351 308)  (351 308)  routing T_7_19.sp4_v_b_10 <X> T_7_19.sp4_h_r_4
 (10 4)  (352 308)  (352 308)  routing T_7_19.sp4_v_b_10 <X> T_7_19.sp4_h_r_4
 (14 4)  (356 308)  (356 308)  routing T_7_19.lft_op_0 <X> T_7_19.lc_trk_g1_0
 (15 4)  (357 308)  (357 308)  routing T_7_19.sp4_v_b_17 <X> T_7_19.lc_trk_g1_1
 (16 4)  (358 308)  (358 308)  routing T_7_19.sp4_v_b_17 <X> T_7_19.lc_trk_g1_1
 (17 4)  (359 308)  (359 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (367 308)  (367 308)  routing T_7_19.wire_logic_cluster/lc_2/out <X> T_7_19.lc_trk_g1_2
 (27 4)  (369 308)  (369 308)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 308)  (371 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (378 308)  (378 308)  LC_2 Logic Functioning bit
 (37 4)  (379 308)  (379 308)  LC_2 Logic Functioning bit
 (38 4)  (380 308)  (380 308)  LC_2 Logic Functioning bit
 (39 4)  (381 308)  (381 308)  LC_2 Logic Functioning bit
 (44 4)  (386 308)  (386 308)  LC_2 Logic Functioning bit
 (45 4)  (387 308)  (387 308)  LC_2 Logic Functioning bit
 (12 5)  (354 309)  (354 309)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_v_b_5
 (15 5)  (357 309)  (357 309)  routing T_7_19.lft_op_0 <X> T_7_19.lc_trk_g1_0
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (364 309)  (364 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (372 309)  (372 309)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (40 5)  (382 309)  (382 309)  LC_2 Logic Functioning bit
 (41 5)  (383 309)  (383 309)  LC_2 Logic Functioning bit
 (42 5)  (384 309)  (384 309)  LC_2 Logic Functioning bit
 (43 5)  (385 309)  (385 309)  LC_2 Logic Functioning bit
 (45 5)  (387 309)  (387 309)  LC_2 Logic Functioning bit
 (13 6)  (355 310)  (355 310)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_v_t_40
 (15 6)  (357 310)  (357 310)  routing T_7_19.lft_op_5 <X> T_7_19.lc_trk_g1_5
 (17 6)  (359 310)  (359 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (360 310)  (360 310)  routing T_7_19.lft_op_5 <X> T_7_19.lc_trk_g1_5
 (25 6)  (367 310)  (367 310)  routing T_7_19.wire_logic_cluster/lc_6/out <X> T_7_19.lc_trk_g1_6
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 310)  (372 310)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (378 310)  (378 310)  LC_3 Logic Functioning bit
 (37 6)  (379 310)  (379 310)  LC_3 Logic Functioning bit
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (39 6)  (381 310)  (381 310)  LC_3 Logic Functioning bit
 (44 6)  (386 310)  (386 310)  LC_3 Logic Functioning bit
 (12 7)  (354 311)  (354 311)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_v_t_40
 (22 7)  (364 311)  (364 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (382 311)  (382 311)  LC_3 Logic Functioning bit
 (41 7)  (383 311)  (383 311)  LC_3 Logic Functioning bit
 (42 7)  (384 311)  (384 311)  LC_3 Logic Functioning bit
 (43 7)  (385 311)  (385 311)  LC_3 Logic Functioning bit
 (9 8)  (351 312)  (351 312)  routing T_7_19.sp4_v_t_42 <X> T_7_19.sp4_h_r_7
 (14 8)  (356 312)  (356 312)  routing T_7_19.sp4_h_r_40 <X> T_7_19.lc_trk_g2_0
 (16 8)  (358 312)  (358 312)  routing T_7_19.sp4_v_b_33 <X> T_7_19.lc_trk_g2_1
 (17 8)  (359 312)  (359 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (360 312)  (360 312)  routing T_7_19.sp4_v_b_33 <X> T_7_19.lc_trk_g2_1
 (27 8)  (369 312)  (369 312)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 312)  (370 312)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 312)  (371 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 312)  (372 312)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (37 8)  (379 312)  (379 312)  LC_4 Logic Functioning bit
 (38 8)  (380 312)  (380 312)  LC_4 Logic Functioning bit
 (39 8)  (381 312)  (381 312)  LC_4 Logic Functioning bit
 (44 8)  (386 312)  (386 312)  LC_4 Logic Functioning bit
 (45 8)  (387 312)  (387 312)  LC_4 Logic Functioning bit
 (14 9)  (356 313)  (356 313)  routing T_7_19.sp4_h_r_40 <X> T_7_19.lc_trk_g2_0
 (15 9)  (357 313)  (357 313)  routing T_7_19.sp4_h_r_40 <X> T_7_19.lc_trk_g2_0
 (16 9)  (358 313)  (358 313)  routing T_7_19.sp4_h_r_40 <X> T_7_19.lc_trk_g2_0
 (17 9)  (359 313)  (359 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (360 313)  (360 313)  routing T_7_19.sp4_v_b_33 <X> T_7_19.lc_trk_g2_1
 (40 9)  (382 313)  (382 313)  LC_4 Logic Functioning bit
 (41 9)  (383 313)  (383 313)  LC_4 Logic Functioning bit
 (42 9)  (384 313)  (384 313)  LC_4 Logic Functioning bit
 (43 9)  (385 313)  (385 313)  LC_4 Logic Functioning bit
 (45 9)  (387 313)  (387 313)  LC_4 Logic Functioning bit
 (27 10)  (369 314)  (369 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 314)  (371 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 314)  (372 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (378 314)  (378 314)  LC_5 Logic Functioning bit
 (37 10)  (379 314)  (379 314)  LC_5 Logic Functioning bit
 (38 10)  (380 314)  (380 314)  LC_5 Logic Functioning bit
 (39 10)  (381 314)  (381 314)  LC_5 Logic Functioning bit
 (44 10)  (386 314)  (386 314)  LC_5 Logic Functioning bit
 (40 11)  (382 315)  (382 315)  LC_5 Logic Functioning bit
 (41 11)  (383 315)  (383 315)  LC_5 Logic Functioning bit
 (42 11)  (384 315)  (384 315)  LC_5 Logic Functioning bit
 (43 11)  (385 315)  (385 315)  LC_5 Logic Functioning bit
 (11 12)  (353 316)  (353 316)  routing T_7_19.sp4_h_r_6 <X> T_7_19.sp4_v_b_11
 (17 12)  (359 316)  (359 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 316)  (360 316)  routing T_7_19.wire_logic_cluster/lc_1/out <X> T_7_19.lc_trk_g3_1
 (27 12)  (369 316)  (369 316)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 316)  (371 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 316)  (372 316)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 316)  (374 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (378 316)  (378 316)  LC_6 Logic Functioning bit
 (37 12)  (379 316)  (379 316)  LC_6 Logic Functioning bit
 (38 12)  (380 316)  (380 316)  LC_6 Logic Functioning bit
 (39 12)  (381 316)  (381 316)  LC_6 Logic Functioning bit
 (44 12)  (386 316)  (386 316)  LC_6 Logic Functioning bit
 (45 12)  (387 316)  (387 316)  LC_6 Logic Functioning bit
 (30 13)  (372 317)  (372 317)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (40 13)  (382 317)  (382 317)  LC_6 Logic Functioning bit
 (41 13)  (383 317)  (383 317)  LC_6 Logic Functioning bit
 (42 13)  (384 317)  (384 317)  LC_6 Logic Functioning bit
 (43 13)  (385 317)  (385 317)  LC_6 Logic Functioning bit
 (45 13)  (387 317)  (387 317)  LC_6 Logic Functioning bit
 (0 14)  (342 318)  (342 318)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 318)  (343 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (347 318)  (347 318)  routing T_7_19.sp4_v_b_9 <X> T_7_19.sp4_h_l_44
 (11 14)  (353 318)  (353 318)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_v_t_46
 (13 14)  (355 318)  (355 318)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_v_t_46
 (14 14)  (356 318)  (356 318)  routing T_7_19.wire_logic_cluster/lc_4/out <X> T_7_19.lc_trk_g3_4
 (29 14)  (371 318)  (371 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 318)  (372 318)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 318)  (374 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (378 318)  (378 318)  LC_7 Logic Functioning bit
 (37 14)  (379 318)  (379 318)  LC_7 Logic Functioning bit
 (38 14)  (380 318)  (380 318)  LC_7 Logic Functioning bit
 (39 14)  (381 318)  (381 318)  LC_7 Logic Functioning bit
 (44 14)  (386 318)  (386 318)  LC_7 Logic Functioning bit
 (0 15)  (342 319)  (342 319)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (12 15)  (354 319)  (354 319)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_v_t_46
 (17 15)  (359 319)  (359 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (372 319)  (372 319)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (40 15)  (382 319)  (382 319)  LC_7 Logic Functioning bit
 (41 15)  (383 319)  (383 319)  LC_7 Logic Functioning bit
 (42 15)  (384 319)  (384 319)  LC_7 Logic Functioning bit
 (43 15)  (385 319)  (385 319)  LC_7 Logic Functioning bit


RAM_Tile_8_19

 (8 0)  (404 304)  (404 304)  routing T_8_19.sp4_v_b_7 <X> T_8_19.sp4_h_r_1
 (9 0)  (405 304)  (405 304)  routing T_8_19.sp4_v_b_7 <X> T_8_19.sp4_h_r_1
 (10 0)  (406 304)  (406 304)  routing T_8_19.sp4_v_b_7 <X> T_8_19.sp4_h_r_1
 (11 0)  (407 304)  (407 304)  routing T_8_19.sp4_h_r_9 <X> T_8_19.sp4_v_b_2
 (9 4)  (405 308)  (405 308)  routing T_8_19.sp4_h_l_36 <X> T_8_19.sp4_h_r_4
 (10 4)  (406 308)  (406 308)  routing T_8_19.sp4_h_l_36 <X> T_8_19.sp4_h_r_4
 (10 5)  (406 309)  (406 309)  routing T_8_19.sp4_h_r_11 <X> T_8_19.sp4_v_b_4
 (8 6)  (404 310)  (404 310)  routing T_8_19.sp4_v_t_41 <X> T_8_19.sp4_h_l_41
 (9 6)  (405 310)  (405 310)  routing T_8_19.sp4_v_t_41 <X> T_8_19.sp4_h_l_41
 (8 7)  (404 311)  (404 311)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_v_t_41
 (9 7)  (405 311)  (405 311)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_v_t_41
 (10 7)  (406 311)  (406 311)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_v_t_41
 (11 7)  (407 311)  (407 311)  routing T_8_19.sp4_h_r_5 <X> T_8_19.sp4_h_l_40
 (5 8)  (401 312)  (401 312)  routing T_8_19.sp4_v_b_0 <X> T_8_19.sp4_h_r_6
 (4 9)  (400 313)  (400 313)  routing T_8_19.sp4_v_b_0 <X> T_8_19.sp4_h_r_6
 (6 9)  (402 313)  (402 313)  routing T_8_19.sp4_v_b_0 <X> T_8_19.sp4_h_r_6


LogicTile_9_19

 (31 0)  (469 304)  (469 304)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (37 0)  (475 304)  (475 304)  LC_0 Logic Functioning bit
 (38 0)  (476 304)  (476 304)  LC_0 Logic Functioning bit
 (39 0)  (477 304)  (477 304)  LC_0 Logic Functioning bit
 (45 0)  (483 304)  (483 304)  LC_0 Logic Functioning bit
 (11 1)  (449 305)  (449 305)  routing T_9_19.sp4_h_l_39 <X> T_9_19.sp4_h_r_2
 (31 1)  (469 305)  (469 305)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 305)  (474 305)  LC_0 Logic Functioning bit
 (37 1)  (475 305)  (475 305)  LC_0 Logic Functioning bit
 (38 1)  (476 305)  (476 305)  LC_0 Logic Functioning bit
 (39 1)  (477 305)  (477 305)  LC_0 Logic Functioning bit
 (45 1)  (483 305)  (483 305)  LC_0 Logic Functioning bit
 (51 1)  (489 305)  (489 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 306)  (438 306)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (4 2)  (442 306)  (442 306)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_v_t_37
 (31 2)  (469 306)  (469 306)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 306)  (472 306)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (37 2)  (475 306)  (475 306)  LC_1 Logic Functioning bit
 (38 2)  (476 306)  (476 306)  LC_1 Logic Functioning bit
 (39 2)  (477 306)  (477 306)  LC_1 Logic Functioning bit
 (45 2)  (483 306)  (483 306)  LC_1 Logic Functioning bit
 (0 3)  (438 307)  (438 307)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 3)  (440 307)  (440 307)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (5 3)  (443 307)  (443 307)  routing T_9_19.sp4_h_r_0 <X> T_9_19.sp4_v_t_37
 (31 3)  (469 307)  (469 307)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (37 3)  (475 307)  (475 307)  LC_1 Logic Functioning bit
 (38 3)  (476 307)  (476 307)  LC_1 Logic Functioning bit
 (39 3)  (477 307)  (477 307)  LC_1 Logic Functioning bit
 (45 3)  (483 307)  (483 307)  LC_1 Logic Functioning bit
 (53 3)  (491 307)  (491 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (439 308)  (439 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (459 308)  (459 308)  routing T_9_19.sp4_h_r_19 <X> T_9_19.lc_trk_g1_3
 (22 4)  (460 308)  (460 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (461 308)  (461 308)  routing T_9_19.sp4_h_r_19 <X> T_9_19.lc_trk_g1_3
 (24 4)  (462 308)  (462 308)  routing T_9_19.sp4_h_r_19 <X> T_9_19.lc_trk_g1_3
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 308)  (471 308)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 308)  (472 308)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (38 4)  (476 308)  (476 308)  LC_2 Logic Functioning bit
 (39 4)  (477 308)  (477 308)  LC_2 Logic Functioning bit
 (45 4)  (483 308)  (483 308)  LC_2 Logic Functioning bit
 (46 4)  (484 308)  (484 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (438 309)  (438 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_7/cen
 (1 5)  (439 309)  (439 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_7/cen
 (11 5)  (449 309)  (449 309)  routing T_9_19.sp4_h_l_40 <X> T_9_19.sp4_h_r_5
 (21 5)  (459 309)  (459 309)  routing T_9_19.sp4_h_r_19 <X> T_9_19.lc_trk_g1_3
 (31 5)  (469 309)  (469 309)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 309)  (474 309)  LC_2 Logic Functioning bit
 (37 5)  (475 309)  (475 309)  LC_2 Logic Functioning bit
 (38 5)  (476 309)  (476 309)  LC_2 Logic Functioning bit
 (39 5)  (477 309)  (477 309)  LC_2 Logic Functioning bit
 (45 5)  (483 309)  (483 309)  LC_2 Logic Functioning bit
 (12 6)  (450 310)  (450 310)  routing T_9_19.sp4_v_t_46 <X> T_9_19.sp4_h_l_40
 (21 6)  (459 310)  (459 310)  routing T_9_19.sp4_h_l_2 <X> T_9_19.lc_trk_g1_7
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (461 310)  (461 310)  routing T_9_19.sp4_h_l_2 <X> T_9_19.lc_trk_g1_7
 (24 6)  (462 310)  (462 310)  routing T_9_19.sp4_h_l_2 <X> T_9_19.lc_trk_g1_7
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 310)  (471 310)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 310)  (472 310)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (37 6)  (475 310)  (475 310)  LC_3 Logic Functioning bit
 (38 6)  (476 310)  (476 310)  LC_3 Logic Functioning bit
 (39 6)  (477 310)  (477 310)  LC_3 Logic Functioning bit
 (45 6)  (483 310)  (483 310)  LC_3 Logic Functioning bit
 (46 6)  (484 310)  (484 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (449 311)  (449 311)  routing T_9_19.sp4_v_t_46 <X> T_9_19.sp4_h_l_40
 (13 7)  (451 311)  (451 311)  routing T_9_19.sp4_v_t_46 <X> T_9_19.sp4_h_l_40
 (31 7)  (469 311)  (469 311)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 311)  (474 311)  LC_3 Logic Functioning bit
 (37 7)  (475 311)  (475 311)  LC_3 Logic Functioning bit
 (38 7)  (476 311)  (476 311)  LC_3 Logic Functioning bit
 (39 7)  (477 311)  (477 311)  LC_3 Logic Functioning bit
 (45 7)  (483 311)  (483 311)  LC_3 Logic Functioning bit
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 312)  (471 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 312)  (472 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (37 8)  (475 312)  (475 312)  LC_4 Logic Functioning bit
 (38 8)  (476 312)  (476 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (45 8)  (483 312)  (483 312)  LC_4 Logic Functioning bit
 (36 9)  (474 313)  (474 313)  LC_4 Logic Functioning bit
 (37 9)  (475 313)  (475 313)  LC_4 Logic Functioning bit
 (38 9)  (476 313)  (476 313)  LC_4 Logic Functioning bit
 (39 9)  (477 313)  (477 313)  LC_4 Logic Functioning bit
 (45 9)  (483 313)  (483 313)  LC_4 Logic Functioning bit
 (51 9)  (489 313)  (489 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (446 314)  (446 314)  routing T_9_19.sp4_h_r_11 <X> T_9_19.sp4_h_l_42
 (10 10)  (448 314)  (448 314)  routing T_9_19.sp4_h_r_11 <X> T_9_19.sp4_h_l_42
 (22 10)  (460 314)  (460 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (461 314)  (461 314)  routing T_9_19.sp4_v_b_47 <X> T_9_19.lc_trk_g2_7
 (24 10)  (462 314)  (462 314)  routing T_9_19.sp4_v_b_47 <X> T_9_19.lc_trk_g2_7
 (31 10)  (469 314)  (469 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 314)  (471 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (37 10)  (475 314)  (475 314)  LC_5 Logic Functioning bit
 (38 10)  (476 314)  (476 314)  LC_5 Logic Functioning bit
 (39 10)  (477 314)  (477 314)  LC_5 Logic Functioning bit
 (45 10)  (483 314)  (483 314)  LC_5 Logic Functioning bit
 (8 11)  (446 315)  (446 315)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_v_t_42
 (9 11)  (447 315)  (447 315)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_v_t_42
 (10 11)  (448 315)  (448 315)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_v_t_42
 (36 11)  (474 315)  (474 315)  LC_5 Logic Functioning bit
 (37 11)  (475 315)  (475 315)  LC_5 Logic Functioning bit
 (38 11)  (476 315)  (476 315)  LC_5 Logic Functioning bit
 (39 11)  (477 315)  (477 315)  LC_5 Logic Functioning bit
 (45 11)  (483 315)  (483 315)  LC_5 Logic Functioning bit
 (51 11)  (489 315)  (489 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (16 12)  (454 316)  (454 316)  routing T_9_19.sp4_v_b_33 <X> T_9_19.lc_trk_g3_1
 (17 12)  (455 316)  (455 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 316)  (456 316)  routing T_9_19.sp4_v_b_33 <X> T_9_19.lc_trk_g3_1
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 316)  (462 316)  routing T_9_19.tnr_op_3 <X> T_9_19.lc_trk_g3_3
 (31 12)  (469 316)  (469 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 316)  (471 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 316)  (472 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (37 12)  (475 316)  (475 316)  LC_6 Logic Functioning bit
 (38 12)  (476 316)  (476 316)  LC_6 Logic Functioning bit
 (39 12)  (477 316)  (477 316)  LC_6 Logic Functioning bit
 (45 12)  (483 316)  (483 316)  LC_6 Logic Functioning bit
 (18 13)  (456 317)  (456 317)  routing T_9_19.sp4_v_b_33 <X> T_9_19.lc_trk_g3_1
 (22 13)  (460 317)  (460 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (462 317)  (462 317)  routing T_9_19.tnr_op_2 <X> T_9_19.lc_trk_g3_2
 (31 13)  (469 317)  (469 317)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 317)  (474 317)  LC_6 Logic Functioning bit
 (37 13)  (475 317)  (475 317)  LC_6 Logic Functioning bit
 (38 13)  (476 317)  (476 317)  LC_6 Logic Functioning bit
 (39 13)  (477 317)  (477 317)  LC_6 Logic Functioning bit
 (45 13)  (483 317)  (483 317)  LC_6 Logic Functioning bit
 (51 13)  (489 317)  (489 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (438 318)  (438 318)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 318)  (439 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (453 318)  (453 318)  routing T_9_19.tnr_op_5 <X> T_9_19.lc_trk_g3_5
 (17 14)  (455 318)  (455 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (460 318)  (460 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (462 318)  (462 318)  routing T_9_19.tnr_op_7 <X> T_9_19.lc_trk_g3_7
 (31 14)  (469 318)  (469 318)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 318)  (471 318)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 318)  (472 318)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 318)  (474 318)  LC_7 Logic Functioning bit
 (37 14)  (475 318)  (475 318)  LC_7 Logic Functioning bit
 (38 14)  (476 318)  (476 318)  LC_7 Logic Functioning bit
 (39 14)  (477 318)  (477 318)  LC_7 Logic Functioning bit
 (45 14)  (483 318)  (483 318)  LC_7 Logic Functioning bit
 (46 14)  (484 318)  (484 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (438 319)  (438 319)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (442 319)  (442 319)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_h_l_44
 (6 15)  (444 319)  (444 319)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_h_l_44
 (15 15)  (453 319)  (453 319)  routing T_9_19.tnr_op_4 <X> T_9_19.lc_trk_g3_4
 (17 15)  (455 319)  (455 319)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (460 319)  (460 319)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (462 319)  (462 319)  routing T_9_19.tnr_op_6 <X> T_9_19.lc_trk_g3_6
 (31 15)  (469 319)  (469 319)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 319)  (474 319)  LC_7 Logic Functioning bit
 (37 15)  (475 319)  (475 319)  LC_7 Logic Functioning bit
 (38 15)  (476 319)  (476 319)  LC_7 Logic Functioning bit
 (39 15)  (477 319)  (477 319)  LC_7 Logic Functioning bit
 (45 15)  (483 319)  (483 319)  LC_7 Logic Functioning bit


LogicTile_10_19

 (5 0)  (497 304)  (497 304)  routing T_10_19.sp4_v_t_37 <X> T_10_19.sp4_h_r_0
 (16 0)  (508 304)  (508 304)  routing T_10_19.sp12_h_l_14 <X> T_10_19.lc_trk_g0_1
 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (515 304)  (515 304)  routing T_10_19.sp4_v_b_19 <X> T_10_19.lc_trk_g0_3
 (24 0)  (516 304)  (516 304)  routing T_10_19.sp4_v_b_19 <X> T_10_19.lc_trk_g0_3
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 304)  (526 304)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 304)  (527 304)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_0
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (38 0)  (530 304)  (530 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (18 1)  (510 305)  (510 305)  routing T_10_19.sp12_h_l_14 <X> T_10_19.lc_trk_g0_1
 (27 1)  (519 305)  (519 305)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 305)  (520 305)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 305)  (522 305)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (525 305)  (525 305)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_0
 (34 1)  (526 305)  (526 305)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_0
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (38 1)  (530 305)  (530 305)  LC_0 Logic Functioning bit
 (39 1)  (531 305)  (531 305)  LC_0 Logic Functioning bit
 (45 1)  (537 305)  (537 305)  LC_0 Logic Functioning bit
 (48 1)  (540 305)  (540 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (492 306)  (492 306)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (21 2)  (513 306)  (513 306)  routing T_10_19.sp4_h_l_2 <X> T_10_19.lc_trk_g0_7
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (515 306)  (515 306)  routing T_10_19.sp4_h_l_2 <X> T_10_19.lc_trk_g0_7
 (24 2)  (516 306)  (516 306)  routing T_10_19.sp4_h_l_2 <X> T_10_19.lc_trk_g0_7
 (25 2)  (517 306)  (517 306)  routing T_10_19.bnr_op_6 <X> T_10_19.lc_trk_g0_6
 (27 2)  (519 306)  (519 306)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (533 306)  (533 306)  LC_1 Logic Functioning bit
 (43 2)  (535 306)  (535 306)  LC_1 Logic Functioning bit
 (2 3)  (494 307)  (494 307)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (8 3)  (500 307)  (500 307)  routing T_10_19.sp4_h_r_1 <X> T_10_19.sp4_v_t_36
 (9 3)  (501 307)  (501 307)  routing T_10_19.sp4_h_r_1 <X> T_10_19.sp4_v_t_36
 (22 3)  (514 307)  (514 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (517 307)  (517 307)  routing T_10_19.bnr_op_6 <X> T_10_19.lc_trk_g0_6
 (27 3)  (519 307)  (519 307)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 307)  (523 307)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (38 3)  (530 307)  (530 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (41 3)  (533 307)  (533 307)  LC_1 Logic Functioning bit
 (43 3)  (535 307)  (535 307)  LC_1 Logic Functioning bit
 (14 4)  (506 308)  (506 308)  routing T_10_19.sp4_h_l_5 <X> T_10_19.lc_trk_g1_0
 (17 4)  (509 308)  (509 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (510 308)  (510 308)  routing T_10_19.bnr_op_1 <X> T_10_19.lc_trk_g1_1
 (27 4)  (519 308)  (519 308)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 308)  (522 308)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 308)  (529 308)  LC_2 Logic Functioning bit
 (39 4)  (531 308)  (531 308)  LC_2 Logic Functioning bit
 (41 4)  (533 308)  (533 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (14 5)  (506 309)  (506 309)  routing T_10_19.sp4_h_l_5 <X> T_10_19.lc_trk_g1_0
 (15 5)  (507 309)  (507 309)  routing T_10_19.sp4_h_l_5 <X> T_10_19.lc_trk_g1_0
 (16 5)  (508 309)  (508 309)  routing T_10_19.sp4_h_l_5 <X> T_10_19.lc_trk_g1_0
 (17 5)  (509 309)  (509 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (510 309)  (510 309)  routing T_10_19.bnr_op_1 <X> T_10_19.lc_trk_g1_1
 (22 5)  (514 309)  (514 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (515 309)  (515 309)  routing T_10_19.sp4_v_b_18 <X> T_10_19.lc_trk_g1_2
 (24 5)  (516 309)  (516 309)  routing T_10_19.sp4_v_b_18 <X> T_10_19.lc_trk_g1_2
 (30 5)  (522 309)  (522 309)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (39 5)  (531 309)  (531 309)  LC_2 Logic Functioning bit
 (41 5)  (533 309)  (533 309)  LC_2 Logic Functioning bit
 (43 5)  (535 309)  (535 309)  LC_2 Logic Functioning bit
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (515 310)  (515 310)  routing T_10_19.sp12_h_r_23 <X> T_10_19.lc_trk_g1_7
 (25 6)  (517 310)  (517 310)  routing T_10_19.bnr_op_6 <X> T_10_19.lc_trk_g1_6
 (31 6)  (523 310)  (523 310)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 310)  (527 310)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.input_2_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (39 6)  (531 310)  (531 310)  LC_3 Logic Functioning bit
 (40 6)  (532 310)  (532 310)  LC_3 Logic Functioning bit
 (41 6)  (533 310)  (533 310)  LC_3 Logic Functioning bit
 (42 6)  (534 310)  (534 310)  LC_3 Logic Functioning bit
 (43 6)  (535 310)  (535 310)  LC_3 Logic Functioning bit
 (46 6)  (538 310)  (538 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (539 310)  (539 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (513 311)  (513 311)  routing T_10_19.sp12_h_r_23 <X> T_10_19.lc_trk_g1_7
 (22 7)  (514 311)  (514 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (517 311)  (517 311)  routing T_10_19.bnr_op_6 <X> T_10_19.lc_trk_g1_6
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (527 311)  (527 311)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.input_2_3
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (38 7)  (530 311)  (530 311)  LC_3 Logic Functioning bit
 (40 7)  (532 311)  (532 311)  LC_3 Logic Functioning bit
 (41 7)  (533 311)  (533 311)  LC_3 Logic Functioning bit
 (42 7)  (534 311)  (534 311)  LC_3 Logic Functioning bit
 (43 7)  (535 311)  (535 311)  LC_3 Logic Functioning bit
 (25 8)  (517 312)  (517 312)  routing T_10_19.sp4_v_t_23 <X> T_10_19.lc_trk_g2_2
 (26 8)  (518 312)  (518 312)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 312)  (523 312)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (533 312)  (533 312)  LC_4 Logic Functioning bit
 (43 8)  (535 312)  (535 312)  LC_4 Logic Functioning bit
 (48 8)  (540 312)  (540 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (14 9)  (506 313)  (506 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (15 9)  (507 313)  (507 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (16 9)  (508 313)  (508 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (17 9)  (509 313)  (509 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 313)  (515 313)  routing T_10_19.sp4_v_t_23 <X> T_10_19.lc_trk_g2_2
 (25 9)  (517 313)  (517 313)  routing T_10_19.sp4_v_t_23 <X> T_10_19.lc_trk_g2_2
 (28 9)  (520 313)  (520 313)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 313)  (523 313)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (4 10)  (496 314)  (496 314)  routing T_10_19.sp4_v_b_10 <X> T_10_19.sp4_v_t_43
 (6 10)  (498 314)  (498 314)  routing T_10_19.sp4_v_b_10 <X> T_10_19.sp4_v_t_43
 (25 10)  (517 314)  (517 314)  routing T_10_19.rgt_op_6 <X> T_10_19.lc_trk_g2_6
 (26 10)  (518 314)  (518 314)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 314)  (520 314)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 314)  (522 314)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (41 10)  (533 314)  (533 314)  LC_5 Logic Functioning bit
 (43 10)  (535 314)  (535 314)  LC_5 Logic Functioning bit
 (14 11)  (506 315)  (506 315)  routing T_10_19.sp4_h_l_17 <X> T_10_19.lc_trk_g2_4
 (15 11)  (507 315)  (507 315)  routing T_10_19.sp4_h_l_17 <X> T_10_19.lc_trk_g2_4
 (16 11)  (508 315)  (508 315)  routing T_10_19.sp4_h_l_17 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (516 315)  (516 315)  routing T_10_19.rgt_op_6 <X> T_10_19.lc_trk_g2_6
 (27 11)  (519 315)  (519 315)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 315)  (520 315)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 315)  (522 315)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 315)  (523 315)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (529 315)  (529 315)  LC_5 Logic Functioning bit
 (39 11)  (531 315)  (531 315)  LC_5 Logic Functioning bit
 (53 11)  (545 315)  (545 315)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (507 316)  (507 316)  routing T_10_19.sp4_h_r_41 <X> T_10_19.lc_trk_g3_1
 (16 12)  (508 316)  (508 316)  routing T_10_19.sp4_h_r_41 <X> T_10_19.lc_trk_g3_1
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 316)  (510 316)  routing T_10_19.sp4_h_r_41 <X> T_10_19.lc_trk_g3_1
 (25 12)  (517 316)  (517 316)  routing T_10_19.sp4_h_r_42 <X> T_10_19.lc_trk_g3_2
 (27 12)  (519 316)  (519 316)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 316)  (520 316)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 316)  (525 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 316)  (526 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (38 12)  (530 316)  (530 316)  LC_6 Logic Functioning bit
 (41 12)  (533 316)  (533 316)  LC_6 Logic Functioning bit
 (43 12)  (535 316)  (535 316)  LC_6 Logic Functioning bit
 (51 12)  (543 316)  (543 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (509 317)  (509 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (510 317)  (510 317)  routing T_10_19.sp4_h_r_41 <X> T_10_19.lc_trk_g3_1
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (515 317)  (515 317)  routing T_10_19.sp4_h_r_42 <X> T_10_19.lc_trk_g3_2
 (24 13)  (516 317)  (516 317)  routing T_10_19.sp4_h_r_42 <X> T_10_19.lc_trk_g3_2
 (25 13)  (517 317)  (517 317)  routing T_10_19.sp4_h_r_42 <X> T_10_19.lc_trk_g3_2
 (26 13)  (518 317)  (518 317)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 317)  (520 317)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 317)  (522 317)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 317)  (523 317)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 317)  (528 317)  LC_6 Logic Functioning bit
 (38 13)  (530 317)  (530 317)  LC_6 Logic Functioning bit
 (0 14)  (492 318)  (492 318)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (503 318)  (503 318)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_v_t_46
 (13 14)  (505 318)  (505 318)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_v_t_46
 (14 14)  (506 318)  (506 318)  routing T_10_19.sp4_v_b_36 <X> T_10_19.lc_trk_g3_4
 (15 14)  (507 318)  (507 318)  routing T_10_19.sp4_h_l_24 <X> T_10_19.lc_trk_g3_5
 (16 14)  (508 318)  (508 318)  routing T_10_19.sp4_h_l_24 <X> T_10_19.lc_trk_g3_5
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 318)  (510 318)  routing T_10_19.sp4_h_l_24 <X> T_10_19.lc_trk_g3_5
 (25 14)  (517 318)  (517 318)  routing T_10_19.rgt_op_6 <X> T_10_19.lc_trk_g3_6
 (28 14)  (520 318)  (520 318)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (38 14)  (530 318)  (530 318)  LC_7 Logic Functioning bit
 (41 14)  (533 318)  (533 318)  LC_7 Logic Functioning bit
 (43 14)  (535 318)  (535 318)  LC_7 Logic Functioning bit
 (0 15)  (492 319)  (492 319)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (12 15)  (504 319)  (504 319)  routing T_10_19.sp4_h_r_5 <X> T_10_19.sp4_v_t_46
 (14 15)  (506 319)  (506 319)  routing T_10_19.sp4_v_b_36 <X> T_10_19.lc_trk_g3_4
 (16 15)  (508 319)  (508 319)  routing T_10_19.sp4_v_b_36 <X> T_10_19.lc_trk_g3_4
 (17 15)  (509 319)  (509 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 319)  (516 319)  routing T_10_19.rgt_op_6 <X> T_10_19.lc_trk_g3_6
 (27 15)  (519 319)  (519 319)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 319)  (522 319)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 319)  (523 319)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (39 15)  (531 319)  (531 319)  LC_7 Logic Functioning bit
 (53 15)  (545 319)  (545 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_19

 (12 0)  (558 304)  (558 304)  routing T_11_19.sp4_v_b_8 <X> T_11_19.sp4_h_r_2
 (14 0)  (560 304)  (560 304)  routing T_11_19.sp4_v_b_8 <X> T_11_19.lc_trk_g0_0
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 304)  (570 304)  routing T_11_19.bot_op_3 <X> T_11_19.lc_trk_g0_3
 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 304)  (580 304)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 304)  (581 304)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_0
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (11 1)  (557 305)  (557 305)  routing T_11_19.sp4_v_b_8 <X> T_11_19.sp4_h_r_2
 (13 1)  (559 305)  (559 305)  routing T_11_19.sp4_v_b_8 <X> T_11_19.sp4_h_r_2
 (14 1)  (560 305)  (560 305)  routing T_11_19.sp4_v_b_8 <X> T_11_19.lc_trk_g0_0
 (16 1)  (562 305)  (562 305)  routing T_11_19.sp4_v_b_8 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 305)  (573 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 305)  (574 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 305)  (576 305)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_0
 (35 1)  (581 305)  (581 305)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.input_2_0
 (40 1)  (586 305)  (586 305)  LC_0 Logic Functioning bit
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 306)  (564 306)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g0_5
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 306)  (586 306)  LC_1 Logic Functioning bit
 (53 2)  (599 306)  (599 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (546 307)  (546 307)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 3)  (548 307)  (548 307)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 307)  (579 307)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.input_2_1
 (17 4)  (563 308)  (563 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (31 4)  (577 308)  (577 308)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 308)  (580 308)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (42 4)  (588 308)  (588 308)  LC_2 Logic Functioning bit
 (43 4)  (589 308)  (589 308)  LC_2 Logic Functioning bit
 (50 4)  (596 308)  (596 308)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (561 309)  (561 309)  routing T_11_19.sp4_v_t_5 <X> T_11_19.lc_trk_g1_0
 (16 5)  (562 309)  (562 309)  routing T_11_19.sp4_v_t_5 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (42 5)  (588 309)  (588 309)  LC_2 Logic Functioning bit
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (48 5)  (594 309)  (594 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g1_5
 (21 6)  (567 310)  (567 310)  routing T_11_19.sp12_h_l_4 <X> T_11_19.lc_trk_g1_7
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (570 310)  (570 310)  routing T_11_19.sp12_h_l_4 <X> T_11_19.lc_trk_g1_7
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (40 6)  (586 310)  (586 310)  LC_3 Logic Functioning bit
 (41 6)  (587 310)  (587 310)  LC_3 Logic Functioning bit
 (50 6)  (596 310)  (596 310)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (557 311)  (557 311)  routing T_11_19.sp4_h_r_9 <X> T_11_19.sp4_h_l_40
 (13 7)  (559 311)  (559 311)  routing T_11_19.sp4_h_r_9 <X> T_11_19.sp4_h_l_40
 (14 7)  (560 311)  (560 311)  routing T_11_19.top_op_4 <X> T_11_19.lc_trk_g1_4
 (15 7)  (561 311)  (561 311)  routing T_11_19.top_op_4 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (567 311)  (567 311)  routing T_11_19.sp12_h_l_4 <X> T_11_19.lc_trk_g1_7
 (38 7)  (584 311)  (584 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (40 7)  (586 311)  (586 311)  LC_3 Logic Functioning bit
 (41 7)  (587 311)  (587 311)  LC_3 Logic Functioning bit
 (47 7)  (593 311)  (593 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (594 311)  (594 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (561 312)  (561 312)  routing T_11_19.rgt_op_1 <X> T_11_19.lc_trk_g2_1
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 312)  (564 312)  routing T_11_19.rgt_op_1 <X> T_11_19.lc_trk_g2_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 312)  (576 312)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (39 8)  (585 312)  (585 312)  LC_4 Logic Functioning bit
 (41 8)  (587 312)  (587 312)  LC_4 Logic Functioning bit
 (43 8)  (589 312)  (589 312)  LC_4 Logic Functioning bit
 (46 8)  (592 312)  (592 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (561 313)  (561 313)  routing T_11_19.sp4_v_t_29 <X> T_11_19.lc_trk_g2_0
 (16 9)  (562 313)  (562 313)  routing T_11_19.sp4_v_t_29 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (39 9)  (585 313)  (585 313)  LC_4 Logic Functioning bit
 (41 9)  (587 313)  (587 313)  LC_4 Logic Functioning bit
 (43 9)  (589 313)  (589 313)  LC_4 Logic Functioning bit
 (51 9)  (597 313)  (597 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (599 313)  (599 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (567 314)  (567 314)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g2_7
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 314)  (571 314)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g2_6
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (42 10)  (588 314)  (588 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (50 10)  (596 314)  (596 314)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (597 314)  (597 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 315)  (577 315)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (45 11)  (591 315)  (591 315)  LC_5 Logic Functioning bit
 (46 11)  (592 315)  (592 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (597 315)  (597 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (558 316)  (558 316)  routing T_11_19.sp4_v_b_11 <X> T_11_19.sp4_h_r_11
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp4_v_b_33 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.sp4_v_b_33 <X> T_11_19.lc_trk_g3_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (41 12)  (587 316)  (587 316)  LC_6 Logic Functioning bit
 (43 12)  (589 316)  (589 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (52 12)  (598 316)  (598 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (557 317)  (557 317)  routing T_11_19.sp4_v_b_11 <X> T_11_19.sp4_h_r_11
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (564 317)  (564 317)  routing T_11_19.sp4_v_b_33 <X> T_11_19.lc_trk_g3_1
 (27 13)  (573 317)  (573 317)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (40 13)  (586 317)  (586 317)  LC_6 Logic Functioning bit
 (42 13)  (588 317)  (588 317)  LC_6 Logic Functioning bit
 (44 13)  (590 317)  (590 317)  LC_6 Logic Functioning bit
 (45 13)  (591 317)  (591 317)  LC_6 Logic Functioning bit
 (46 13)  (592 317)  (592 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (597 317)  (597 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (546 318)  (546 318)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 318)  (547 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 318)  (560 318)  routing T_11_19.sp4_h_r_36 <X> T_11_19.lc_trk_g3_4
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (571 318)  (571 318)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g3_6
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 318)  (579 318)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (38 14)  (584 318)  (584 318)  LC_7 Logic Functioning bit
 (41 14)  (587 318)  (587 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (45 14)  (591 318)  (591 318)  LC_7 Logic Functioning bit
 (0 15)  (546 319)  (546 319)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (15 15)  (561 319)  (561 319)  routing T_11_19.sp4_h_r_36 <X> T_11_19.lc_trk_g3_4
 (16 15)  (562 319)  (562 319)  routing T_11_19.sp4_h_r_36 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (573 319)  (573 319)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (579 319)  (579 319)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.input_2_7
 (34 15)  (580 319)  (580 319)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.input_2_7
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (39 15)  (585 319)  (585 319)  LC_7 Logic Functioning bit
 (42 15)  (588 319)  (588 319)  LC_7 Logic Functioning bit
 (45 15)  (591 319)  (591 319)  LC_7 Logic Functioning bit
 (51 15)  (597 319)  (597 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_19

 (9 0)  (609 304)  (609 304)  routing T_12_19.sp4_v_t_36 <X> T_12_19.sp4_h_r_1
 (12 0)  (612 304)  (612 304)  routing T_12_19.sp4_v_b_8 <X> T_12_19.sp4_h_r_2
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (37 0)  (637 304)  (637 304)  LC_0 Logic Functioning bit
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (39 0)  (639 304)  (639 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (47 0)  (647 304)  (647 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (608 305)  (608 305)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_v_b_1
 (11 1)  (611 305)  (611 305)  routing T_12_19.sp4_v_b_8 <X> T_12_19.sp4_h_r_2
 (13 1)  (613 305)  (613 305)  routing T_12_19.sp4_v_b_8 <X> T_12_19.sp4_h_r_2
 (15 1)  (615 305)  (615 305)  routing T_12_19.sp4_v_t_5 <X> T_12_19.lc_trk_g0_0
 (16 1)  (616 305)  (616 305)  routing T_12_19.sp4_v_t_5 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 305)  (636 305)  LC_0 Logic Functioning bit
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (41 1)  (641 305)  (641 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (51 1)  (651 305)  (651 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (12 2)  (612 306)  (612 306)  routing T_12_19.sp4_v_t_45 <X> T_12_19.sp4_h_l_39
 (15 2)  (615 306)  (615 306)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g0_5
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 306)  (618 306)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g0_5
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (50 2)  (650 306)  (650 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 307)  (600 307)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 3)  (602 307)  (602 307)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (6 3)  (606 307)  (606 307)  routing T_12_19.sp4_h_r_0 <X> T_12_19.sp4_h_l_37
 (9 3)  (609 307)  (609 307)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_v_t_36
 (10 3)  (610 307)  (610 307)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_v_t_36
 (11 3)  (611 307)  (611 307)  routing T_12_19.sp4_v_t_45 <X> T_12_19.sp4_h_l_39
 (13 3)  (613 307)  (613 307)  routing T_12_19.sp4_v_t_45 <X> T_12_19.sp4_h_l_39
 (28 3)  (628 307)  (628 307)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (40 3)  (640 307)  (640 307)  LC_1 Logic Functioning bit
 (45 3)  (645 307)  (645 307)  LC_1 Logic Functioning bit
 (48 3)  (648 307)  (648 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (651 307)  (651 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (604 308)  (604 308)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_3
 (9 4)  (609 308)  (609 308)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_h_r_4
 (10 4)  (610 308)  (610 308)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_h_r_4
 (11 4)  (611 308)  (611 308)  routing T_12_19.sp4_h_r_0 <X> T_12_19.sp4_v_b_5
 (15 4)  (615 308)  (615 308)  routing T_12_19.sp4_h_r_1 <X> T_12_19.lc_trk_g1_1
 (16 4)  (616 308)  (616 308)  routing T_12_19.sp4_h_r_1 <X> T_12_19.lc_trk_g1_1
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (625 308)  (625 308)  routing T_12_19.sp4_v_b_10 <X> T_12_19.lc_trk_g1_2
 (28 4)  (628 308)  (628 308)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 308)  (635 308)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.input_2_2
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (41 4)  (641 308)  (641 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (45 4)  (645 308)  (645 308)  LC_2 Logic Functioning bit
 (46 4)  (646 308)  (646 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (605 309)  (605 309)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_3
 (15 5)  (615 309)  (615 309)  routing T_12_19.sp4_v_t_5 <X> T_12_19.lc_trk_g1_0
 (16 5)  (616 309)  (616 309)  routing T_12_19.sp4_v_t_5 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (618 309)  (618 309)  routing T_12_19.sp4_h_r_1 <X> T_12_19.lc_trk_g1_1
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (623 309)  (623 309)  routing T_12_19.sp4_v_b_10 <X> T_12_19.lc_trk_g1_2
 (25 5)  (625 309)  (625 309)  routing T_12_19.sp4_v_b_10 <X> T_12_19.lc_trk_g1_2
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (634 309)  (634 309)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.input_2_2
 (35 5)  (635 309)  (635 309)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.input_2_2
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (38 5)  (638 309)  (638 309)  LC_2 Logic Functioning bit
 (43 5)  (643 309)  (643 309)  LC_2 Logic Functioning bit
 (45 5)  (645 309)  (645 309)  LC_2 Logic Functioning bit
 (47 5)  (647 309)  (647 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (612 310)  (612 310)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_h_l_40
 (13 6)  (613 310)  (613 310)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_v_t_40
 (15 6)  (615 310)  (615 310)  routing T_12_19.sp4_h_r_5 <X> T_12_19.lc_trk_g1_5
 (16 6)  (616 310)  (616 310)  routing T_12_19.sp4_h_r_5 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (621 310)  (621 310)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (623 310)  (623 310)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g1_7
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 310)  (635 310)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.input_2_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (53 6)  (653 310)  (653 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (608 311)  (608 311)  routing T_12_19.sp4_v_b_1 <X> T_12_19.sp4_v_t_41
 (10 7)  (610 311)  (610 311)  routing T_12_19.sp4_v_b_1 <X> T_12_19.sp4_v_t_41
 (18 7)  (618 311)  (618 311)  routing T_12_19.sp4_h_r_5 <X> T_12_19.lc_trk_g1_5
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (45 7)  (645 311)  (645 311)  LC_3 Logic Functioning bit
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 312)  (618 312)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g2_1
 (26 8)  (626 312)  (626 312)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (39 8)  (639 312)  (639 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (51 8)  (651 312)  (651 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (653 312)  (653 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (38 9)  (638 313)  (638 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (53 9)  (653 313)  (653 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (614 314)  (614 314)  routing T_12_19.rgt_op_4 <X> T_12_19.lc_trk_g2_4
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (626 314)  (626 314)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (40 10)  (640 314)  (640 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (42 10)  (642 314)  (642 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (46 10)  (646 314)  (646 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (615 315)  (615 315)  routing T_12_19.rgt_op_4 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (628 315)  (628 315)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (38 11)  (638 315)  (638 315)  LC_5 Logic Functioning bit
 (40 11)  (640 315)  (640 315)  LC_5 Logic Functioning bit
 (41 11)  (641 315)  (641 315)  LC_5 Logic Functioning bit
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (5 12)  (605 316)  (605 316)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_h_r_9
 (14 12)  (614 316)  (614 316)  routing T_12_19.rgt_op_0 <X> T_12_19.lc_trk_g3_0
 (6 13)  (606 317)  (606 317)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_h_r_9
 (15 13)  (615 317)  (615 317)  routing T_12_19.rgt_op_0 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (0 14)  (600 318)  (600 318)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (10 14)  (610 318)  (610 318)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_h_l_47
 (0 15)  (600 319)  (600 319)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/s_r


LogicTile_13_19

 (12 0)  (666 304)  (666 304)  routing T_13_19.sp4_v_t_39 <X> T_13_19.sp4_h_r_2
 (14 0)  (668 304)  (668 304)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g0_0
 (15 0)  (669 304)  (669 304)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g0_1
 (16 0)  (670 304)  (670 304)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (672 304)  (672 304)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g0_1
 (21 0)  (675 304)  (675 304)  routing T_13_19.sp4_v_b_11 <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (677 304)  (677 304)  routing T_13_19.sp4_v_b_11 <X> T_13_19.lc_trk_g0_3
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (46 0)  (700 304)  (700 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (701 304)  (701 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (672 305)  (672 305)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g0_1
 (21 1)  (675 305)  (675 305)  routing T_13_19.sp4_v_b_11 <X> T_13_19.lc_trk_g0_3
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 305)  (678 305)  routing T_13_19.bot_op_2 <X> T_13_19.lc_trk_g0_2
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (44 1)  (698 305)  (698 305)  LC_0 Logic Functioning bit
 (45 1)  (699 305)  (699 305)  LC_0 Logic Functioning bit
 (48 1)  (702 305)  (702 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (705 305)  (705 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 306)  (654 306)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (668 306)  (668 306)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g0_4
 (21 2)  (675 306)  (675 306)  routing T_13_19.bnr_op_7 <X> T_13_19.lc_trk_g0_7
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 306)  (689 306)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_1
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (2 3)  (656 307)  (656 307)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (675 307)  (675 307)  routing T_13_19.bnr_op_7 <X> T_13_19.lc_trk_g0_7
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (688 307)  (688 307)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_1
 (35 3)  (689 307)  (689 307)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (5 4)  (659 308)  (659 308)  routing T_13_19.sp4_v_b_9 <X> T_13_19.sp4_h_r_3
 (15 4)  (669 308)  (669 308)  routing T_13_19.sp4_v_b_17 <X> T_13_19.lc_trk_g1_1
 (16 4)  (670 308)  (670 308)  routing T_13_19.sp4_v_b_17 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (50 4)  (704 308)  (704 308)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (658 309)  (658 309)  routing T_13_19.sp4_v_b_9 <X> T_13_19.sp4_h_r_3
 (6 5)  (660 309)  (660 309)  routing T_13_19.sp4_v_b_9 <X> T_13_19.sp4_h_r_3
 (12 5)  (666 309)  (666 309)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_v_b_5
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 309)  (677 309)  routing T_13_19.sp4_h_r_2 <X> T_13_19.lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.sp4_h_r_2 <X> T_13_19.lc_trk_g1_2
 (25 5)  (679 309)  (679 309)  routing T_13_19.sp4_h_r_2 <X> T_13_19.lc_trk_g1_2
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (40 5)  (694 309)  (694 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (4 6)  (658 310)  (658 310)  routing T_13_19.sp4_h_r_9 <X> T_13_19.sp4_v_t_38
 (6 6)  (660 310)  (660 310)  routing T_13_19.sp4_h_r_9 <X> T_13_19.sp4_v_t_38
 (13 6)  (667 310)  (667 310)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_v_t_40
 (26 6)  (680 310)  (680 310)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (46 6)  (700 310)  (700 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (706 310)  (706 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (707 310)  (707 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (659 311)  (659 311)  routing T_13_19.sp4_h_r_9 <X> T_13_19.sp4_v_t_38
 (12 7)  (666 311)  (666 311)  routing T_13_19.sp4_h_r_5 <X> T_13_19.sp4_v_t_40
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 311)  (677 311)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g1_6
 (24 7)  (678 311)  (678 311)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g1_6
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (5 8)  (659 312)  (659 312)  routing T_13_19.sp4_v_b_0 <X> T_13_19.sp4_h_r_6
 (11 8)  (665 312)  (665 312)  routing T_13_19.sp4_v_t_37 <X> T_13_19.sp4_v_b_8
 (13 8)  (667 312)  (667 312)  routing T_13_19.sp4_v_t_37 <X> T_13_19.sp4_v_b_8
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (4 9)  (658 313)  (658 313)  routing T_13_19.sp4_v_b_0 <X> T_13_19.sp4_h_r_6
 (6 9)  (660 313)  (660 313)  routing T_13_19.sp4_v_b_0 <X> T_13_19.sp4_h_r_6
 (14 9)  (668 313)  (668 313)  routing T_13_19.sp4_r_v_b_32 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 313)  (677 313)  routing T_13_19.sp4_h_l_15 <X> T_13_19.lc_trk_g2_2
 (24 9)  (678 313)  (678 313)  routing T_13_19.sp4_h_l_15 <X> T_13_19.lc_trk_g2_2
 (25 9)  (679 313)  (679 313)  routing T_13_19.sp4_h_l_15 <X> T_13_19.lc_trk_g2_2
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 313)  (685 313)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (687 313)  (687 313)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_4
 (35 9)  (689 313)  (689 313)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_4
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (45 9)  (699 313)  (699 313)  LC_4 Logic Functioning bit
 (46 9)  (700 313)  (700 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (701 313)  (701 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (15 10)  (669 314)  (669 314)  routing T_13_19.sp4_h_l_24 <X> T_13_19.lc_trk_g2_5
 (16 10)  (670 314)  (670 314)  routing T_13_19.sp4_h_l_24 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 314)  (672 314)  routing T_13_19.sp4_h_l_24 <X> T_13_19.lc_trk_g2_5
 (14 12)  (668 316)  (668 316)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g3_0
 (21 12)  (675 316)  (675 316)  routing T_13_19.sp4_h_r_35 <X> T_13_19.lc_trk_g3_3
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 316)  (677 316)  routing T_13_19.sp4_h_r_35 <X> T_13_19.lc_trk_g3_3
 (24 12)  (678 316)  (678 316)  routing T_13_19.sp4_h_r_35 <X> T_13_19.lc_trk_g3_3
 (25 12)  (679 316)  (679 316)  routing T_13_19.sp4_h_r_34 <X> T_13_19.lc_trk_g3_2
 (8 13)  (662 317)  (662 317)  routing T_13_19.sp4_h_r_10 <X> T_13_19.sp4_v_b_10
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 317)  (677 317)  routing T_13_19.sp4_h_r_34 <X> T_13_19.lc_trk_g3_2
 (24 13)  (678 317)  (678 317)  routing T_13_19.sp4_h_r_34 <X> T_13_19.lc_trk_g3_2
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 319)  (654 319)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/s_r


LogicTile_14_19

 (15 0)  (723 304)  (723 304)  routing T_14_19.bot_op_1 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (729 304)  (729 304)  routing T_14_19.lft_op_3 <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.lft_op_3 <X> T_14_19.lc_trk_g0_3
 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 304)  (748 304)  LC_0 Logic Functioning bit
 (42 0)  (750 304)  (750 304)  LC_0 Logic Functioning bit
 (15 1)  (723 305)  (723 305)  routing T_14_19.sp4_v_t_5 <X> T_14_19.lc_trk_g0_0
 (16 1)  (724 305)  (724 305)  routing T_14_19.sp4_v_t_5 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.bot_op_2 <X> T_14_19.lc_trk_g0_2
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (40 1)  (748 305)  (748 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (40 2)  (748 306)  (748 306)  LC_1 Logic Functioning bit
 (42 2)  (750 306)  (750 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (46 2)  (754 306)  (754 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (758 306)  (758 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 307)  (708 307)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 3)  (710 307)  (710 307)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g0_6
 (25 3)  (733 307)  (733 307)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g0_6
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (51 3)  (759 307)  (759 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (6 4)  (714 308)  (714 308)  routing T_14_19.sp4_v_t_37 <X> T_14_19.sp4_v_b_3
 (9 4)  (717 308)  (717 308)  routing T_14_19.sp4_h_l_36 <X> T_14_19.sp4_h_r_4
 (10 4)  (718 308)  (718 308)  routing T_14_19.sp4_h_l_36 <X> T_14_19.sp4_h_r_4
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (729 308)  (729 308)  routing T_14_19.sp4_v_b_11 <X> T_14_19.lc_trk_g1_3
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (731 308)  (731 308)  routing T_14_19.sp4_v_b_11 <X> T_14_19.lc_trk_g1_3
 (25 4)  (733 308)  (733 308)  routing T_14_19.sp4_v_b_10 <X> T_14_19.lc_trk_g1_2
 (27 4)  (735 308)  (735 308)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (46 4)  (754 308)  (754 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (713 309)  (713 309)  routing T_14_19.sp4_v_t_37 <X> T_14_19.sp4_v_b_3
 (18 5)  (726 309)  (726 309)  routing T_14_19.sp4_r_v_b_25 <X> T_14_19.lc_trk_g1_1
 (21 5)  (729 309)  (729 309)  routing T_14_19.sp4_v_b_11 <X> T_14_19.lc_trk_g1_3
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (731 309)  (731 309)  routing T_14_19.sp4_v_b_10 <X> T_14_19.lc_trk_g1_2
 (25 5)  (733 309)  (733 309)  routing T_14_19.sp4_v_b_10 <X> T_14_19.lc_trk_g1_2
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (741 309)  (741 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_2
 (34 5)  (742 309)  (742 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_2
 (35 5)  (743 309)  (743 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_2
 (21 6)  (729 310)  (729 310)  routing T_14_19.sp4_v_b_7 <X> T_14_19.lc_trk_g1_7
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (731 310)  (731 310)  routing T_14_19.sp4_v_b_7 <X> T_14_19.lc_trk_g1_7
 (25 6)  (733 310)  (733 310)  routing T_14_19.bnr_op_6 <X> T_14_19.lc_trk_g1_6
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (40 6)  (748 310)  (748 310)  LC_3 Logic Functioning bit
 (8 7)  (716 311)  (716 311)  routing T_14_19.sp4_h_r_10 <X> T_14_19.sp4_v_t_41
 (9 7)  (717 311)  (717 311)  routing T_14_19.sp4_h_r_10 <X> T_14_19.sp4_v_t_41
 (10 7)  (718 311)  (718 311)  routing T_14_19.sp4_h_r_10 <X> T_14_19.sp4_v_t_41
 (15 7)  (723 311)  (723 311)  routing T_14_19.bot_op_4 <X> T_14_19.lc_trk_g1_4
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 311)  (733 311)  routing T_14_19.bnr_op_6 <X> T_14_19.lc_trk_g1_6
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (741 311)  (741 311)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (5 8)  (713 312)  (713 312)  routing T_14_19.sp4_v_b_6 <X> T_14_19.sp4_h_r_6
 (10 8)  (718 312)  (718 312)  routing T_14_19.sp4_v_t_39 <X> T_14_19.sp4_h_r_7
 (11 8)  (719 312)  (719 312)  routing T_14_19.sp4_h_l_39 <X> T_14_19.sp4_v_b_8
 (13 8)  (721 312)  (721 312)  routing T_14_19.sp4_h_l_39 <X> T_14_19.sp4_v_b_8
 (14 8)  (722 312)  (722 312)  routing T_14_19.bnl_op_0 <X> T_14_19.lc_trk_g2_0
 (21 8)  (729 312)  (729 312)  routing T_14_19.sp4_h_r_43 <X> T_14_19.lc_trk_g2_3
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (731 312)  (731 312)  routing T_14_19.sp4_h_r_43 <X> T_14_19.lc_trk_g2_3
 (24 8)  (732 312)  (732 312)  routing T_14_19.sp4_h_r_43 <X> T_14_19.lc_trk_g2_3
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 312)  (743 312)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.input_2_4
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (40 8)  (748 312)  (748 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (6 9)  (714 313)  (714 313)  routing T_14_19.sp4_v_b_6 <X> T_14_19.sp4_h_r_6
 (12 9)  (720 313)  (720 313)  routing T_14_19.sp4_h_l_39 <X> T_14_19.sp4_v_b_8
 (14 9)  (722 313)  (722 313)  routing T_14_19.bnl_op_0 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (729 313)  (729 313)  routing T_14_19.sp4_h_r_43 <X> T_14_19.lc_trk_g2_3
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 313)  (741 313)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.input_2_4
 (34 9)  (742 313)  (742 313)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.input_2_4
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (38 9)  (746 313)  (746 313)  LC_4 Logic Functioning bit
 (39 9)  (747 313)  (747 313)  LC_4 Logic Functioning bit
 (40 9)  (748 313)  (748 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (40 10)  (748 314)  (748 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (9 11)  (717 315)  (717 315)  routing T_14_19.sp4_v_b_11 <X> T_14_19.sp4_v_t_42
 (10 11)  (718 315)  (718 315)  routing T_14_19.sp4_v_b_11 <X> T_14_19.sp4_v_t_42
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 315)  (731 315)  routing T_14_19.sp4_v_b_46 <X> T_14_19.lc_trk_g2_6
 (24 11)  (732 315)  (732 315)  routing T_14_19.sp4_v_b_46 <X> T_14_19.lc_trk_g2_6
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (46 11)  (754 315)  (754 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (760 315)  (760 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (5 12)  (713 316)  (713 316)  routing T_14_19.sp4_v_b_9 <X> T_14_19.sp4_h_r_9
 (21 12)  (729 316)  (729 316)  routing T_14_19.sp4_h_r_43 <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 316)  (731 316)  routing T_14_19.sp4_h_r_43 <X> T_14_19.lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.sp4_h_r_43 <X> T_14_19.lc_trk_g3_3
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 316)  (748 316)  LC_6 Logic Functioning bit
 (42 12)  (750 316)  (750 316)  LC_6 Logic Functioning bit
 (6 13)  (714 317)  (714 317)  routing T_14_19.sp4_v_b_9 <X> T_14_19.sp4_h_r_9
 (21 13)  (729 317)  (729 317)  routing T_14_19.sp4_h_r_43 <X> T_14_19.lc_trk_g3_3
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (13 14)  (721 318)  (721 318)  routing T_14_19.sp4_v_b_11 <X> T_14_19.sp4_v_t_46
 (14 14)  (722 318)  (722 318)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g3_4
 (15 14)  (723 318)  (723 318)  routing T_14_19.sp4_v_t_32 <X> T_14_19.lc_trk_g3_5
 (16 14)  (724 318)  (724 318)  routing T_14_19.sp4_v_t_32 <X> T_14_19.lc_trk_g3_5
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 318)  (745 318)  LC_7 Logic Functioning bit
 (39 14)  (747 318)  (747 318)  LC_7 Logic Functioning bit
 (40 14)  (748 318)  (748 318)  LC_7 Logic Functioning bit
 (41 14)  (749 318)  (749 318)  LC_7 Logic Functioning bit
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 319)  (733 319)  routing T_14_19.sp4_r_v_b_46 <X> T_14_19.lc_trk_g3_6
 (27 15)  (735 319)  (735 319)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit
 (39 15)  (747 319)  (747 319)  LC_7 Logic Functioning bit
 (40 15)  (748 319)  (748 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 304)  (797 304)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.input_2_0
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (42 0)  (804 304)  (804 304)  LC_0 Logic Functioning bit
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.top_op_2 <X> T_15_19.lc_trk_g0_2
 (25 1)  (787 305)  (787 305)  routing T_15_19.top_op_2 <X> T_15_19.lc_trk_g0_2
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 305)  (789 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 305)  (792 305)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 305)  (793 305)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 305)  (796 305)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.input_2_0
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (42 1)  (804 305)  (804 305)  LC_0 Logic Functioning bit
 (21 2)  (783 306)  (783 306)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g0_7
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 306)  (785 306)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g0_7
 (26 2)  (788 306)  (788 306)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (50 2)  (812 306)  (812 306)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (770 307)  (770 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (9 3)  (771 307)  (771 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (10 3)  (772 307)  (772 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (21 3)  (783 307)  (783 307)  routing T_15_19.sp4_v_b_15 <X> T_15_19.lc_trk_g0_7
 (26 3)  (788 307)  (788 307)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (47 3)  (809 307)  (809 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (777 308)  (777 308)  routing T_15_19.sp4_h_l_4 <X> T_15_19.lc_trk_g1_1
 (16 4)  (778 308)  (778 308)  routing T_15_19.sp4_h_l_4 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 308)  (780 308)  routing T_15_19.sp4_h_l_4 <X> T_15_19.lc_trk_g1_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (40 4)  (802 308)  (802 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (5 5)  (767 309)  (767 309)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_b_3
 (14 5)  (776 309)  (776 309)  routing T_15_19.top_op_0 <X> T_15_19.lc_trk_g1_0
 (15 5)  (777 309)  (777 309)  routing T_15_19.top_op_0 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (780 309)  (780 309)  routing T_15_19.sp4_h_l_4 <X> T_15_19.lc_trk_g1_1
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (787 309)  (787 309)  routing T_15_19.sp4_r_v_b_26 <X> T_15_19.lc_trk_g1_2
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (40 5)  (802 309)  (802 309)  LC_2 Logic Functioning bit
 (41 5)  (803 309)  (803 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (4 6)  (766 310)  (766 310)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_t_38
 (11 6)  (773 310)  (773 310)  routing T_15_19.sp4_h_r_11 <X> T_15_19.sp4_v_t_40
 (13 6)  (775 310)  (775 310)  routing T_15_19.sp4_h_r_11 <X> T_15_19.sp4_v_t_40
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (787 310)  (787 310)  routing T_15_19.lft_op_6 <X> T_15_19.lc_trk_g1_6
 (26 6)  (788 310)  (788 310)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 310)  (799 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (42 6)  (804 310)  (804 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (50 6)  (812 310)  (812 310)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (767 311)  (767 311)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_t_38
 (12 7)  (774 311)  (774 311)  routing T_15_19.sp4_h_r_11 <X> T_15_19.sp4_v_t_40
 (16 7)  (778 311)  (778 311)  routing T_15_19.sp12_h_r_12 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (780 311)  (780 311)  routing T_15_19.sp4_r_v_b_29 <X> T_15_19.lc_trk_g1_5
 (22 7)  (784 311)  (784 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 311)  (786 311)  routing T_15_19.lft_op_6 <X> T_15_19.lc_trk_g1_6
 (26 7)  (788 311)  (788 311)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 311)  (790 311)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (41 7)  (803 311)  (803 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (43 7)  (805 311)  (805 311)  LC_3 Logic Functioning bit
 (52 7)  (814 311)  (814 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (776 312)  (776 312)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g2_0
 (25 8)  (787 312)  (787 312)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g2_2
 (27 8)  (789 312)  (789 312)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (8 9)  (770 313)  (770 313)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_b_7
 (14 9)  (776 313)  (776 313)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g2_0
 (15 9)  (777 313)  (777 313)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g2_0
 (16 9)  (778 313)  (778 313)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 313)  (788 313)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 313)  (793 313)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (5 10)  (767 314)  (767 314)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_h_l_43
 (14 10)  (776 314)  (776 314)  routing T_15_19.sp4_h_r_44 <X> T_15_19.lc_trk_g2_4
 (21 10)  (783 314)  (783 314)  routing T_15_19.sp4_h_r_39 <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 314)  (785 314)  routing T_15_19.sp4_h_r_39 <X> T_15_19.lc_trk_g2_7
 (24 10)  (786 314)  (786 314)  routing T_15_19.sp4_h_r_39 <X> T_15_19.lc_trk_g2_7
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 314)  (790 314)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (42 10)  (804 314)  (804 314)  LC_5 Logic Functioning bit
 (50 10)  (812 314)  (812 314)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (766 315)  (766 315)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_h_l_43
 (8 11)  (770 315)  (770 315)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_42
 (9 11)  (771 315)  (771 315)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_42
 (14 11)  (776 315)  (776 315)  routing T_15_19.sp4_h_r_44 <X> T_15_19.lc_trk_g2_4
 (15 11)  (777 315)  (777 315)  routing T_15_19.sp4_h_r_44 <X> T_15_19.lc_trk_g2_4
 (16 11)  (778 315)  (778 315)  routing T_15_19.sp4_h_r_44 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 315)  (785 315)  routing T_15_19.sp4_v_b_46 <X> T_15_19.lc_trk_g2_6
 (24 11)  (786 315)  (786 315)  routing T_15_19.sp4_v_b_46 <X> T_15_19.lc_trk_g2_6
 (27 11)  (789 315)  (789 315)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 315)  (793 315)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (14 12)  (776 316)  (776 316)  routing T_15_19.sp4_h_l_21 <X> T_15_19.lc_trk_g3_0
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g3_3
 (15 13)  (777 317)  (777 317)  routing T_15_19.sp4_h_l_21 <X> T_15_19.lc_trk_g3_0
 (16 13)  (778 317)  (778 317)  routing T_15_19.sp4_h_l_21 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (783 317)  (783 317)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g3_3
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (785 319)  (785 319)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g3_6
 (24 15)  (786 319)  (786 319)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g3_6
 (25 15)  (787 319)  (787 319)  routing T_15_19.sp4_h_r_30 <X> T_15_19.lc_trk_g3_6


LogicTile_16_19

 (21 0)  (837 304)  (837 304)  routing T_16_19.wire_logic_cluster/lc_3/out <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (843 304)  (843 304)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.input_2_0
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (40 0)  (856 304)  (856 304)  LC_0 Logic Functioning bit
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (45 0)  (861 304)  (861 304)  LC_0 Logic Functioning bit
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (849 305)  (849 305)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.input_2_0
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (44 1)  (860 305)  (860 305)  LC_0 Logic Functioning bit
 (45 1)  (861 305)  (861 305)  LC_0 Logic Functioning bit
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (5 2)  (821 306)  (821 306)  routing T_16_19.sp4_v_t_43 <X> T_16_19.sp4_h_l_37
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 306)  (849 306)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (38 2)  (854 306)  (854 306)  LC_1 Logic Functioning bit
 (46 2)  (862 306)  (862 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (818 307)  (818 307)  routing T_16_19.lc_trk_g0_0 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (4 3)  (820 307)  (820 307)  routing T_16_19.sp4_v_t_43 <X> T_16_19.sp4_h_l_37
 (6 3)  (822 307)  (822 307)  routing T_16_19.sp4_v_t_43 <X> T_16_19.sp4_h_l_37
 (8 3)  (824 307)  (824 307)  routing T_16_19.sp4_h_l_36 <X> T_16_19.sp4_v_t_36
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (1 4)  (817 308)  (817 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (11 4)  (827 308)  (827 308)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_b_5
 (13 4)  (829 308)  (829 308)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_b_5
 (14 4)  (830 308)  (830 308)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g1_0
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (834 308)  (834 308)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g1_1
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (842 308)  (842 308)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (50 4)  (866 308)  (866 308)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (828 309)  (828 309)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_b_5
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (837 309)  (837 309)  routing T_16_19.sp4_r_v_b_27 <X> T_16_19.lc_trk_g1_3
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 309)  (843 309)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 309)  (846 309)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (21 6)  (837 310)  (837 310)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g1_7
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 310)  (841 310)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g1_6
 (35 6)  (851 310)  (851 310)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (41 6)  (857 310)  (857 310)  LC_3 Logic Functioning bit
 (42 6)  (858 310)  (858 310)  LC_3 Logic Functioning bit
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (46 6)  (862 310)  (862 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (850 311)  (850 311)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_3
 (35 7)  (851 311)  (851 311)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_3
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (40 7)  (856 311)  (856 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (14 8)  (830 312)  (830 312)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (50 8)  (866 312)  (866 312)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (830 313)  (830 313)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (15 9)  (831 313)  (831 313)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (16 9)  (832 313)  (832 313)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (837 313)  (837 313)  routing T_16_19.sp4_r_v_b_35 <X> T_16_19.lc_trk_g2_3
 (27 9)  (843 313)  (843 313)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 313)  (846 313)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 313)  (847 313)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (40 9)  (856 313)  (856 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (837 314)  (837 314)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 314)  (851 314)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_5
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (40 10)  (856 314)  (856 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (42 10)  (858 314)  (858 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (15 11)  (831 315)  (831 315)  routing T_16_19.sp4_v_t_33 <X> T_16_19.lc_trk_g2_4
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp4_v_t_33 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (834 315)  (834 315)  routing T_16_19.sp4_r_v_b_37 <X> T_16_19.lc_trk_g2_5
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (850 315)  (850 315)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_5
 (35 11)  (851 315)  (851 315)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.input_2_5
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (38 11)  (854 315)  (854 315)  LC_5 Logic Functioning bit
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (40 11)  (856 315)  (856 315)  LC_5 Logic Functioning bit
 (41 11)  (857 315)  (857 315)  LC_5 Logic Functioning bit
 (42 11)  (858 315)  (858 315)  LC_5 Logic Functioning bit
 (43 11)  (859 315)  (859 315)  LC_5 Logic Functioning bit
 (11 12)  (827 316)  (827 316)  routing T_16_19.sp4_h_l_40 <X> T_16_19.sp4_v_b_11
 (13 12)  (829 316)  (829 316)  routing T_16_19.sp4_h_l_40 <X> T_16_19.sp4_v_b_11
 (15 12)  (831 316)  (831 316)  routing T_16_19.sp4_h_r_33 <X> T_16_19.lc_trk_g3_1
 (16 12)  (832 316)  (832 316)  routing T_16_19.sp4_h_r_33 <X> T_16_19.lc_trk_g3_1
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.sp4_h_r_33 <X> T_16_19.lc_trk_g3_1
 (27 12)  (843 316)  (843 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 316)  (846 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (12 13)  (828 317)  (828 317)  routing T_16_19.sp4_h_l_40 <X> T_16_19.sp4_v_b_11
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (840 317)  (840 317)  routing T_16_19.tnl_op_2 <X> T_16_19.lc_trk_g3_2
 (25 13)  (841 317)  (841 317)  routing T_16_19.tnl_op_2 <X> T_16_19.lc_trk_g3_2
 (30 13)  (846 317)  (846 317)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (41 13)  (857 317)  (857 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (45 13)  (861 317)  (861 317)  LC_6 Logic Functioning bit
 (0 14)  (816 318)  (816 318)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp4_h_r_31 <X> T_16_19.lc_trk_g3_7
 (24 14)  (840 318)  (840 318)  routing T_16_19.sp4_h_r_31 <X> T_16_19.lc_trk_g3_7
 (26 14)  (842 318)  (842 318)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 318)  (843 318)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 318)  (851 318)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.input_2_7
 (37 14)  (853 318)  (853 318)  LC_7 Logic Functioning bit
 (39 14)  (855 318)  (855 318)  LC_7 Logic Functioning bit
 (45 14)  (861 318)  (861 318)  LC_7 Logic Functioning bit
 (51 14)  (867 318)  (867 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (816 319)  (816 319)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp4_h_r_31 <X> T_16_19.lc_trk_g3_7
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (839 319)  (839 319)  routing T_16_19.sp4_h_r_30 <X> T_16_19.lc_trk_g3_6
 (24 15)  (840 319)  (840 319)  routing T_16_19.sp4_h_r_30 <X> T_16_19.lc_trk_g3_6
 (25 15)  (841 319)  (841 319)  routing T_16_19.sp4_h_r_30 <X> T_16_19.lc_trk_g3_6
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 319)  (847 319)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 319)  (848 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (849 319)  (849 319)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.input_2_7
 (34 15)  (850 319)  (850 319)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.input_2_7
 (35 15)  (851 319)  (851 319)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.input_2_7
 (39 15)  (855 319)  (855 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit
 (45 15)  (861 319)  (861 319)  LC_7 Logic Functioning bit
 (46 15)  (862 319)  (862 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (868 319)  (868 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_19

 (8 1)  (882 305)  (882 305)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_1
 (9 1)  (883 305)  (883 305)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_1
 (10 1)  (884 305)  (884 305)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_1
 (12 6)  (886 310)  (886 310)  routing T_17_19.sp4_v_t_46 <X> T_17_19.sp4_h_l_40
 (11 7)  (885 311)  (885 311)  routing T_17_19.sp4_v_t_46 <X> T_17_19.sp4_h_l_40
 (13 7)  (887 311)  (887 311)  routing T_17_19.sp4_v_t_46 <X> T_17_19.sp4_h_l_40
 (13 8)  (887 312)  (887 312)  routing T_17_19.sp4_h_l_45 <X> T_17_19.sp4_v_b_8
 (12 9)  (886 313)  (886 313)  routing T_17_19.sp4_h_l_45 <X> T_17_19.sp4_v_b_8
 (5 15)  (879 319)  (879 319)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_t_44


LogicTile_18_19

 (11 14)  (939 318)  (939 318)  routing T_18_19.sp4_h_l_43 <X> T_18_19.sp4_v_t_46


LogicTile_5_18

 (15 0)  (249 288)  (249 288)  routing T_5_18.bot_op_1 <X> T_5_18.lc_trk_g0_1
 (17 0)  (251 288)  (251 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (256 288)  (256 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (263 288)  (263 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 288)  (265 288)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 288)  (266 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (270 288)  (270 288)  LC_0 Logic Functioning bit
 (38 0)  (272 288)  (272 288)  LC_0 Logic Functioning bit
 (15 1)  (249 289)  (249 289)  routing T_5_18.bot_op_0 <X> T_5_18.lc_trk_g0_0
 (17 1)  (251 289)  (251 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (255 289)  (255 289)  routing T_5_18.sp4_r_v_b_32 <X> T_5_18.lc_trk_g0_3
 (26 1)  (260 289)  (260 289)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 289)  (261 289)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 289)  (263 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 289)  (265 289)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (21 2)  (255 290)  (255 290)  routing T_5_18.bnr_op_7 <X> T_5_18.lc_trk_g0_7
 (22 2)  (256 290)  (256 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (263 290)  (263 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 290)  (264 290)  routing T_5_18.lc_trk_g0_4 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 290)  (266 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 290)  (267 290)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 290)  (270 290)  LC_1 Logic Functioning bit
 (37 2)  (271 290)  (271 290)  LC_1 Logic Functioning bit
 (50 2)  (284 290)  (284 290)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (287 290)  (287 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (248 291)  (248 291)  routing T_5_18.sp4_r_v_b_28 <X> T_5_18.lc_trk_g0_4
 (17 3)  (251 291)  (251 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (255 291)  (255 291)  routing T_5_18.bnr_op_7 <X> T_5_18.lc_trk_g0_7
 (22 3)  (256 291)  (256 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (258 291)  (258 291)  routing T_5_18.bot_op_6 <X> T_5_18.lc_trk_g0_6
 (28 3)  (262 291)  (262 291)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 291)  (263 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 291)  (265 291)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 291)  (270 291)  LC_1 Logic Functioning bit
 (37 3)  (271 291)  (271 291)  LC_1 Logic Functioning bit
 (38 3)  (272 291)  (272 291)  LC_1 Logic Functioning bit
 (41 3)  (275 291)  (275 291)  LC_1 Logic Functioning bit
 (43 3)  (277 291)  (277 291)  LC_1 Logic Functioning bit
 (21 4)  (255 292)  (255 292)  routing T_5_18.wire_logic_cluster/lc_3/out <X> T_5_18.lc_trk_g1_3
 (22 4)  (256 292)  (256 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (260 292)  (260 292)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 292)  (261 292)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 292)  (263 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 292)  (264 292)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 292)  (265 292)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 292)  (268 292)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (272 292)  (272 292)  LC_2 Logic Functioning bit
 (41 4)  (275 292)  (275 292)  LC_2 Logic Functioning bit
 (43 4)  (277 292)  (277 292)  LC_2 Logic Functioning bit
 (14 5)  (248 293)  (248 293)  routing T_5_18.top_op_0 <X> T_5_18.lc_trk_g1_0
 (15 5)  (249 293)  (249 293)  routing T_5_18.top_op_0 <X> T_5_18.lc_trk_g1_0
 (17 5)  (251 293)  (251 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (256 293)  (256 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (258 293)  (258 293)  routing T_5_18.bot_op_2 <X> T_5_18.lc_trk_g1_2
 (26 5)  (260 293)  (260 293)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 293)  (263 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 293)  (264 293)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 293)  (266 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (267 293)  (267 293)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.input_2_2
 (36 5)  (270 293)  (270 293)  LC_2 Logic Functioning bit
 (37 5)  (271 293)  (271 293)  LC_2 Logic Functioning bit
 (38 5)  (272 293)  (272 293)  LC_2 Logic Functioning bit
 (41 5)  (275 293)  (275 293)  LC_2 Logic Functioning bit
 (43 5)  (277 293)  (277 293)  LC_2 Logic Functioning bit
 (3 6)  (237 294)  (237 294)  routing T_5_18.sp12_h_r_0 <X> T_5_18.sp12_v_t_23
 (22 6)  (256 294)  (256 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (258 294)  (258 294)  routing T_5_18.top_op_7 <X> T_5_18.lc_trk_g1_7
 (28 6)  (262 294)  (262 294)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 294)  (263 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 294)  (265 294)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 294)  (266 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (42 6)  (276 294)  (276 294)  LC_3 Logic Functioning bit
 (3 7)  (237 295)  (237 295)  routing T_5_18.sp12_h_r_0 <X> T_5_18.sp12_v_t_23
 (15 7)  (249 295)  (249 295)  routing T_5_18.bot_op_4 <X> T_5_18.lc_trk_g1_4
 (17 7)  (251 295)  (251 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (255 295)  (255 295)  routing T_5_18.top_op_7 <X> T_5_18.lc_trk_g1_7
 (22 7)  (256 295)  (256 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (258 295)  (258 295)  routing T_5_18.top_op_6 <X> T_5_18.lc_trk_g1_6
 (25 7)  (259 295)  (259 295)  routing T_5_18.top_op_6 <X> T_5_18.lc_trk_g1_6
 (27 7)  (261 295)  (261 295)  routing T_5_18.lc_trk_g1_0 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 295)  (263 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 295)  (265 295)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 295)  (266 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (267 295)  (267 295)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.input_2_3
 (17 8)  (251 296)  (251 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (259 296)  (259 296)  routing T_5_18.wire_logic_cluster/lc_2/out <X> T_5_18.lc_trk_g2_2
 (26 8)  (260 296)  (260 296)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 296)  (261 296)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 296)  (263 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 296)  (264 296)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 296)  (265 296)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 296)  (266 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 296)  (268 296)  routing T_5_18.lc_trk_g1_4 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (38 8)  (272 296)  (272 296)  LC_4 Logic Functioning bit
 (41 8)  (275 296)  (275 296)  LC_4 Logic Functioning bit
 (43 8)  (277 296)  (277 296)  LC_4 Logic Functioning bit
 (47 8)  (281 296)  (281 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (249 297)  (249 297)  routing T_5_18.sp4_v_t_29 <X> T_5_18.lc_trk_g2_0
 (16 9)  (250 297)  (250 297)  routing T_5_18.sp4_v_t_29 <X> T_5_18.lc_trk_g2_0
 (17 9)  (251 297)  (251 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (252 297)  (252 297)  routing T_5_18.sp4_r_v_b_33 <X> T_5_18.lc_trk_g2_1
 (22 9)  (256 297)  (256 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (260 297)  (260 297)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 297)  (263 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 297)  (264 297)  routing T_5_18.lc_trk_g1_6 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 297)  (266 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (267 297)  (267 297)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.input_2_4
 (36 9)  (270 297)  (270 297)  LC_4 Logic Functioning bit
 (37 9)  (271 297)  (271 297)  LC_4 Logic Functioning bit
 (38 9)  (272 297)  (272 297)  LC_4 Logic Functioning bit
 (41 9)  (275 297)  (275 297)  LC_4 Logic Functioning bit
 (43 9)  (277 297)  (277 297)  LC_4 Logic Functioning bit
 (21 10)  (255 298)  (255 298)  routing T_5_18.wire_logic_cluster/lc_7/out <X> T_5_18.lc_trk_g2_7
 (22 10)  (256 298)  (256 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (262 298)  (262 298)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 298)  (263 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 298)  (265 298)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 298)  (266 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (42 10)  (276 298)  (276 298)  LC_5 Logic Functioning bit
 (27 11)  (261 299)  (261 299)  routing T_5_18.lc_trk_g1_0 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 299)  (263 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 299)  (265 299)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 299)  (266 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (267 299)  (267 299)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.input_2_5
 (28 12)  (262 300)  (262 300)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 300)  (263 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 300)  (264 300)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 300)  (265 300)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (270 300)  (270 300)  LC_6 Logic Functioning bit
 (50 12)  (284 300)  (284 300)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (286 300)  (286 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (30 13)  (264 301)  (264 301)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 301)  (265 301)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 301)  (270 301)  LC_6 Logic Functioning bit
 (29 14)  (263 302)  (263 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 302)  (265 302)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 302)  (266 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 302)  (268 302)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (271 302)  (271 302)  LC_7 Logic Functioning bit
 (26 15)  (260 303)  (260 303)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 303)  (261 303)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 303)  (263 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 303)  (265 303)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 303)  (266 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (269 303)  (269 303)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.input_2_7


LogicTile_6_18

 (25 0)  (313 288)  (313 288)  routing T_6_18.wire_logic_cluster/lc_2/out <X> T_6_18.lc_trk_g0_2
 (26 0)  (314 288)  (314 288)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 288)  (316 288)  routing T_6_18.lc_trk_g2_1 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 288)  (317 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 288)  (319 288)  routing T_6_18.lc_trk_g0_5 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 288)  (320 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (38 0)  (326 288)  (326 288)  LC_0 Logic Functioning bit
 (39 0)  (327 288)  (327 288)  LC_0 Logic Functioning bit
 (42 0)  (330 288)  (330 288)  LC_0 Logic Functioning bit
 (43 0)  (331 288)  (331 288)  LC_0 Logic Functioning bit
 (14 1)  (302 289)  (302 289)  routing T_6_18.top_op_0 <X> T_6_18.lc_trk_g0_0
 (15 1)  (303 289)  (303 289)  routing T_6_18.top_op_0 <X> T_6_18.lc_trk_g0_0
 (17 1)  (305 289)  (305 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (310 289)  (310 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (316 289)  (316 289)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 289)  (317 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 289)  (320 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (323 289)  (323 289)  routing T_6_18.lc_trk_g0_2 <X> T_6_18.input_2_0
 (36 1)  (324 289)  (324 289)  LC_0 Logic Functioning bit
 (37 1)  (325 289)  (325 289)  LC_0 Logic Functioning bit
 (38 1)  (326 289)  (326 289)  LC_0 Logic Functioning bit
 (39 1)  (327 289)  (327 289)  LC_0 Logic Functioning bit
 (40 1)  (328 289)  (328 289)  LC_0 Logic Functioning bit
 (41 1)  (329 289)  (329 289)  LC_0 Logic Functioning bit
 (42 1)  (330 289)  (330 289)  LC_0 Logic Functioning bit
 (43 1)  (331 289)  (331 289)  LC_0 Logic Functioning bit
 (0 2)  (288 290)  (288 290)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (2 2)  (290 290)  (290 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (15 2)  (303 290)  (303 290)  routing T_6_18.top_op_5 <X> T_6_18.lc_trk_g0_5
 (17 2)  (305 290)  (305 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (31 2)  (319 290)  (319 290)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 290)  (321 290)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 290)  (324 290)  LC_1 Logic Functioning bit
 (37 2)  (325 290)  (325 290)  LC_1 Logic Functioning bit
 (38 2)  (326 290)  (326 290)  LC_1 Logic Functioning bit
 (39 2)  (327 290)  (327 290)  LC_1 Logic Functioning bit
 (45 2)  (333 290)  (333 290)  LC_1 Logic Functioning bit
 (2 3)  (290 291)  (290 291)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (18 3)  (306 291)  (306 291)  routing T_6_18.top_op_5 <X> T_6_18.lc_trk_g0_5
 (36 3)  (324 291)  (324 291)  LC_1 Logic Functioning bit
 (37 3)  (325 291)  (325 291)  LC_1 Logic Functioning bit
 (38 3)  (326 291)  (326 291)  LC_1 Logic Functioning bit
 (39 3)  (327 291)  (327 291)  LC_1 Logic Functioning bit
 (45 3)  (333 291)  (333 291)  LC_1 Logic Functioning bit
 (1 4)  (289 292)  (289 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (31 4)  (319 292)  (319 292)  routing T_6_18.lc_trk_g0_5 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 292)  (320 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 292)  (324 292)  LC_2 Logic Functioning bit
 (37 4)  (325 292)  (325 292)  LC_2 Logic Functioning bit
 (38 4)  (326 292)  (326 292)  LC_2 Logic Functioning bit
 (39 4)  (327 292)  (327 292)  LC_2 Logic Functioning bit
 (45 4)  (333 292)  (333 292)  LC_2 Logic Functioning bit
 (0 5)  (288 293)  (288 293)  routing T_6_18.glb_netwk_3 <X> T_6_18.wire_logic_cluster/lc_7/cen
 (36 5)  (324 293)  (324 293)  LC_2 Logic Functioning bit
 (37 5)  (325 293)  (325 293)  LC_2 Logic Functioning bit
 (38 5)  (326 293)  (326 293)  LC_2 Logic Functioning bit
 (39 5)  (327 293)  (327 293)  LC_2 Logic Functioning bit
 (45 5)  (333 293)  (333 293)  LC_2 Logic Functioning bit
 (25 6)  (313 294)  (313 294)  routing T_6_18.wire_logic_cluster/lc_6/out <X> T_6_18.lc_trk_g1_6
 (26 6)  (314 294)  (314 294)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 294)  (315 294)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 294)  (316 294)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 294)  (317 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 294)  (319 294)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 294)  (321 294)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (328 294)  (328 294)  LC_3 Logic Functioning bit
 (53 6)  (341 294)  (341 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (310 295)  (310 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (314 295)  (314 295)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 295)  (315 295)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 295)  (316 295)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 295)  (317 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (320 295)  (320 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (321 295)  (321 295)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.input_2_3
 (34 7)  (322 295)  (322 295)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.input_2_3
 (35 7)  (323 295)  (323 295)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.input_2_3
 (17 8)  (305 296)  (305 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 296)  (306 296)  routing T_6_18.wire_logic_cluster/lc_1/out <X> T_6_18.lc_trk_g2_1
 (36 8)  (324 296)  (324 296)  LC_4 Logic Functioning bit
 (38 8)  (326 296)  (326 296)  LC_4 Logic Functioning bit
 (41 8)  (329 296)  (329 296)  LC_4 Logic Functioning bit
 (43 8)  (331 296)  (331 296)  LC_4 Logic Functioning bit
 (45 8)  (333 296)  (333 296)  LC_4 Logic Functioning bit
 (15 9)  (303 297)  (303 297)  routing T_6_18.sp4_v_t_29 <X> T_6_18.lc_trk_g2_0
 (16 9)  (304 297)  (304 297)  routing T_6_18.sp4_v_t_29 <X> T_6_18.lc_trk_g2_0
 (17 9)  (305 297)  (305 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (315 297)  (315 297)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 297)  (316 297)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 297)  (317 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (325 297)  (325 297)  LC_4 Logic Functioning bit
 (39 9)  (327 297)  (327 297)  LC_4 Logic Functioning bit
 (40 9)  (328 297)  (328 297)  LC_4 Logic Functioning bit
 (42 9)  (330 297)  (330 297)  LC_4 Logic Functioning bit
 (45 9)  (333 297)  (333 297)  LC_4 Logic Functioning bit
 (26 10)  (314 298)  (314 298)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 298)  (321 298)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 298)  (322 298)  routing T_6_18.lc_trk_g3_1 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 298)  (323 298)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.input_2_5
 (38 10)  (326 298)  (326 298)  LC_5 Logic Functioning bit
 (39 10)  (327 298)  (327 298)  LC_5 Logic Functioning bit
 (42 10)  (330 298)  (330 298)  LC_5 Logic Functioning bit
 (43 10)  (331 298)  (331 298)  LC_5 Logic Functioning bit
 (15 11)  (303 299)  (303 299)  routing T_6_18.tnr_op_4 <X> T_6_18.lc_trk_g2_4
 (17 11)  (305 299)  (305 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (314 299)  (314 299)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 299)  (315 299)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 299)  (320 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (321 299)  (321 299)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.input_2_5
 (34 11)  (322 299)  (322 299)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.input_2_5
 (36 11)  (324 299)  (324 299)  LC_5 Logic Functioning bit
 (37 11)  (325 299)  (325 299)  LC_5 Logic Functioning bit
 (38 11)  (326 299)  (326 299)  LC_5 Logic Functioning bit
 (39 11)  (327 299)  (327 299)  LC_5 Logic Functioning bit
 (40 11)  (328 299)  (328 299)  LC_5 Logic Functioning bit
 (41 11)  (329 299)  (329 299)  LC_5 Logic Functioning bit
 (42 11)  (330 299)  (330 299)  LC_5 Logic Functioning bit
 (43 11)  (331 299)  (331 299)  LC_5 Logic Functioning bit
 (15 12)  (303 300)  (303 300)  routing T_6_18.tnr_op_1 <X> T_6_18.lc_trk_g3_1
 (17 12)  (305 300)  (305 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (36 12)  (324 300)  (324 300)  LC_6 Logic Functioning bit
 (38 12)  (326 300)  (326 300)  LC_6 Logic Functioning bit
 (41 12)  (329 300)  (329 300)  LC_6 Logic Functioning bit
 (43 12)  (331 300)  (331 300)  LC_6 Logic Functioning bit
 (45 12)  (333 300)  (333 300)  LC_6 Logic Functioning bit
 (22 13)  (310 301)  (310 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (312 301)  (312 301)  routing T_6_18.tnr_op_2 <X> T_6_18.lc_trk_g3_2
 (29 13)  (317 301)  (317 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (325 301)  (325 301)  LC_6 Logic Functioning bit
 (39 13)  (327 301)  (327 301)  LC_6 Logic Functioning bit
 (40 13)  (328 301)  (328 301)  LC_6 Logic Functioning bit
 (42 13)  (330 301)  (330 301)  LC_6 Logic Functioning bit
 (45 13)  (333 301)  (333 301)  LC_6 Logic Functioning bit
 (0 14)  (288 302)  (288 302)  routing T_6_18.glb_netwk_6 <X> T_6_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 302)  (289 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 302)  (302 302)  routing T_6_18.wire_logic_cluster/lc_4/out <X> T_6_18.lc_trk_g3_4
 (36 14)  (324 302)  (324 302)  LC_7 Logic Functioning bit
 (38 14)  (326 302)  (326 302)  LC_7 Logic Functioning bit
 (41 14)  (329 302)  (329 302)  LC_7 Logic Functioning bit
 (43 14)  (331 302)  (331 302)  LC_7 Logic Functioning bit
 (45 14)  (333 302)  (333 302)  LC_7 Logic Functioning bit
 (0 15)  (288 303)  (288 303)  routing T_6_18.glb_netwk_6 <X> T_6_18.wire_logic_cluster/lc_7/s_r
 (17 15)  (305 303)  (305 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (310 303)  (310 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (312 303)  (312 303)  routing T_6_18.tnr_op_6 <X> T_6_18.lc_trk_g3_6
 (26 15)  (314 303)  (314 303)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 303)  (315 303)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 303)  (316 303)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 303)  (317 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (325 303)  (325 303)  LC_7 Logic Functioning bit
 (39 15)  (327 303)  (327 303)  LC_7 Logic Functioning bit
 (40 15)  (328 303)  (328 303)  LC_7 Logic Functioning bit
 (42 15)  (330 303)  (330 303)  LC_7 Logic Functioning bit
 (45 15)  (333 303)  (333 303)  LC_7 Logic Functioning bit


LogicTile_7_18

 (26 0)  (368 288)  (368 288)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 288)  (369 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 288)  (370 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 288)  (371 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 288)  (372 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 288)  (374 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 288)  (376 288)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 288)  (379 288)  LC_0 Logic Functioning bit
 (38 0)  (380 288)  (380 288)  LC_0 Logic Functioning bit
 (39 0)  (381 288)  (381 288)  LC_0 Logic Functioning bit
 (41 0)  (383 288)  (383 288)  LC_0 Logic Functioning bit
 (42 0)  (384 288)  (384 288)  LC_0 Logic Functioning bit
 (43 0)  (385 288)  (385 288)  LC_0 Logic Functioning bit
 (26 1)  (368 289)  (368 289)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 289)  (369 289)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 289)  (371 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 289)  (373 289)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 289)  (374 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (375 289)  (375 289)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.input_2_0
 (34 1)  (376 289)  (376 289)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.input_2_0
 (36 1)  (378 289)  (378 289)  LC_0 Logic Functioning bit
 (37 1)  (379 289)  (379 289)  LC_0 Logic Functioning bit
 (38 1)  (380 289)  (380 289)  LC_0 Logic Functioning bit
 (40 1)  (382 289)  (382 289)  LC_0 Logic Functioning bit
 (41 1)  (383 289)  (383 289)  LC_0 Logic Functioning bit
 (42 1)  (384 289)  (384 289)  LC_0 Logic Functioning bit
 (0 2)  (342 290)  (342 290)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (356 290)  (356 290)  routing T_7_18.sp4_v_t_1 <X> T_7_18.lc_trk_g0_4
 (17 2)  (359 290)  (359 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (368 290)  (368 290)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (36 2)  (378 290)  (378 290)  LC_1 Logic Functioning bit
 (38 2)  (380 290)  (380 290)  LC_1 Logic Functioning bit
 (41 2)  (383 290)  (383 290)  LC_1 Logic Functioning bit
 (43 2)  (385 290)  (385 290)  LC_1 Logic Functioning bit
 (45 2)  (387 290)  (387 290)  LC_1 Logic Functioning bit
 (2 3)  (344 291)  (344 291)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (14 3)  (356 291)  (356 291)  routing T_7_18.sp4_v_t_1 <X> T_7_18.lc_trk_g0_4
 (16 3)  (358 291)  (358 291)  routing T_7_18.sp4_v_t_1 <X> T_7_18.lc_trk_g0_4
 (17 3)  (359 291)  (359 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (360 291)  (360 291)  routing T_7_18.sp4_r_v_b_29 <X> T_7_18.lc_trk_g0_5
 (27 3)  (369 291)  (369 291)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 291)  (370 291)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 291)  (371 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (379 291)  (379 291)  LC_1 Logic Functioning bit
 (39 3)  (381 291)  (381 291)  LC_1 Logic Functioning bit
 (40 3)  (382 291)  (382 291)  LC_1 Logic Functioning bit
 (42 3)  (384 291)  (384 291)  LC_1 Logic Functioning bit
 (45 3)  (387 291)  (387 291)  LC_1 Logic Functioning bit
 (1 4)  (343 292)  (343 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (363 292)  (363 292)  routing T_7_18.wire_logic_cluster/lc_3/out <X> T_7_18.lc_trk_g1_3
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (368 292)  (368 292)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 292)  (369 292)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 292)  (370 292)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 292)  (372 292)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 292)  (373 292)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 292)  (375 292)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 292)  (377 292)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.input_2_2
 (0 5)  (342 293)  (342 293)  routing T_7_18.glb_netwk_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (22 5)  (364 293)  (364 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (366 293)  (366 293)  routing T_7_18.top_op_2 <X> T_7_18.lc_trk_g1_2
 (25 5)  (367 293)  (367 293)  routing T_7_18.top_op_2 <X> T_7_18.lc_trk_g1_2
 (27 5)  (369 293)  (369 293)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 293)  (371 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 293)  (374 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (43 5)  (385 293)  (385 293)  LC_2 Logic Functioning bit
 (48 5)  (390 293)  (390 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (359 294)  (359 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (363 294)  (363 294)  routing T_7_18.lft_op_7 <X> T_7_18.lc_trk_g1_7
 (22 6)  (364 294)  (364 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (366 294)  (366 294)  routing T_7_18.lft_op_7 <X> T_7_18.lc_trk_g1_7
 (31 6)  (373 294)  (373 294)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 294)  (376 294)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 294)  (378 294)  LC_3 Logic Functioning bit
 (37 6)  (379 294)  (379 294)  LC_3 Logic Functioning bit
 (38 6)  (380 294)  (380 294)  LC_3 Logic Functioning bit
 (39 6)  (381 294)  (381 294)  LC_3 Logic Functioning bit
 (45 6)  (387 294)  (387 294)  LC_3 Logic Functioning bit
 (18 7)  (360 295)  (360 295)  routing T_7_18.sp4_r_v_b_29 <X> T_7_18.lc_trk_g1_5
 (36 7)  (378 295)  (378 295)  LC_3 Logic Functioning bit
 (37 7)  (379 295)  (379 295)  LC_3 Logic Functioning bit
 (38 7)  (380 295)  (380 295)  LC_3 Logic Functioning bit
 (39 7)  (381 295)  (381 295)  LC_3 Logic Functioning bit
 (45 7)  (387 295)  (387 295)  LC_3 Logic Functioning bit
 (15 8)  (357 296)  (357 296)  routing T_7_18.tnl_op_1 <X> T_7_18.lc_trk_g2_1
 (17 8)  (359 296)  (359 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (370 296)  (370 296)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 296)  (371 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 296)  (373 296)  routing T_7_18.lc_trk_g0_5 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 296)  (374 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (377 296)  (377 296)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.input_2_4
 (37 8)  (379 296)  (379 296)  LC_4 Logic Functioning bit
 (38 8)  (380 296)  (380 296)  LC_4 Logic Functioning bit
 (39 8)  (381 296)  (381 296)  LC_4 Logic Functioning bit
 (41 8)  (383 296)  (383 296)  LC_4 Logic Functioning bit
 (42 8)  (384 296)  (384 296)  LC_4 Logic Functioning bit
 (43 8)  (385 296)  (385 296)  LC_4 Logic Functioning bit
 (15 9)  (357 297)  (357 297)  routing T_7_18.sp4_v_t_29 <X> T_7_18.lc_trk_g2_0
 (16 9)  (358 297)  (358 297)  routing T_7_18.sp4_v_t_29 <X> T_7_18.lc_trk_g2_0
 (17 9)  (359 297)  (359 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (360 297)  (360 297)  routing T_7_18.tnl_op_1 <X> T_7_18.lc_trk_g2_1
 (26 9)  (368 297)  (368 297)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 297)  (369 297)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 297)  (371 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 297)  (374 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (375 297)  (375 297)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.input_2_4
 (34 9)  (376 297)  (376 297)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.input_2_4
 (36 9)  (378 297)  (378 297)  LC_4 Logic Functioning bit
 (37 9)  (379 297)  (379 297)  LC_4 Logic Functioning bit
 (38 9)  (380 297)  (380 297)  LC_4 Logic Functioning bit
 (40 9)  (382 297)  (382 297)  LC_4 Logic Functioning bit
 (41 9)  (383 297)  (383 297)  LC_4 Logic Functioning bit
 (42 9)  (384 297)  (384 297)  LC_4 Logic Functioning bit
 (16 10)  (358 298)  (358 298)  routing T_7_18.sp12_v_t_10 <X> T_7_18.lc_trk_g2_5
 (17 10)  (359 298)  (359 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (36 10)  (378 298)  (378 298)  LC_5 Logic Functioning bit
 (38 10)  (380 298)  (380 298)  LC_5 Logic Functioning bit
 (41 10)  (383 298)  (383 298)  LC_5 Logic Functioning bit
 (43 10)  (385 298)  (385 298)  LC_5 Logic Functioning bit
 (45 10)  (387 298)  (387 298)  LC_5 Logic Functioning bit
 (28 11)  (370 299)  (370 299)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 299)  (371 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (379 299)  (379 299)  LC_5 Logic Functioning bit
 (39 11)  (381 299)  (381 299)  LC_5 Logic Functioning bit
 (40 11)  (382 299)  (382 299)  LC_5 Logic Functioning bit
 (42 11)  (384 299)  (384 299)  LC_5 Logic Functioning bit
 (45 11)  (387 299)  (387 299)  LC_5 Logic Functioning bit
 (17 12)  (359 300)  (359 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 300)  (360 300)  routing T_7_18.wire_logic_cluster/lc_1/out <X> T_7_18.lc_trk_g3_1
 (27 12)  (369 300)  (369 300)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 300)  (370 300)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 300)  (371 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 300)  (372 300)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 300)  (373 300)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 300)  (375 300)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 300)  (379 300)  LC_6 Logic Functioning bit
 (39 12)  (381 300)  (381 300)  LC_6 Logic Functioning bit
 (51 12)  (393 300)  (393 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (30 13)  (372 301)  (372 301)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (37 13)  (379 301)  (379 301)  LC_6 Logic Functioning bit
 (39 13)  (381 301)  (381 301)  LC_6 Logic Functioning bit
 (51 13)  (393 301)  (393 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (394 301)  (394 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (342 302)  (342 302)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 302)  (343 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (359 302)  (359 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (360 302)  (360 302)  routing T_7_18.wire_logic_cluster/lc_5/out <X> T_7_18.lc_trk_g3_5
 (0 15)  (342 303)  (342 303)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (356 303)  (356 303)  routing T_7_18.tnl_op_4 <X> T_7_18.lc_trk_g3_4
 (15 15)  (357 303)  (357 303)  routing T_7_18.tnl_op_4 <X> T_7_18.lc_trk_g3_4
 (17 15)  (359 303)  (359 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (364 303)  (364 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (365 303)  (365 303)  routing T_7_18.sp4_v_b_46 <X> T_7_18.lc_trk_g3_6
 (24 15)  (366 303)  (366 303)  routing T_7_18.sp4_v_b_46 <X> T_7_18.lc_trk_g3_6


LogicTile_9_18

 (26 0)  (464 288)  (464 288)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 288)  (469 288)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 288)  (473 288)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.input_2_0
 (37 0)  (475 288)  (475 288)  LC_0 Logic Functioning bit
 (45 0)  (483 288)  (483 288)  LC_0 Logic Functioning bit
 (46 0)  (484 288)  (484 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (466 289)  (466 289)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 289)  (470 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (476 289)  (476 289)  LC_0 Logic Functioning bit
 (41 1)  (479 289)  (479 289)  LC_0 Logic Functioning bit
 (43 1)  (481 289)  (481 289)  LC_0 Logic Functioning bit
 (0 2)  (438 290)  (438 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (452 290)  (452 290)  routing T_9_18.wire_logic_cluster/lc_4/out <X> T_9_18.lc_trk_g0_4
 (0 3)  (438 291)  (438 291)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 3)  (440 291)  (440 291)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (452 292)  (452 292)  routing T_9_18.sp4_h_l_5 <X> T_9_18.lc_trk_g1_0
 (15 4)  (453 292)  (453 292)  routing T_9_18.bot_op_1 <X> T_9_18.lc_trk_g1_1
 (17 4)  (455 292)  (455 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (465 292)  (465 292)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 292)  (469 292)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 292)  (471 292)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 292)  (473 292)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.input_2_2
 (38 4)  (476 292)  (476 292)  LC_2 Logic Functioning bit
 (41 4)  (479 292)  (479 292)  LC_2 Logic Functioning bit
 (43 4)  (481 292)  (481 292)  LC_2 Logic Functioning bit
 (45 4)  (483 292)  (483 292)  LC_2 Logic Functioning bit
 (14 5)  (452 293)  (452 293)  routing T_9_18.sp4_h_l_5 <X> T_9_18.lc_trk_g1_0
 (15 5)  (453 293)  (453 293)  routing T_9_18.sp4_h_l_5 <X> T_9_18.lc_trk_g1_0
 (16 5)  (454 293)  (454 293)  routing T_9_18.sp4_h_l_5 <X> T_9_18.lc_trk_g1_0
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (464 293)  (464 293)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 293)  (466 293)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 293)  (470 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (474 293)  (474 293)  LC_2 Logic Functioning bit
 (37 5)  (475 293)  (475 293)  LC_2 Logic Functioning bit
 (39 5)  (477 293)  (477 293)  LC_2 Logic Functioning bit
 (40 5)  (478 293)  (478 293)  LC_2 Logic Functioning bit
 (42 5)  (480 293)  (480 293)  LC_2 Logic Functioning bit
 (21 6)  (459 294)  (459 294)  routing T_9_18.wire_logic_cluster/lc_7/out <X> T_9_18.lc_trk_g1_7
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (463 294)  (463 294)  routing T_9_18.wire_logic_cluster/lc_6/out <X> T_9_18.lc_trk_g1_6
 (26 6)  (464 294)  (464 294)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 294)  (465 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 294)  (466 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 294)  (468 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 294)  (471 294)  routing T_9_18.lc_trk_g2_0 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 294)  (474 294)  LC_3 Logic Functioning bit
 (38 6)  (476 294)  (476 294)  LC_3 Logic Functioning bit
 (22 7)  (460 295)  (460 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (464 295)  (464 295)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 295)  (465 295)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 295)  (468 295)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (5 8)  (443 296)  (443 296)  routing T_9_18.sp4_v_b_6 <X> T_9_18.sp4_h_r_6
 (8 8)  (446 296)  (446 296)  routing T_9_18.sp4_v_b_7 <X> T_9_18.sp4_h_r_7
 (9 8)  (447 296)  (447 296)  routing T_9_18.sp4_v_b_7 <X> T_9_18.sp4_h_r_7
 (14 8)  (452 296)  (452 296)  routing T_9_18.rgt_op_0 <X> T_9_18.lc_trk_g2_0
 (15 8)  (453 296)  (453 296)  routing T_9_18.rgt_op_1 <X> T_9_18.lc_trk_g2_1
 (17 8)  (455 296)  (455 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 296)  (456 296)  routing T_9_18.rgt_op_1 <X> T_9_18.lc_trk_g2_1
 (25 8)  (463 296)  (463 296)  routing T_9_18.wire_logic_cluster/lc_2/out <X> T_9_18.lc_trk_g2_2
 (28 8)  (466 296)  (466 296)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 296)  (468 296)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (50 8)  (488 296)  (488 296)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (444 297)  (444 297)  routing T_9_18.sp4_v_b_6 <X> T_9_18.sp4_h_r_6
 (15 9)  (453 297)  (453 297)  routing T_9_18.rgt_op_0 <X> T_9_18.lc_trk_g2_0
 (17 9)  (455 297)  (455 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (465 297)  (465 297)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 297)  (468 297)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (14 10)  (452 298)  (452 298)  routing T_9_18.rgt_op_4 <X> T_9_18.lc_trk_g2_4
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 298)  (456 298)  routing T_9_18.wire_logic_cluster/lc_5/out <X> T_9_18.lc_trk_g2_5
 (21 10)  (459 298)  (459 298)  routing T_9_18.wire_logic_cluster/lc_7/out <X> T_9_18.lc_trk_g2_7
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (463 298)  (463 298)  routing T_9_18.wire_logic_cluster/lc_6/out <X> T_9_18.lc_trk_g2_6
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (31 10)  (469 298)  (469 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (41 10)  (479 298)  (479 298)  LC_5 Logic Functioning bit
 (42 10)  (480 298)  (480 298)  LC_5 Logic Functioning bit
 (45 10)  (483 298)  (483 298)  LC_5 Logic Functioning bit
 (50 10)  (488 298)  (488 298)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (453 299)  (453 299)  routing T_9_18.rgt_op_4 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (478 299)  (478 299)  LC_5 Logic Functioning bit
 (43 11)  (481 299)  (481 299)  LC_5 Logic Functioning bit
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (464 300)  (464 300)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 300)  (465 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 300)  (466 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 300)  (467 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 300)  (468 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 300)  (469 300)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 300)  (471 300)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 300)  (472 300)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 300)  (473 300)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.input_2_6
 (41 12)  (479 300)  (479 300)  LC_6 Logic Functioning bit
 (45 12)  (483 300)  (483 300)  LC_6 Logic Functioning bit
 (18 13)  (456 301)  (456 301)  routing T_9_18.sp4_r_v_b_41 <X> T_9_18.lc_trk_g3_1
 (26 13)  (464 301)  (464 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 301)  (466 301)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 301)  (467 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 301)  (468 301)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 301)  (470 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (472 301)  (472 301)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.input_2_6
 (35 13)  (473 301)  (473 301)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.input_2_6
 (40 13)  (478 301)  (478 301)  LC_6 Logic Functioning bit
 (42 13)  (480 301)  (480 301)  LC_6 Logic Functioning bit
 (43 13)  (481 301)  (481 301)  LC_6 Logic Functioning bit
 (0 14)  (438 302)  (438 302)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 302)  (439 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 302)  (452 302)  routing T_9_18.rgt_op_4 <X> T_9_18.lc_trk_g3_4
 (21 14)  (459 302)  (459 302)  routing T_9_18.rgt_op_7 <X> T_9_18.lc_trk_g3_7
 (22 14)  (460 302)  (460 302)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (462 302)  (462 302)  routing T_9_18.rgt_op_7 <X> T_9_18.lc_trk_g3_7
 (25 14)  (463 302)  (463 302)  routing T_9_18.rgt_op_6 <X> T_9_18.lc_trk_g3_6
 (27 14)  (465 302)  (465 302)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 302)  (467 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 302)  (471 302)  routing T_9_18.lc_trk_g2_0 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 302)  (473 302)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_7
 (37 14)  (475 302)  (475 302)  LC_7 Logic Functioning bit
 (38 14)  (476 302)  (476 302)  LC_7 Logic Functioning bit
 (42 14)  (480 302)  (480 302)  LC_7 Logic Functioning bit
 (43 14)  (481 302)  (481 302)  LC_7 Logic Functioning bit
 (45 14)  (483 302)  (483 302)  LC_7 Logic Functioning bit
 (0 15)  (438 303)  (438 303)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (15 15)  (453 303)  (453 303)  routing T_9_18.rgt_op_4 <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (460 303)  (460 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 303)  (462 303)  routing T_9_18.rgt_op_6 <X> T_9_18.lc_trk_g3_6
 (28 15)  (466 303)  (466 303)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 303)  (467 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 303)  (470 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 303)  (471 303)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_7
 (35 15)  (473 303)  (473 303)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_7
 (36 15)  (474 303)  (474 303)  LC_7 Logic Functioning bit
 (37 15)  (475 303)  (475 303)  LC_7 Logic Functioning bit
 (42 15)  (480 303)  (480 303)  LC_7 Logic Functioning bit
 (43 15)  (481 303)  (481 303)  LC_7 Logic Functioning bit


LogicTile_10_18

 (15 0)  (507 288)  (507 288)  routing T_10_18.bot_op_1 <X> T_10_18.lc_trk_g0_1
 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (517 288)  (517 288)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (27 0)  (519 288)  (519 288)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 288)  (522 288)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (39 0)  (531 288)  (531 288)  LC_0 Logic Functioning bit
 (45 0)  (537 288)  (537 288)  LC_0 Logic Functioning bit
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 289)  (515 289)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (24 1)  (516 289)  (516 289)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (25 1)  (517 289)  (517 289)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (26 1)  (518 289)  (518 289)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (40 1)  (532 289)  (532 289)  LC_0 Logic Functioning bit
 (42 1)  (534 289)  (534 289)  LC_0 Logic Functioning bit
 (0 2)  (492 290)  (492 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (21 2)  (513 290)  (513 290)  routing T_10_18.lft_op_7 <X> T_10_18.lc_trk_g0_7
 (22 2)  (514 290)  (514 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 290)  (516 290)  routing T_10_18.lft_op_7 <X> T_10_18.lc_trk_g0_7
 (25 2)  (517 290)  (517 290)  routing T_10_18.lft_op_6 <X> T_10_18.lc_trk_g0_6
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (42 2)  (534 290)  (534 290)  LC_1 Logic Functioning bit
 (43 2)  (535 290)  (535 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (0 3)  (492 291)  (492 291)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 3)  (494 291)  (494 291)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (22 3)  (514 291)  (514 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 291)  (516 291)  routing T_10_18.lft_op_6 <X> T_10_18.lc_trk_g0_6
 (27 3)  (519 291)  (519 291)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 291)  (523 291)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 291)  (524 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 291)  (525 291)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.input_2_1
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (39 3)  (531 291)  (531 291)  LC_1 Logic Functioning bit
 (42 3)  (534 291)  (534 291)  LC_1 Logic Functioning bit
 (43 3)  (535 291)  (535 291)  LC_1 Logic Functioning bit
 (14 4)  (506 292)  (506 292)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g1_0
 (21 4)  (513 292)  (513 292)  routing T_10_18.sp4_h_r_19 <X> T_10_18.lc_trk_g1_3
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 292)  (515 292)  routing T_10_18.sp4_h_r_19 <X> T_10_18.lc_trk_g1_3
 (24 4)  (516 292)  (516 292)  routing T_10_18.sp4_h_r_19 <X> T_10_18.lc_trk_g1_3
 (25 4)  (517 292)  (517 292)  routing T_10_18.lft_op_2 <X> T_10_18.lc_trk_g1_2
 (28 4)  (520 292)  (520 292)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (532 292)  (532 292)  LC_2 Logic Functioning bit
 (42 4)  (534 292)  (534 292)  LC_2 Logic Functioning bit
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (513 293)  (513 293)  routing T_10_18.sp4_h_r_19 <X> T_10_18.lc_trk_g1_3
 (22 5)  (514 293)  (514 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (516 293)  (516 293)  routing T_10_18.lft_op_2 <X> T_10_18.lc_trk_g1_2
 (40 5)  (532 293)  (532 293)  LC_2 Logic Functioning bit
 (42 5)  (534 293)  (534 293)  LC_2 Logic Functioning bit
 (11 6)  (503 294)  (503 294)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_t_40
 (13 6)  (505 294)  (505 294)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_t_40
 (14 6)  (506 294)  (506 294)  routing T_10_18.wire_logic_cluster/lc_4/out <X> T_10_18.lc_trk_g1_4
 (15 6)  (507 294)  (507 294)  routing T_10_18.lft_op_5 <X> T_10_18.lc_trk_g1_5
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (510 294)  (510 294)  routing T_10_18.lft_op_5 <X> T_10_18.lc_trk_g1_5
 (21 6)  (513 294)  (513 294)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g1_7
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 294)  (518 294)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 294)  (519 294)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 294)  (522 294)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 294)  (523 294)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (533 294)  (533 294)  LC_3 Logic Functioning bit
 (12 7)  (504 295)  (504 295)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_t_40
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (520 295)  (520 295)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 295)  (523 295)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 295)  (524 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (526 295)  (526 295)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.input_2_3
 (35 7)  (527 295)  (527 295)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.input_2_3
 (17 8)  (509 296)  (509 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 296)  (510 296)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g2_1
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (50 8)  (542 296)  (542 296)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (518 297)  (518 297)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 297)  (522 297)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 297)  (523 297)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 297)  (529 297)  LC_4 Logic Functioning bit
 (48 9)  (540 297)  (540 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (544 297)  (544 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (507 298)  (507 298)  routing T_10_18.sp4_h_l_16 <X> T_10_18.lc_trk_g2_5
 (16 10)  (508 298)  (508 298)  routing T_10_18.sp4_h_l_16 <X> T_10_18.lc_trk_g2_5
 (17 10)  (509 298)  (509 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (519 298)  (519 298)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 298)  (525 298)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 298)  (526 298)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (50 10)  (542 298)  (542 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (543 298)  (543 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (510 299)  (510 299)  routing T_10_18.sp4_h_l_16 <X> T_10_18.lc_trk_g2_5
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 299)  (522 299)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 299)  (523 299)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (532 299)  (532 299)  LC_5 Logic Functioning bit
 (42 11)  (534 299)  (534 299)  LC_5 Logic Functioning bit
 (43 11)  (535 299)  (535 299)  LC_5 Logic Functioning bit
 (15 12)  (507 300)  (507 300)  routing T_10_18.sp4_v_t_28 <X> T_10_18.lc_trk_g3_1
 (16 12)  (508 300)  (508 300)  routing T_10_18.sp4_v_t_28 <X> T_10_18.lc_trk_g3_1
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (513 300)  (513 300)  routing T_10_18.bnl_op_3 <X> T_10_18.lc_trk_g3_3
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (517 300)  (517 300)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g3_2
 (28 12)  (520 300)  (520 300)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 300)  (526 300)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (38 12)  (530 300)  (530 300)  LC_6 Logic Functioning bit
 (21 13)  (513 301)  (513 301)  routing T_10_18.bnl_op_3 <X> T_10_18.lc_trk_g3_3
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 301)  (518 301)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 301)  (519 301)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 301)  (520 301)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 301)  (524 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (526 301)  (526 301)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.input_2_6
 (35 13)  (527 301)  (527 301)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.input_2_6
 (36 13)  (528 301)  (528 301)  LC_6 Logic Functioning bit
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (518 302)  (518 302)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 302)  (522 302)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (43 14)  (535 302)  (535 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (50 14)  (542 302)  (542 302)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (492 303)  (492 303)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (26 15)  (518 303)  (518 303)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 303)  (522 303)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (14 0)  (560 288)  (560 288)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g0_0
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 288)  (577 288)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 289)  (570 289)  routing T_11_18.bot_op_2 <X> T_11_18.lc_trk_g0_2
 (26 1)  (572 289)  (572 289)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 289)  (577 289)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (40 1)  (586 289)  (586 289)  LC_0 Logic Functioning bit
 (42 1)  (588 289)  (588 289)  LC_0 Logic Functioning bit
 (45 1)  (591 289)  (591 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (560 290)  (560 290)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g0_4
 (15 2)  (561 290)  (561 290)  routing T_11_18.bot_op_5 <X> T_11_18.lc_trk_g0_5
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (572 290)  (572 290)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 290)  (580 290)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (45 2)  (591 290)  (591 290)  LC_1 Logic Functioning bit
 (2 3)  (548 291)  (548 291)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 291)  (570 291)  routing T_11_18.top_op_6 <X> T_11_18.lc_trk_g0_6
 (25 3)  (571 291)  (571 291)  routing T_11_18.top_op_6 <X> T_11_18.lc_trk_g0_6
 (26 3)  (572 291)  (572 291)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 291)  (573 291)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (579 291)  (579 291)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.input_2_1
 (34 3)  (580 291)  (580 291)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.input_2_1
 (35 3)  (581 291)  (581 291)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.input_2_1
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (41 3)  (587 291)  (587 291)  LC_1 Logic Functioning bit
 (43 3)  (589 291)  (589 291)  LC_1 Logic Functioning bit
 (45 3)  (591 291)  (591 291)  LC_1 Logic Functioning bit
 (0 4)  (546 292)  (546 292)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (1 4)  (547 292)  (547 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (554 292)  (554 292)  routing T_11_18.sp4_v_b_10 <X> T_11_18.sp4_h_r_4
 (9 4)  (555 292)  (555 292)  routing T_11_18.sp4_v_b_10 <X> T_11_18.sp4_h_r_4
 (10 4)  (556 292)  (556 292)  routing T_11_18.sp4_v_b_10 <X> T_11_18.sp4_h_r_4
 (21 4)  (567 292)  (567 292)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g1_3
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (574 292)  (574 292)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 292)  (577 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 292)  (581 292)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.input_2_2
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (53 4)  (599 292)  (599 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (546 293)  (546 293)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (1 5)  (547 293)  (547 293)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (14 5)  (560 293)  (560 293)  routing T_11_18.top_op_0 <X> T_11_18.lc_trk_g1_0
 (15 5)  (561 293)  (561 293)  routing T_11_18.top_op_0 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.bot_op_2 <X> T_11_18.lc_trk_g1_2
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 293)  (578 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 294)  (564 294)  routing T_11_18.wire_logic_cluster/lc_5/out <X> T_11_18.lc_trk_g1_5
 (21 6)  (567 294)  (567 294)  routing T_11_18.bnr_op_7 <X> T_11_18.lc_trk_g1_7
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (571 294)  (571 294)  routing T_11_18.bnr_op_6 <X> T_11_18.lc_trk_g1_6
 (26 6)  (572 294)  (572 294)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 294)  (574 294)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (46 6)  (592 294)  (592 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 294)  (596 294)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (567 295)  (567 295)  routing T_11_18.bnr_op_7 <X> T_11_18.lc_trk_g1_7
 (22 7)  (568 295)  (568 295)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 295)  (571 295)  routing T_11_18.bnr_op_6 <X> T_11_18.lc_trk_g1_6
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (46 7)  (592 295)  (592 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (594 295)  (594 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (597 295)  (597 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (598 295)  (598 295)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 296)  (564 296)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g2_1
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 296)  (576 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (587 296)  (587 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (50 8)  (596 296)  (596 296)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (561 297)  (561 297)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g2_0
 (16 9)  (562 297)  (562 297)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (572 297)  (572 297)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (39 9)  (585 297)  (585 297)  LC_4 Logic Functioning bit
 (45 9)  (591 297)  (591 297)  LC_4 Logic Functioning bit
 (14 10)  (560 298)  (560 298)  routing T_11_18.rgt_op_4 <X> T_11_18.lc_trk_g2_4
 (15 10)  (561 298)  (561 298)  routing T_11_18.rgt_op_5 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 298)  (564 298)  routing T_11_18.rgt_op_5 <X> T_11_18.lc_trk_g2_5
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (569 298)  (569 298)  routing T_11_18.sp12_v_t_12 <X> T_11_18.lc_trk_g2_7
 (27 10)  (573 298)  (573 298)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 298)  (579 298)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 298)  (581 298)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.input_2_5
 (41 10)  (587 298)  (587 298)  LC_5 Logic Functioning bit
 (43 10)  (589 298)  (589 298)  LC_5 Logic Functioning bit
 (15 11)  (561 299)  (561 299)  routing T_11_18.rgt_op_4 <X> T_11_18.lc_trk_g2_4
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (572 299)  (572 299)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 299)  (573 299)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 299)  (576 299)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 299)  (578 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (579 299)  (579 299)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.input_2_5
 (35 11)  (581 299)  (581 299)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.input_2_5
 (40 11)  (586 299)  (586 299)  LC_5 Logic Functioning bit
 (15 12)  (561 300)  (561 300)  routing T_11_18.tnl_op_1 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (567 300)  (567 300)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 300)  (569 300)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 300)  (577 300)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (41 12)  (587 300)  (587 300)  LC_6 Logic Functioning bit
 (45 12)  (591 300)  (591 300)  LC_6 Logic Functioning bit
 (50 12)  (596 300)  (596 300)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (564 301)  (564 301)  routing T_11_18.tnl_op_1 <X> T_11_18.lc_trk_g3_1
 (21 13)  (567 301)  (567 301)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (570 301)  (570 301)  routing T_11_18.tnl_op_2 <X> T_11_18.lc_trk_g3_2
 (25 13)  (571 301)  (571 301)  routing T_11_18.tnl_op_2 <X> T_11_18.lc_trk_g3_2
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 301)  (574 301)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 301)  (576 301)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (41 13)  (587 301)  (587 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (45 13)  (591 301)  (591 301)  LC_6 Logic Functioning bit
 (0 14)  (546 302)  (546 302)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 302)  (560 302)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g3_4
 (16 14)  (562 302)  (562 302)  routing T_11_18.sp4_v_t_16 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 302)  (564 302)  routing T_11_18.sp4_v_t_16 <X> T_11_18.lc_trk_g3_5
 (25 14)  (571 302)  (571 302)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g3_6
 (0 15)  (546 303)  (546 303)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (568 303)  (568 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_18

 (21 0)  (621 288)  (621 288)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 288)  (624 288)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g0_3
 (25 0)  (625 288)  (625 288)  routing T_12_18.lft_op_2 <X> T_12_18.lc_trk_g0_2
 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (15 1)  (615 289)  (615 289)  routing T_12_18.sp4_v_t_5 <X> T_12_18.lc_trk_g0_0
 (16 1)  (616 289)  (616 289)  routing T_12_18.sp4_v_t_5 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.lft_op_2 <X> T_12_18.lc_trk_g0_2
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.input_2_0
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 290)  (624 290)  routing T_12_18.bot_op_7 <X> T_12_18.lc_trk_g0_7
 (2 3)  (602 291)  (602 291)  routing T_12_18.lc_trk_g0_0 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (0 4)  (600 292)  (600 292)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (615 292)  (615 292)  routing T_12_18.bot_op_1 <X> T_12_18.lc_trk_g1_1
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (626 292)  (626 292)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 292)  (627 292)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 292)  (630 292)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (0 5)  (600 293)  (600 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (27 5)  (627 293)  (627 293)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (48 5)  (648 293)  (648 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (604 294)  (604 294)  routing T_12_18.sp4_h_r_3 <X> T_12_18.sp4_v_t_38
 (14 6)  (614 294)  (614 294)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g1_4
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g1_5
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (5 7)  (605 295)  (605 295)  routing T_12_18.sp4_h_r_3 <X> T_12_18.sp4_v_t_38
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (626 295)  (626 295)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (14 8)  (614 296)  (614 296)  routing T_12_18.sp4_v_t_21 <X> T_12_18.lc_trk_g2_0
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 296)  (630 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (614 297)  (614 297)  routing T_12_18.sp4_v_t_21 <X> T_12_18.lc_trk_g2_0
 (16 9)  (616 297)  (616 297)  routing T_12_18.sp4_v_t_21 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (626 297)  (626 297)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (45 9)  (645 297)  (645 297)  LC_4 Logic Functioning bit
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.bnl_op_5 <X> T_12_18.lc_trk_g2_5
 (25 10)  (625 298)  (625 298)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g2_6
 (28 10)  (628 298)  (628 298)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 298)  (630 298)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (18 11)  (618 299)  (618 299)  routing T_12_18.bnl_op_5 <X> T_12_18.lc_trk_g2_5
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (630 299)  (630 299)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (45 11)  (645 299)  (645 299)  LC_5 Logic Functioning bit
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.tnl_op_3 <X> T_12_18.lc_trk_g3_3
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (40 12)  (640 300)  (640 300)  LC_6 Logic Functioning bit
 (42 12)  (642 300)  (642 300)  LC_6 Logic Functioning bit
 (51 12)  (651 300)  (651 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (615 301)  (615 301)  routing T_12_18.tnr_op_0 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (621 301)  (621 301)  routing T_12_18.tnl_op_3 <X> T_12_18.lc_trk_g3_3
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (40 13)  (640 301)  (640 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 303)  (600 303)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/s_r


LogicTile_13_18

 (10 0)  (664 288)  (664 288)  routing T_13_18.sp4_v_t_45 <X> T_13_18.sp4_h_r_1
 (14 0)  (668 288)  (668 288)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (53 0)  (707 288)  (707 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (669 289)  (669 289)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 289)  (682 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 290)  (677 290)  routing T_13_18.sp4_v_b_23 <X> T_13_18.lc_trk_g0_7
 (24 2)  (678 290)  (678 290)  routing T_13_18.sp4_v_b_23 <X> T_13_18.lc_trk_g0_7
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (2 3)  (656 291)  (656 291)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (677 291)  (677 291)  routing T_13_18.sp4_h_r_6 <X> T_13_18.lc_trk_g0_6
 (24 3)  (678 291)  (678 291)  routing T_13_18.sp4_h_r_6 <X> T_13_18.lc_trk_g0_6
 (25 3)  (679 291)  (679 291)  routing T_13_18.sp4_h_r_6 <X> T_13_18.lc_trk_g0_6
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g1_3
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (50 4)  (704 292)  (704 292)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (668 293)  (668 293)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g1_0
 (15 5)  (669 293)  (669 293)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (675 293)  (675 293)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g1_3
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.top_op_2 <X> T_13_18.lc_trk_g1_2
 (25 5)  (679 293)  (679 293)  routing T_13_18.top_op_2 <X> T_13_18.lc_trk_g1_2
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (46 5)  (700 293)  (700 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (702 293)  (702 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (707 293)  (707 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (658 294)  (658 294)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_t_38
 (6 6)  (660 294)  (660 294)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_t_38
 (21 6)  (675 294)  (675 294)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (47 6)  (701 294)  (701 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (5 7)  (659 295)  (659 295)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_t_38
 (21 7)  (675 295)  (675 295)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g1_7
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (51 7)  (705 295)  (705 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (6 8)  (660 296)  (660 296)  routing T_13_18.sp4_h_r_1 <X> T_13_18.sp4_v_b_6
 (15 8)  (669 296)  (669 296)  routing T_13_18.tnr_op_1 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (679 296)  (679 296)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g2_2
 (15 9)  (669 297)  (669 297)  routing T_13_18.sp4_v_t_29 <X> T_13_18.lc_trk_g2_0
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_v_t_29 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (8 11)  (662 299)  (662 299)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_v_t_42
 (9 11)  (663 299)  (663 299)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_v_t_42
 (14 11)  (668 299)  (668 299)  routing T_13_18.sp4_h_l_17 <X> T_13_18.lc_trk_g2_4
 (15 11)  (669 299)  (669 299)  routing T_13_18.sp4_h_l_17 <X> T_13_18.lc_trk_g2_4
 (16 11)  (670 299)  (670 299)  routing T_13_18.sp4_h_l_17 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (687 299)  (687 299)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.input_2_5
 (51 11)  (705 299)  (705 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (3 12)  (657 300)  (657 300)  routing T_13_18.sp12_v_t_22 <X> T_13_18.sp12_h_r_1
 (8 12)  (662 300)  (662 300)  routing T_13_18.sp4_v_b_10 <X> T_13_18.sp4_h_r_10
 (9 12)  (663 300)  (663 300)  routing T_13_18.sp4_v_b_10 <X> T_13_18.sp4_h_r_10
 (21 12)  (675 300)  (675 300)  routing T_13_18.sp4_v_t_22 <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp4_v_t_22 <X> T_13_18.lc_trk_g3_3
 (14 13)  (668 301)  (668 301)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g3_0
 (15 13)  (669 301)  (669 301)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g3_0
 (16 13)  (670 301)  (670 301)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (675 301)  (675 301)  routing T_13_18.sp4_v_t_22 <X> T_13_18.lc_trk_g3_3
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_h_r_30 <X> T_13_18.lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.sp4_h_r_30 <X> T_13_18.lc_trk_g3_6
 (25 15)  (679 303)  (679 303)  routing T_13_18.sp4_h_r_30 <X> T_13_18.lc_trk_g3_6


LogicTile_14_18

 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 288)  (748 288)  LC_0 Logic Functioning bit
 (43 0)  (751 288)  (751 288)  LC_0 Logic Functioning bit
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_0
 (34 1)  (742 289)  (742 289)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_0
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (40 1)  (748 289)  (748 289)  LC_0 Logic Functioning bit
 (43 1)  (751 289)  (751 289)  LC_0 Logic Functioning bit
 (48 1)  (756 289)  (756 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 290)  (708 290)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (25 2)  (733 290)  (733 290)  routing T_14_18.sp4_v_t_3 <X> T_14_18.lc_trk_g0_6
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (43 2)  (751 290)  (751 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (46 2)  (754 290)  (754 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (710 291)  (710 291)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 291)  (731 291)  routing T_14_18.sp4_v_t_3 <X> T_14_18.lc_trk_g0_6
 (25 3)  (733 291)  (733 291)  routing T_14_18.sp4_v_t_3 <X> T_14_18.lc_trk_g0_6
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (45 3)  (753 291)  (753 291)  LC_1 Logic Functioning bit
 (47 3)  (755 291)  (755 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (11 4)  (719 292)  (719 292)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_v_b_5
 (13 4)  (721 292)  (721 292)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_v_b_5
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (726 292)  (726 292)  routing T_14_18.bnr_op_1 <X> T_14_18.lc_trk_g1_1
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 292)  (749 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (46 4)  (754 292)  (754 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (12 5)  (720 293)  (720 293)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_v_b_5
 (18 5)  (726 293)  (726 293)  routing T_14_18.bnr_op_1 <X> T_14_18.lc_trk_g1_1
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 293)  (741 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_2
 (34 5)  (742 293)  (742 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_2
 (40 5)  (748 293)  (748 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (45 5)  (753 293)  (753 293)  LC_2 Logic Functioning bit
 (48 5)  (756 293)  (756 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (759 293)  (759 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (761 293)  (761 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (722 294)  (722 294)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g1_4
 (25 6)  (733 294)  (733 294)  routing T_14_18.sp4_v_t_3 <X> T_14_18.lc_trk_g1_6
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 295)  (731 295)  routing T_14_18.sp4_v_t_3 <X> T_14_18.lc_trk_g1_6
 (25 7)  (733 295)  (733 295)  routing T_14_18.sp4_v_t_3 <X> T_14_18.lc_trk_g1_6
 (15 8)  (723 296)  (723 296)  routing T_14_18.sp4_v_t_28 <X> T_14_18.lc_trk_g2_1
 (16 8)  (724 296)  (724 296)  routing T_14_18.sp4_v_t_28 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (733 296)  (733 296)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g2_2
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (15 9)  (723 297)  (723 297)  routing T_14_18.sp4_v_t_29 <X> T_14_18.lc_trk_g2_0
 (16 9)  (724 297)  (724 297)  routing T_14_18.sp4_v_t_29 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (45 9)  (753 297)  (753 297)  LC_4 Logic Functioning bit
 (53 9)  (761 297)  (761 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 298)  (743 298)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (40 10)  (748 298)  (748 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (14 11)  (722 299)  (722 299)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g2_4
 (15 11)  (723 299)  (723 299)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (34 11)  (742 299)  (742 299)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (48 11)  (756 299)  (756 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g3_1
 (25 12)  (733 300)  (733 300)  routing T_14_18.bnl_op_2 <X> T_14_18.lc_trk_g3_2
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 300)  (743 300)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_6
 (40 12)  (748 300)  (748 300)  LC_6 Logic Functioning bit
 (12 13)  (720 301)  (720 301)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_v_b_11
 (14 13)  (722 301)  (722 301)  routing T_14_18.sp12_v_b_16 <X> T_14_18.lc_trk_g3_0
 (16 13)  (724 301)  (724 301)  routing T_14_18.sp12_v_b_16 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 301)  (733 301)  routing T_14_18.bnl_op_2 <X> T_14_18.lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 301)  (741 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_6
 (35 13)  (743 301)  (743 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_6
 (51 13)  (759 301)  (759 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 302)  (722 302)  routing T_14_18.bnl_op_4 <X> T_14_18.lc_trk_g3_4
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 302)  (731 302)  routing T_14_18.sp4_v_b_47 <X> T_14_18.lc_trk_g3_7
 (24 14)  (732 302)  (732 302)  routing T_14_18.sp4_v_b_47 <X> T_14_18.lc_trk_g3_7
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (0 15)  (708 303)  (708 303)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (722 303)  (722 303)  routing T_14_18.bnl_op_4 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (741 303)  (741 303)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_7
 (34 15)  (742 303)  (742 303)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_7
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (14 0)  (776 288)  (776 288)  routing T_15_18.wire_logic_cluster/lc_0/out <X> T_15_18.lc_trk_g0_0
 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 288)  (780 288)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g0_1
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.top_op_3 <X> T_15_18.lc_trk_g0_3
 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (11 1)  (773 289)  (773 289)  routing T_15_18.sp4_h_l_43 <X> T_15_18.sp4_h_r_2
 (13 1)  (775 289)  (775 289)  routing T_15_18.sp4_h_l_43 <X> T_15_18.sp4_h_r_2
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (783 289)  (783 289)  routing T_15_18.top_op_3 <X> T_15_18.lc_trk_g0_3
 (26 1)  (788 289)  (788 289)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (38 1)  (800 289)  (800 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (40 1)  (802 289)  (802 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (21 2)  (783 290)  (783 290)  routing T_15_18.sp4_v_b_15 <X> T_15_18.lc_trk_g0_7
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 290)  (785 290)  routing T_15_18.sp4_v_b_15 <X> T_15_18.lc_trk_g0_7
 (25 2)  (787 290)  (787 290)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g0_6
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (35 2)  (797 290)  (797 290)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_1
 (2 3)  (764 291)  (764 291)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (4 3)  (766 291)  (766 291)  routing T_15_18.sp4_v_b_7 <X> T_15_18.sp4_h_l_37
 (21 3)  (783 291)  (783 291)  routing T_15_18.sp4_v_b_15 <X> T_15_18.lc_trk_g0_7
 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 291)  (785 291)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g0_6
 (24 3)  (786 291)  (786 291)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g0_6
 (25 3)  (787 291)  (787 291)  routing T_15_18.sp4_h_l_11 <X> T_15_18.lc_trk_g0_6
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 291)  (792 291)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (795 291)  (795 291)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_1
 (34 3)  (796 291)  (796 291)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.input_2_1
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.top_op_3 <X> T_15_18.lc_trk_g1_3
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 292)  (789 292)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (21 5)  (783 293)  (783 293)  routing T_15_18.top_op_3 <X> T_15_18.lc_trk_g1_3
 (22 5)  (784 293)  (784 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (785 293)  (785 293)  routing T_15_18.sp4_h_r_2 <X> T_15_18.lc_trk_g1_2
 (24 5)  (786 293)  (786 293)  routing T_15_18.sp4_h_r_2 <X> T_15_18.lc_trk_g1_2
 (25 5)  (787 293)  (787 293)  routing T_15_18.sp4_h_r_2 <X> T_15_18.lc_trk_g1_2
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 293)  (794 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (795 293)  (795 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_2
 (34 5)  (796 293)  (796 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_2
 (35 5)  (797 293)  (797 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_2
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (15 6)  (777 294)  (777 294)  routing T_15_18.sp12_h_r_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.sp12_h_r_5 <X> T_15_18.lc_trk_g1_5
 (21 6)  (783 294)  (783 294)  routing T_15_18.wire_logic_cluster/lc_7/out <X> T_15_18.lc_trk_g1_7
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 294)  (802 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (46 6)  (808 294)  (808 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (812 294)  (812 294)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (780 295)  (780 295)  routing T_15_18.sp12_h_r_5 <X> T_15_18.lc_trk_g1_5
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.bot_op_6 <X> T_15_18.lc_trk_g1_6
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (47 7)  (809 295)  (809 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (813 295)  (813 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (766 296)  (766 296)  routing T_15_18.sp4_h_l_43 <X> T_15_18.sp4_v_b_6
 (15 8)  (777 296)  (777 296)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (783 296)  (783 296)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g2_3
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 296)  (785 296)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g2_3
 (24 8)  (786 296)  (786 296)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g2_3
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 296)  (797 296)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.input_2_4
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (40 8)  (802 296)  (802 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (42 8)  (804 296)  (804 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (5 9)  (767 297)  (767 297)  routing T_15_18.sp4_h_l_43 <X> T_15_18.sp4_v_b_6
 (6 9)  (768 297)  (768 297)  routing T_15_18.sp4_h_l_43 <X> T_15_18.sp4_h_r_6
 (15 9)  (777 297)  (777 297)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g2_0
 (16 9)  (778 297)  (778 297)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (780 297)  (780 297)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g2_1
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.sp4_r_v_b_34 <X> T_15_18.lc_trk_g2_2
 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 297)  (792 297)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (797 297)  (797 297)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.input_2_4
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (40 9)  (802 297)  (802 297)  LC_4 Logic Functioning bit
 (41 9)  (803 297)  (803 297)  LC_4 Logic Functioning bit
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (43 9)  (805 297)  (805 297)  LC_4 Logic Functioning bit
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (787 298)  (787 298)  routing T_15_18.bnl_op_6 <X> T_15_18.lc_trk_g2_6
 (21 11)  (783 299)  (783 299)  routing T_15_18.sp4_r_v_b_39 <X> T_15_18.lc_trk_g2_7
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (787 299)  (787 299)  routing T_15_18.bnl_op_6 <X> T_15_18.lc_trk_g2_6
 (15 12)  (777 300)  (777 300)  routing T_15_18.sp4_h_r_25 <X> T_15_18.lc_trk_g3_1
 (16 12)  (778 300)  (778 300)  routing T_15_18.sp4_h_r_25 <X> T_15_18.lc_trk_g3_1
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.tnl_op_3 <X> T_15_18.lc_trk_g3_3
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (40 12)  (802 300)  (802 300)  LC_6 Logic Functioning bit
 (42 12)  (804 300)  (804 300)  LC_6 Logic Functioning bit
 (18 13)  (780 301)  (780 301)  routing T_15_18.sp4_h_r_25 <X> T_15_18.lc_trk_g3_1
 (21 13)  (783 301)  (783 301)  routing T_15_18.tnl_op_3 <X> T_15_18.lc_trk_g3_3
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 301)  (792 301)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 301)  (794 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (795 301)  (795 301)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.input_2_6
 (35 13)  (797 301)  (797 301)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.input_2_6
 (36 13)  (798 301)  (798 301)  LC_6 Logic Functioning bit
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (11 14)  (773 302)  (773 302)  routing T_15_18.sp4_h_l_43 <X> T_15_18.sp4_v_t_46
 (25 14)  (787 302)  (787 302)  routing T_15_18.rgt_op_6 <X> T_15_18.lc_trk_g3_6
 (27 14)  (789 302)  (789 302)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 302)  (790 302)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 302)  (793 302)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 302)  (795 302)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (39 14)  (801 302)  (801 302)  LC_7 Logic Functioning bit
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (46 14)  (808 302)  (808 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (813 302)  (813 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (776 303)  (776 303)  routing T_15_18.sp4_h_l_17 <X> T_15_18.lc_trk_g3_4
 (15 15)  (777 303)  (777 303)  routing T_15_18.sp4_h_l_17 <X> T_15_18.lc_trk_g3_4
 (16 15)  (778 303)  (778 303)  routing T_15_18.sp4_h_l_17 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 303)  (786 303)  routing T_15_18.rgt_op_6 <X> T_15_18.lc_trk_g3_6
 (26 15)  (788 303)  (788 303)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 303)  (794 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (795 303)  (795 303)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.input_2_7
 (35 15)  (797 303)  (797 303)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.input_2_7
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit
 (41 15)  (803 303)  (803 303)  LC_7 Logic Functioning bit
 (42 15)  (804 303)  (804 303)  LC_7 Logic Functioning bit
 (43 15)  (805 303)  (805 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (21 0)  (837 288)  (837 288)  routing T_16_18.lft_op_3 <X> T_16_18.lc_trk_g0_3
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 288)  (840 288)  routing T_16_18.lft_op_3 <X> T_16_18.lc_trk_g0_3
 (21 2)  (837 290)  (837 290)  routing T_16_18.lft_op_7 <X> T_16_18.lc_trk_g0_7
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 290)  (840 290)  routing T_16_18.lft_op_7 <X> T_16_18.lc_trk_g0_7
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 290)  (847 290)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (26 3)  (842 291)  (842 291)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 291)  (846 291)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 291)  (848 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (849 291)  (849 291)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.input_2_1
 (34 3)  (850 291)  (850 291)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.input_2_1
 (35 3)  (851 291)  (851 291)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.input_2_1
 (51 3)  (867 291)  (867 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (837 292)  (837 292)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 292)  (839 292)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g1_3
 (24 4)  (840 292)  (840 292)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g1_3
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 292)  (846 292)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (15 5)  (831 293)  (831 293)  routing T_16_18.bot_op_0 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (837 293)  (837 293)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g1_3
 (27 5)  (843 293)  (843 293)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (6 6)  (822 294)  (822 294)  routing T_16_18.sp4_h_l_47 <X> T_16_18.sp4_v_t_38
 (21 6)  (837 294)  (837 294)  routing T_16_18.lft_op_7 <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 294)  (840 294)  routing T_16_18.lft_op_7 <X> T_16_18.lc_trk_g1_7
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (50 6)  (866 294)  (866 294)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (830 295)  (830 295)  routing T_16_18.sp4_r_v_b_28 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (839 295)  (839 295)  routing T_16_18.sp4_v_b_22 <X> T_16_18.lc_trk_g1_6
 (24 7)  (840 295)  (840 295)  routing T_16_18.sp4_v_b_22 <X> T_16_18.lc_trk_g1_6
 (26 7)  (842 295)  (842 295)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (15 8)  (831 296)  (831 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (16 8)  (832 296)  (832 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (50 8)  (866 296)  (866 296)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (834 297)  (834 297)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 297)  (847 297)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (41 9)  (857 297)  (857 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (51 9)  (867 297)  (867 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (831 298)  (831 298)  routing T_16_18.tnl_op_5 <X> T_16_18.lc_trk_g2_5
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (837 298)  (837 298)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 298)  (839 298)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (24 10)  (840 298)  (840 298)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (25 10)  (841 298)  (841 298)  routing T_16_18.bnl_op_6 <X> T_16_18.lc_trk_g2_6
 (26 10)  (842 298)  (842 298)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 298)  (843 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 298)  (851 298)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.input_2_5
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (834 299)  (834 299)  routing T_16_18.tnl_op_5 <X> T_16_18.lc_trk_g2_5
 (21 11)  (837 299)  (837 299)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (841 299)  (841 299)  routing T_16_18.bnl_op_6 <X> T_16_18.lc_trk_g2_6
 (26 11)  (842 299)  (842 299)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (850 299)  (850 299)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.input_2_5
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.bnl_op_1 <X> T_16_18.lc_trk_g3_1
 (25 12)  (841 300)  (841 300)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g3_2
 (27 12)  (843 300)  (843 300)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 300)  (847 300)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (38 12)  (854 300)  (854 300)  LC_6 Logic Functioning bit
 (39 12)  (855 300)  (855 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (50 12)  (866 300)  (866 300)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (834 301)  (834 301)  routing T_16_18.bnl_op_1 <X> T_16_18.lc_trk_g3_1
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (43 13)  (859 301)  (859 301)  LC_6 Logic Functioning bit
 (14 14)  (830 302)  (830 302)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g3_4
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (837 302)  (837 302)  routing T_16_18.sp4_v_t_26 <X> T_16_18.lc_trk_g3_7
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp4_v_t_26 <X> T_16_18.lc_trk_g3_7
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (8 15)  (824 303)  (824 303)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_v_t_47
 (9 15)  (825 303)  (825 303)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_v_t_47
 (14 15)  (830 303)  (830 303)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (837 303)  (837 303)  routing T_16_18.sp4_v_t_26 <X> T_16_18.lc_trk_g3_7
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (40 15)  (856 303)  (856 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (42 15)  (858 303)  (858 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit
 (47 15)  (863 303)  (863 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_17_18

 (2 14)  (876 302)  (876 302)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (5 15)  (879 303)  (879 303)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_t_44


IO_Tile_0_17

 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_gbuf/in
 (5 6)  (12 278)  (12 278)  routing T_0_17.span12_horz_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_7 lc_trk_g0_7
 (8 6)  (9 278)  (9 278)  routing T_0_17.span12_horz_7 <X> T_0_17.lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span12_horz_7 <X> T_0_17.lc_trk_g0_7


LogicTile_5_17

 (14 0)  (248 272)  (248 272)  routing T_5_17.wire_logic_cluster/lc_0/out <X> T_5_17.lc_trk_g0_0
 (26 0)  (260 272)  (260 272)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (262 272)  (262 272)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 272)  (263 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 272)  (266 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 272)  (268 272)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 272)  (269 272)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.input_2_0
 (36 0)  (270 272)  (270 272)  LC_0 Logic Functioning bit
 (41 0)  (275 272)  (275 272)  LC_0 Logic Functioning bit
 (43 0)  (277 272)  (277 272)  LC_0 Logic Functioning bit
 (45 0)  (279 272)  (279 272)  LC_0 Logic Functioning bit
 (17 1)  (251 273)  (251 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (260 273)  (260 273)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 273)  (261 273)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 273)  (263 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 273)  (264 273)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 273)  (265 273)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 273)  (266 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (267 273)  (267 273)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.input_2_0
 (34 1)  (268 273)  (268 273)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.input_2_0
 (35 1)  (269 273)  (269 273)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.input_2_0
 (37 1)  (271 273)  (271 273)  LC_0 Logic Functioning bit
 (39 1)  (273 273)  (273 273)  LC_0 Logic Functioning bit
 (40 1)  (274 273)  (274 273)  LC_0 Logic Functioning bit
 (42 1)  (276 273)  (276 273)  LC_0 Logic Functioning bit
 (45 1)  (279 273)  (279 273)  LC_0 Logic Functioning bit
 (51 1)  (285 273)  (285 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (236 274)  (236 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (29 2)  (263 274)  (263 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 274)  (265 274)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 274)  (266 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 274)  (267 274)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 274)  (269 274)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.input_2_1
 (42 2)  (276 274)  (276 274)  LC_1 Logic Functioning bit
 (0 3)  (234 275)  (234 275)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (2 3)  (236 275)  (236 275)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (26 3)  (260 275)  (260 275)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 275)  (261 275)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 275)  (262 275)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 275)  (263 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 275)  (265 275)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 275)  (266 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (267 275)  (267 275)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.input_2_1
 (34 3)  (268 275)  (268 275)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.input_2_1
 (1 4)  (235 276)  (235 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (249 276)  (249 276)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g1_1
 (16 4)  (250 276)  (250 276)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g1_1
 (17 4)  (251 276)  (251 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (252 276)  (252 276)  routing T_5_17.sp4_h_r_9 <X> T_5_17.lc_trk_g1_1
 (26 4)  (260 276)  (260 276)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (266 276)  (266 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 276)  (267 276)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 276)  (268 276)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 276)  (271 276)  LC_2 Logic Functioning bit
 (38 4)  (272 276)  (272 276)  LC_2 Logic Functioning bit
 (39 4)  (273 276)  (273 276)  LC_2 Logic Functioning bit
 (43 4)  (277 276)  (277 276)  LC_2 Logic Functioning bit
 (45 4)  (279 276)  (279 276)  LC_2 Logic Functioning bit
 (0 5)  (234 277)  (234 277)  routing T_5_17.glb_netwk_3 <X> T_5_17.wire_logic_cluster/lc_7/cen
 (22 5)  (256 277)  (256 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (258 277)  (258 277)  routing T_5_17.top_op_2 <X> T_5_17.lc_trk_g1_2
 (25 5)  (259 277)  (259 277)  routing T_5_17.top_op_2 <X> T_5_17.lc_trk_g1_2
 (26 5)  (260 277)  (260 277)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 277)  (262 277)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 277)  (263 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 277)  (265 277)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 277)  (266 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (270 277)  (270 277)  LC_2 Logic Functioning bit
 (38 5)  (272 277)  (272 277)  LC_2 Logic Functioning bit
 (39 5)  (273 277)  (273 277)  LC_2 Logic Functioning bit
 (42 5)  (276 277)  (276 277)  LC_2 Logic Functioning bit
 (45 5)  (279 277)  (279 277)  LC_2 Logic Functioning bit
 (51 5)  (285 277)  (285 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (255 278)  (255 278)  routing T_5_17.wire_logic_cluster/lc_7/out <X> T_5_17.lc_trk_g1_7
 (22 6)  (256 278)  (256 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (259 278)  (259 278)  routing T_5_17.wire_logic_cluster/lc_6/out <X> T_5_17.lc_trk_g1_6
 (22 7)  (256 279)  (256 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (22 8)  (256 280)  (256 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (260 280)  (260 280)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (32 8)  (266 280)  (266 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 280)  (267 280)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 280)  (268 280)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 280)  (270 280)  LC_4 Logic Functioning bit
 (51 8)  (285 280)  (285 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (255 281)  (255 281)  routing T_5_17.sp4_r_v_b_35 <X> T_5_17.lc_trk_g2_3
 (26 9)  (260 281)  (260 281)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 281)  (262 281)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 281)  (263 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 281)  (265 281)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 281)  (266 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (271 281)  (271 281)  LC_4 Logic Functioning bit
 (25 10)  (259 282)  (259 282)  routing T_5_17.sp4_v_b_38 <X> T_5_17.lc_trk_g2_6
 (29 10)  (263 282)  (263 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 282)  (265 282)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 282)  (266 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 282)  (267 282)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (271 282)  (271 282)  LC_5 Logic Functioning bit
 (39 10)  (273 282)  (273 282)  LC_5 Logic Functioning bit
 (40 10)  (274 282)  (274 282)  LC_5 Logic Functioning bit
 (41 10)  (275 282)  (275 282)  LC_5 Logic Functioning bit
 (42 10)  (276 282)  (276 282)  LC_5 Logic Functioning bit
 (43 10)  (277 282)  (277 282)  LC_5 Logic Functioning bit
 (22 11)  (256 283)  (256 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (257 283)  (257 283)  routing T_5_17.sp4_v_b_38 <X> T_5_17.lc_trk_g2_6
 (25 11)  (259 283)  (259 283)  routing T_5_17.sp4_v_b_38 <X> T_5_17.lc_trk_g2_6
 (31 11)  (265 283)  (265 283)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (271 283)  (271 283)  LC_5 Logic Functioning bit
 (39 11)  (273 283)  (273 283)  LC_5 Logic Functioning bit
 (40 11)  (274 283)  (274 283)  LC_5 Logic Functioning bit
 (41 11)  (275 283)  (275 283)  LC_5 Logic Functioning bit
 (42 11)  (276 283)  (276 283)  LC_5 Logic Functioning bit
 (43 11)  (277 283)  (277 283)  LC_5 Logic Functioning bit
 (53 11)  (287 283)  (287 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 12)  (259 284)  (259 284)  routing T_5_17.wire_logic_cluster/lc_2/out <X> T_5_17.lc_trk_g3_2
 (26 12)  (260 284)  (260 284)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 284)  (261 284)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 284)  (263 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 284)  (264 284)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 284)  (266 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 284)  (267 284)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 284)  (268 284)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (272 284)  (272 284)  LC_6 Logic Functioning bit
 (41 12)  (275 284)  (275 284)  LC_6 Logic Functioning bit
 (43 12)  (277 284)  (277 284)  LC_6 Logic Functioning bit
 (45 12)  (279 284)  (279 284)  LC_6 Logic Functioning bit
 (51 12)  (285 284)  (285 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (256 285)  (256 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (260 285)  (260 285)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 285)  (262 285)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 285)  (263 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 285)  (264 285)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 285)  (265 285)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 285)  (266 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (270 285)  (270 285)  LC_6 Logic Functioning bit
 (37 13)  (271 285)  (271 285)  LC_6 Logic Functioning bit
 (38 13)  (272 285)  (272 285)  LC_6 Logic Functioning bit
 (41 13)  (275 285)  (275 285)  LC_6 Logic Functioning bit
 (43 13)  (277 285)  (277 285)  LC_6 Logic Functioning bit
 (45 13)  (279 285)  (279 285)  LC_6 Logic Functioning bit
 (0 14)  (234 286)  (234 286)  routing T_5_17.glb_netwk_6 <X> T_5_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 286)  (235 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (248 286)  (248 286)  routing T_5_17.sp4_v_t_17 <X> T_5_17.lc_trk_g3_4
 (21 14)  (255 286)  (255 286)  routing T_5_17.sp4_v_t_18 <X> T_5_17.lc_trk_g3_7
 (22 14)  (256 286)  (256 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (257 286)  (257 286)  routing T_5_17.sp4_v_t_18 <X> T_5_17.lc_trk_g3_7
 (29 14)  (263 286)  (263 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 286)  (265 286)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 286)  (266 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 286)  (267 286)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (271 286)  (271 286)  LC_7 Logic Functioning bit
 (39 14)  (273 286)  (273 286)  LC_7 Logic Functioning bit
 (41 14)  (275 286)  (275 286)  LC_7 Logic Functioning bit
 (43 14)  (277 286)  (277 286)  LC_7 Logic Functioning bit
 (0 15)  (234 287)  (234 287)  routing T_5_17.glb_netwk_6 <X> T_5_17.wire_logic_cluster/lc_7/s_r
 (16 15)  (250 287)  (250 287)  routing T_5_17.sp4_v_t_17 <X> T_5_17.lc_trk_g3_4
 (17 15)  (251 287)  (251 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (31 15)  (265 287)  (265 287)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (271 287)  (271 287)  LC_7 Logic Functioning bit
 (39 15)  (273 287)  (273 287)  LC_7 Logic Functioning bit
 (41 15)  (275 287)  (275 287)  LC_7 Logic Functioning bit
 (43 15)  (277 287)  (277 287)  LC_7 Logic Functioning bit


LogicTile_6_17

 (29 0)  (317 272)  (317 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 272)  (318 272)  routing T_6_17.lc_trk_g0_5 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (44 0)  (332 272)  (332 272)  LC_0 Logic Functioning bit
 (50 1)  (338 273)  (338 273)  Carry_In_Mux bit 

 (15 2)  (303 274)  (303 274)  routing T_6_17.top_op_5 <X> T_6_17.lc_trk_g0_5
 (17 2)  (305 274)  (305 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (310 274)  (310 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (316 274)  (316 274)  routing T_6_17.lc_trk_g2_0 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 274)  (317 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (35 2)  (323 274)  (323 274)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.input_2_1
 (44 2)  (332 274)  (332 274)  LC_1 Logic Functioning bit
 (16 3)  (304 275)  (304 275)  routing T_6_17.sp12_h_r_12 <X> T_6_17.lc_trk_g0_4
 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (306 275)  (306 275)  routing T_6_17.top_op_5 <X> T_6_17.lc_trk_g0_5
 (21 3)  (309 275)  (309 275)  routing T_6_17.sp4_r_v_b_31 <X> T_6_17.lc_trk_g0_7
 (32 3)  (320 275)  (320 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (322 275)  (322 275)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.input_2_1
 (27 4)  (315 276)  (315 276)  routing T_6_17.lc_trk_g1_0 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 276)  (317 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (35 4)  (323 276)  (323 276)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.input_2_2
 (44 4)  (332 276)  (332 276)  LC_2 Logic Functioning bit
 (14 5)  (302 277)  (302 277)  routing T_6_17.top_op_0 <X> T_6_17.lc_trk_g1_0
 (15 5)  (303 277)  (303 277)  routing T_6_17.top_op_0 <X> T_6_17.lc_trk_g1_0
 (17 5)  (305 277)  (305 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (32 5)  (320 277)  (320 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (12 6)  (300 278)  (300 278)  routing T_6_17.sp4_h_r_2 <X> T_6_17.sp4_h_l_40
 (27 6)  (315 278)  (315 278)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 278)  (316 278)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 278)  (317 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 278)  (318 278)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (35 6)  (323 278)  (323 278)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.input_2_3
 (44 6)  (332 278)  (332 278)  LC_3 Logic Functioning bit
 (8 7)  (296 279)  (296 279)  routing T_6_17.sp4_h_r_10 <X> T_6_17.sp4_v_t_41
 (9 7)  (297 279)  (297 279)  routing T_6_17.sp4_h_r_10 <X> T_6_17.sp4_v_t_41
 (10 7)  (298 279)  (298 279)  routing T_6_17.sp4_h_r_10 <X> T_6_17.sp4_v_t_41
 (12 7)  (300 279)  (300 279)  routing T_6_17.sp4_h_l_40 <X> T_6_17.sp4_v_t_40
 (13 7)  (301 279)  (301 279)  routing T_6_17.sp4_h_r_2 <X> T_6_17.sp4_h_l_40
 (16 7)  (304 279)  (304 279)  routing T_6_17.sp12_h_r_12 <X> T_6_17.lc_trk_g1_4
 (17 7)  (305 279)  (305 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (32 7)  (320 279)  (320 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (322 279)  (322 279)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.input_2_3
 (22 8)  (310 280)  (310 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (311 280)  (311 280)  routing T_6_17.sp12_v_b_19 <X> T_6_17.lc_trk_g2_3
 (28 8)  (316 280)  (316 280)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 280)  (317 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (35 8)  (323 280)  (323 280)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.input_2_4
 (44 8)  (332 280)  (332 280)  LC_4 Logic Functioning bit
 (15 9)  (303 281)  (303 281)  routing T_6_17.tnr_op_0 <X> T_6_17.lc_trk_g2_0
 (17 9)  (305 281)  (305 281)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (309 281)  (309 281)  routing T_6_17.sp12_v_b_19 <X> T_6_17.lc_trk_g2_3
 (30 9)  (318 281)  (318 281)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 281)  (320 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (28 10)  (316 282)  (316 282)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 282)  (317 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 282)  (318 282)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (35 10)  (323 282)  (323 282)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.input_2_5
 (44 10)  (332 282)  (332 282)  LC_5 Logic Functioning bit
 (15 11)  (303 283)  (303 283)  routing T_6_17.tnr_op_4 <X> T_6_17.lc_trk_g2_4
 (17 11)  (305 283)  (305 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (32 11)  (320 283)  (320 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (322 283)  (322 283)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.input_2_5
 (29 12)  (317 284)  (317 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 284)  (318 284)  routing T_6_17.lc_trk_g0_7 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (35 12)  (323 284)  (323 284)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.input_2_6
 (44 12)  (332 284)  (332 284)  LC_6 Logic Functioning bit
 (30 13)  (318 285)  (318 285)  routing T_6_17.lc_trk_g0_7 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (320 285)  (320 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (16 14)  (304 286)  (304 286)  routing T_6_17.sp4_v_b_37 <X> T_6_17.lc_trk_g3_5
 (17 14)  (305 286)  (305 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (306 286)  (306 286)  routing T_6_17.sp4_v_b_37 <X> T_6_17.lc_trk_g3_5
 (32 14)  (320 286)  (320 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (324 286)  (324 286)  LC_7 Logic Functioning bit
 (37 14)  (325 286)  (325 286)  LC_7 Logic Functioning bit
 (38 14)  (326 286)  (326 286)  LC_7 Logic Functioning bit
 (39 14)  (327 286)  (327 286)  LC_7 Logic Functioning bit
 (51 14)  (339 286)  (339 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (306 287)  (306 287)  routing T_6_17.sp4_v_b_37 <X> T_6_17.lc_trk_g3_5
 (36 15)  (324 287)  (324 287)  LC_7 Logic Functioning bit
 (37 15)  (325 287)  (325 287)  LC_7 Logic Functioning bit
 (38 15)  (326 287)  (326 287)  LC_7 Logic Functioning bit
 (39 15)  (327 287)  (327 287)  LC_7 Logic Functioning bit


LogicTile_7_17

 (28 0)  (370 272)  (370 272)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 272)  (371 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 272)  (372 272)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 272)  (373 272)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (380 272)  (380 272)  LC_0 Logic Functioning bit
 (45 0)  (387 272)  (387 272)  LC_0 Logic Functioning bit
 (46 0)  (388 272)  (388 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (356 273)  (356 273)  routing T_7_17.sp4_r_v_b_35 <X> T_7_17.lc_trk_g0_0
 (17 1)  (359 273)  (359 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (369 273)  (369 273)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 273)  (370 273)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 273)  (371 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 273)  (373 273)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 273)  (374 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (376 273)  (376 273)  routing T_7_17.lc_trk_g1_1 <X> T_7_17.input_2_0
 (37 1)  (379 273)  (379 273)  LC_0 Logic Functioning bit
 (39 1)  (381 273)  (381 273)  LC_0 Logic Functioning bit
 (45 1)  (387 273)  (387 273)  LC_0 Logic Functioning bit
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (6 2)  (348 274)  (348 274)  routing T_7_17.sp4_h_l_42 <X> T_7_17.sp4_v_t_37
 (21 2)  (363 274)  (363 274)  routing T_7_17.lft_op_7 <X> T_7_17.lc_trk_g0_7
 (22 2)  (364 274)  (364 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (366 274)  (366 274)  routing T_7_17.lft_op_7 <X> T_7_17.lc_trk_g0_7
 (25 2)  (367 274)  (367 274)  routing T_7_17.sp4_h_l_11 <X> T_7_17.lc_trk_g0_6
 (28 2)  (370 274)  (370 274)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 274)  (371 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 274)  (372 274)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 274)  (373 274)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (377 274)  (377 274)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.input_2_1
 (40 2)  (382 274)  (382 274)  LC_1 Logic Functioning bit
 (2 3)  (344 275)  (344 275)  routing T_7_17.lc_trk_g0_0 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (14 3)  (356 275)  (356 275)  routing T_7_17.sp4_r_v_b_28 <X> T_7_17.lc_trk_g0_4
 (17 3)  (359 275)  (359 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (364 275)  (364 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (365 275)  (365 275)  routing T_7_17.sp4_h_l_11 <X> T_7_17.lc_trk_g0_6
 (24 3)  (366 275)  (366 275)  routing T_7_17.sp4_h_l_11 <X> T_7_17.lc_trk_g0_6
 (25 3)  (367 275)  (367 275)  routing T_7_17.sp4_h_l_11 <X> T_7_17.lc_trk_g0_6
 (27 3)  (369 275)  (369 275)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 275)  (370 275)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 275)  (371 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 275)  (372 275)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 275)  (374 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (375 275)  (375 275)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.input_2_1
 (34 3)  (376 275)  (376 275)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.input_2_1
 (14 4)  (356 276)  (356 276)  routing T_7_17.sp4_h_r_8 <X> T_7_17.lc_trk_g1_0
 (17 4)  (359 276)  (359 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 276)  (360 276)  routing T_7_17.wire_logic_cluster/lc_1/out <X> T_7_17.lc_trk_g1_1
 (22 4)  (364 276)  (364 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (365 276)  (365 276)  routing T_7_17.sp4_h_r_3 <X> T_7_17.lc_trk_g1_3
 (24 4)  (366 276)  (366 276)  routing T_7_17.sp4_h_r_3 <X> T_7_17.lc_trk_g1_3
 (28 4)  (370 276)  (370 276)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 276)  (371 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 276)  (372 276)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 276)  (373 276)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (378 276)  (378 276)  LC_2 Logic Functioning bit
 (50 4)  (392 276)  (392 276)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (394 276)  (394 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (357 277)  (357 277)  routing T_7_17.sp4_h_r_8 <X> T_7_17.lc_trk_g1_0
 (16 5)  (358 277)  (358 277)  routing T_7_17.sp4_h_r_8 <X> T_7_17.lc_trk_g1_0
 (17 5)  (359 277)  (359 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (363 277)  (363 277)  routing T_7_17.sp4_h_r_3 <X> T_7_17.lc_trk_g1_3
 (22 5)  (364 277)  (364 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (367 277)  (367 277)  routing T_7_17.sp4_r_v_b_26 <X> T_7_17.lc_trk_g1_2
 (27 5)  (369 277)  (369 277)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 277)  (370 277)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 277)  (371 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 277)  (373 277)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (11 6)  (353 278)  (353 278)  routing T_7_17.sp4_h_r_11 <X> T_7_17.sp4_v_t_40
 (13 6)  (355 278)  (355 278)  routing T_7_17.sp4_h_r_11 <X> T_7_17.sp4_v_t_40
 (21 6)  (363 278)  (363 278)  routing T_7_17.wire_logic_cluster/lc_7/out <X> T_7_17.lc_trk_g1_7
 (22 6)  (364 278)  (364 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (369 278)  (369 278)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 278)  (370 278)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 278)  (371 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 278)  (372 278)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 278)  (373 278)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 278)  (374 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 278)  (375 278)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 278)  (378 278)  LC_3 Logic Functioning bit
 (37 6)  (379 278)  (379 278)  LC_3 Logic Functioning bit
 (38 6)  (380 278)  (380 278)  LC_3 Logic Functioning bit
 (40 6)  (382 278)  (382 278)  LC_3 Logic Functioning bit
 (41 6)  (383 278)  (383 278)  LC_3 Logic Functioning bit
 (42 6)  (384 278)  (384 278)  LC_3 Logic Functioning bit
 (43 6)  (385 278)  (385 278)  LC_3 Logic Functioning bit
 (45 6)  (387 278)  (387 278)  LC_3 Logic Functioning bit
 (50 6)  (392 278)  (392 278)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (393 278)  (393 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (12 7)  (354 279)  (354 279)  routing T_7_17.sp4_h_r_11 <X> T_7_17.sp4_v_t_40
 (14 7)  (356 279)  (356 279)  routing T_7_17.sp4_h_r_4 <X> T_7_17.lc_trk_g1_4
 (15 7)  (357 279)  (357 279)  routing T_7_17.sp4_h_r_4 <X> T_7_17.lc_trk_g1_4
 (16 7)  (358 279)  (358 279)  routing T_7_17.sp4_h_r_4 <X> T_7_17.lc_trk_g1_4
 (17 7)  (359 279)  (359 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (369 279)  (369 279)  routing T_7_17.lc_trk_g1_0 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 279)  (371 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (378 279)  (378 279)  LC_3 Logic Functioning bit
 (37 7)  (379 279)  (379 279)  LC_3 Logic Functioning bit
 (38 7)  (380 279)  (380 279)  LC_3 Logic Functioning bit
 (39 7)  (381 279)  (381 279)  LC_3 Logic Functioning bit
 (40 7)  (382 279)  (382 279)  LC_3 Logic Functioning bit
 (41 7)  (383 279)  (383 279)  LC_3 Logic Functioning bit
 (42 7)  (384 279)  (384 279)  LC_3 Logic Functioning bit
 (43 7)  (385 279)  (385 279)  LC_3 Logic Functioning bit
 (45 7)  (387 279)  (387 279)  LC_3 Logic Functioning bit
 (46 7)  (388 279)  (388 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (15 8)  (357 280)  (357 280)  routing T_7_17.sp4_h_r_25 <X> T_7_17.lc_trk_g2_1
 (16 8)  (358 280)  (358 280)  routing T_7_17.sp4_h_r_25 <X> T_7_17.lc_trk_g2_1
 (17 8)  (359 280)  (359 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (363 280)  (363 280)  routing T_7_17.sp4_v_t_22 <X> T_7_17.lc_trk_g2_3
 (22 8)  (364 280)  (364 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (365 280)  (365 280)  routing T_7_17.sp4_v_t_22 <X> T_7_17.lc_trk_g2_3
 (27 8)  (369 280)  (369 280)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 280)  (372 280)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 280)  (375 280)  routing T_7_17.lc_trk_g2_1 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 280)  (378 280)  LC_4 Logic Functioning bit
 (38 8)  (380 280)  (380 280)  LC_4 Logic Functioning bit
 (18 9)  (360 281)  (360 281)  routing T_7_17.sp4_h_r_25 <X> T_7_17.lc_trk_g2_1
 (21 9)  (363 281)  (363 281)  routing T_7_17.sp4_v_t_22 <X> T_7_17.lc_trk_g2_3
 (22 9)  (364 281)  (364 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (365 281)  (365 281)  routing T_7_17.sp4_h_l_15 <X> T_7_17.lc_trk_g2_2
 (24 9)  (366 281)  (366 281)  routing T_7_17.sp4_h_l_15 <X> T_7_17.lc_trk_g2_2
 (25 9)  (367 281)  (367 281)  routing T_7_17.sp4_h_l_15 <X> T_7_17.lc_trk_g2_2
 (36 9)  (378 281)  (378 281)  LC_4 Logic Functioning bit
 (38 9)  (380 281)  (380 281)  LC_4 Logic Functioning bit
 (46 9)  (388 281)  (388 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (350 282)  (350 282)  routing T_7_17.sp4_h_r_11 <X> T_7_17.sp4_h_l_42
 (10 10)  (352 282)  (352 282)  routing T_7_17.sp4_h_r_11 <X> T_7_17.sp4_h_l_42
 (14 10)  (356 282)  (356 282)  routing T_7_17.sp4_h_r_44 <X> T_7_17.lc_trk_g2_4
 (17 10)  (359 282)  (359 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 282)  (360 282)  routing T_7_17.wire_logic_cluster/lc_5/out <X> T_7_17.lc_trk_g2_5
 (29 10)  (371 282)  (371 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 282)  (372 282)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 282)  (374 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 282)  (375 282)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (382 282)  (382 282)  LC_5 Logic Functioning bit
 (14 11)  (356 283)  (356 283)  routing T_7_17.sp4_h_r_44 <X> T_7_17.lc_trk_g2_4
 (15 11)  (357 283)  (357 283)  routing T_7_17.sp4_h_r_44 <X> T_7_17.lc_trk_g2_4
 (16 11)  (358 283)  (358 283)  routing T_7_17.sp4_h_r_44 <X> T_7_17.lc_trk_g2_4
 (17 11)  (359 283)  (359 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (364 283)  (364 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (365 283)  (365 283)  routing T_7_17.sp4_h_r_30 <X> T_7_17.lc_trk_g2_6
 (24 11)  (366 283)  (366 283)  routing T_7_17.sp4_h_r_30 <X> T_7_17.lc_trk_g2_6
 (25 11)  (367 283)  (367 283)  routing T_7_17.sp4_h_r_30 <X> T_7_17.lc_trk_g2_6
 (26 11)  (368 283)  (368 283)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 283)  (369 283)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 283)  (371 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 283)  (372 283)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 283)  (373 283)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 283)  (374 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (375 283)  (375 283)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.input_2_5
 (35 11)  (377 283)  (377 283)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.input_2_5
 (14 12)  (356 284)  (356 284)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g3_0
 (15 12)  (357 284)  (357 284)  routing T_7_17.sp4_h_r_25 <X> T_7_17.lc_trk_g3_1
 (16 12)  (358 284)  (358 284)  routing T_7_17.sp4_h_r_25 <X> T_7_17.lc_trk_g3_1
 (17 12)  (359 284)  (359 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (28 12)  (370 284)  (370 284)  routing T_7_17.lc_trk_g2_1 <X> T_7_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 284)  (371 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 284)  (373 284)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 284)  (374 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 284)  (378 284)  LC_6 Logic Functioning bit
 (38 12)  (380 284)  (380 284)  LC_6 Logic Functioning bit
 (48 12)  (390 284)  (390 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (15 13)  (357 285)  (357 285)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g3_0
 (16 13)  (358 285)  (358 285)  routing T_7_17.sp4_h_l_21 <X> T_7_17.lc_trk_g3_0
 (17 13)  (359 285)  (359 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (360 285)  (360 285)  routing T_7_17.sp4_h_r_25 <X> T_7_17.lc_trk_g3_1
 (31 13)  (373 285)  (373 285)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 285)  (378 285)  LC_6 Logic Functioning bit
 (38 13)  (380 285)  (380 285)  LC_6 Logic Functioning bit
 (0 14)  (342 286)  (342 286)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 286)  (343 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (353 286)  (353 286)  routing T_7_17.sp4_h_r_5 <X> T_7_17.sp4_v_t_46
 (13 14)  (355 286)  (355 286)  routing T_7_17.sp4_h_r_5 <X> T_7_17.sp4_v_t_46
 (16 14)  (358 286)  (358 286)  routing T_7_17.sp4_v_t_16 <X> T_7_17.lc_trk_g3_5
 (17 14)  (359 286)  (359 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (360 286)  (360 286)  routing T_7_17.sp4_v_t_16 <X> T_7_17.lc_trk_g3_5
 (26 14)  (368 286)  (368 286)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 286)  (369 286)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 286)  (371 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 286)  (372 286)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 286)  (376 286)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 286)  (378 286)  LC_7 Logic Functioning bit
 (38 14)  (380 286)  (380 286)  LC_7 Logic Functioning bit
 (41 14)  (383 286)  (383 286)  LC_7 Logic Functioning bit
 (43 14)  (385 286)  (385 286)  LC_7 Logic Functioning bit
 (45 14)  (387 286)  (387 286)  LC_7 Logic Functioning bit
 (47 14)  (389 286)  (389 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (53 14)  (395 286)  (395 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (342 287)  (342 287)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (12 15)  (354 287)  (354 287)  routing T_7_17.sp4_h_r_5 <X> T_7_17.sp4_v_t_46
 (14 15)  (356 287)  (356 287)  routing T_7_17.sp4_h_l_17 <X> T_7_17.lc_trk_g3_4
 (15 15)  (357 287)  (357 287)  routing T_7_17.sp4_h_l_17 <X> T_7_17.lc_trk_g3_4
 (16 15)  (358 287)  (358 287)  routing T_7_17.sp4_h_l_17 <X> T_7_17.lc_trk_g3_4
 (17 15)  (359 287)  (359 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (369 287)  (369 287)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 287)  (371 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 287)  (372 287)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 287)  (373 287)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 287)  (378 287)  LC_7 Logic Functioning bit
 (37 15)  (379 287)  (379 287)  LC_7 Logic Functioning bit
 (38 15)  (380 287)  (380 287)  LC_7 Logic Functioning bit
 (39 15)  (381 287)  (381 287)  LC_7 Logic Functioning bit
 (41 15)  (383 287)  (383 287)  LC_7 Logic Functioning bit
 (43 15)  (385 287)  (385 287)  LC_7 Logic Functioning bit
 (45 15)  (387 287)  (387 287)  LC_7 Logic Functioning bit


RAM_Tile_8_17

 (6 15)  (402 287)  (402 287)  routing T_8_17.sp4_h_r_9 <X> T_8_17.sp4_h_l_44


LogicTile_9_17

 (14 0)  (452 272)  (452 272)  routing T_9_17.wire_logic_cluster/lc_0/out <X> T_9_17.lc_trk_g0_0
 (22 0)  (460 272)  (460 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (462 272)  (462 272)  routing T_9_17.bot_op_3 <X> T_9_17.lc_trk_g0_3
 (35 0)  (473 272)  (473 272)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_0
 (38 0)  (476 272)  (476 272)  LC_0 Logic Functioning bit
 (41 0)  (479 272)  (479 272)  LC_0 Logic Functioning bit
 (17 1)  (455 273)  (455 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (464 273)  (464 273)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 273)  (465 273)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 273)  (470 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (472 273)  (472 273)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_0
 (35 1)  (473 273)  (473 273)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_0
 (39 1)  (477 273)  (477 273)  LC_0 Logic Functioning bit
 (40 1)  (478 273)  (478 273)  LC_0 Logic Functioning bit
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (446 274)  (446 274)  routing T_9_17.sp4_v_t_36 <X> T_9_17.sp4_h_l_36
 (9 2)  (447 274)  (447 274)  routing T_9_17.sp4_v_t_36 <X> T_9_17.sp4_h_l_36
 (12 2)  (450 274)  (450 274)  routing T_9_17.sp4_v_t_45 <X> T_9_17.sp4_h_l_39
 (21 2)  (459 274)  (459 274)  routing T_9_17.bnr_op_7 <X> T_9_17.lc_trk_g0_7
 (22 2)  (460 274)  (460 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (465 274)  (465 274)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 274)  (468 274)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 274)  (472 274)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (37 2)  (475 274)  (475 274)  LC_1 Logic Functioning bit
 (38 2)  (476 274)  (476 274)  LC_1 Logic Functioning bit
 (39 2)  (477 274)  (477 274)  LC_1 Logic Functioning bit
 (41 2)  (479 274)  (479 274)  LC_1 Logic Functioning bit
 (43 2)  (481 274)  (481 274)  LC_1 Logic Functioning bit
 (46 2)  (484 274)  (484 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (490 274)  (490 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (438 275)  (438 275)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 3)  (440 275)  (440 275)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (11 3)  (449 275)  (449 275)  routing T_9_17.sp4_v_t_45 <X> T_9_17.sp4_h_l_39
 (13 3)  (451 275)  (451 275)  routing T_9_17.sp4_v_t_45 <X> T_9_17.sp4_h_l_39
 (21 3)  (459 275)  (459 275)  routing T_9_17.bnr_op_7 <X> T_9_17.lc_trk_g0_7
 (30 3)  (468 275)  (468 275)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (37 3)  (475 275)  (475 275)  LC_1 Logic Functioning bit
 (38 3)  (476 275)  (476 275)  LC_1 Logic Functioning bit
 (39 3)  (477 275)  (477 275)  LC_1 Logic Functioning bit
 (41 3)  (479 275)  (479 275)  LC_1 Logic Functioning bit
 (43 3)  (481 275)  (481 275)  LC_1 Logic Functioning bit
 (48 3)  (486 275)  (486 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (453 276)  (453 276)  routing T_9_17.sp4_h_r_9 <X> T_9_17.lc_trk_g1_1
 (16 4)  (454 276)  (454 276)  routing T_9_17.sp4_h_r_9 <X> T_9_17.lc_trk_g1_1
 (17 4)  (455 276)  (455 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (456 276)  (456 276)  routing T_9_17.sp4_h_r_9 <X> T_9_17.lc_trk_g1_1
 (21 4)  (459 276)  (459 276)  routing T_9_17.wire_logic_cluster/lc_3/out <X> T_9_17.lc_trk_g1_3
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 276)  (468 276)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 276)  (474 276)  LC_2 Logic Functioning bit
 (37 4)  (475 276)  (475 276)  LC_2 Logic Functioning bit
 (38 4)  (476 276)  (476 276)  LC_2 Logic Functioning bit
 (39 4)  (477 276)  (477 276)  LC_2 Logic Functioning bit
 (40 4)  (478 276)  (478 276)  LC_2 Logic Functioning bit
 (41 4)  (479 276)  (479 276)  LC_2 Logic Functioning bit
 (43 4)  (481 276)  (481 276)  LC_2 Logic Functioning bit
 (50 4)  (488 276)  (488 276)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (465 277)  (465 277)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 277)  (466 277)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 277)  (468 277)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 277)  (474 277)  LC_2 Logic Functioning bit
 (37 5)  (475 277)  (475 277)  LC_2 Logic Functioning bit
 (38 5)  (476 277)  (476 277)  LC_2 Logic Functioning bit
 (39 5)  (477 277)  (477 277)  LC_2 Logic Functioning bit
 (41 5)  (479 277)  (479 277)  LC_2 Logic Functioning bit
 (43 5)  (481 277)  (481 277)  LC_2 Logic Functioning bit
 (8 6)  (446 278)  (446 278)  routing T_9_17.sp4_v_t_41 <X> T_9_17.sp4_h_l_41
 (9 6)  (447 278)  (447 278)  routing T_9_17.sp4_v_t_41 <X> T_9_17.sp4_h_l_41
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (462 278)  (462 278)  routing T_9_17.bot_op_7 <X> T_9_17.lc_trk_g1_7
 (26 6)  (464 278)  (464 278)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 278)  (469 278)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 278)  (471 278)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (479 278)  (479 278)  LC_3 Logic Functioning bit
 (45 6)  (483 278)  (483 278)  LC_3 Logic Functioning bit
 (50 6)  (488 278)  (488 278)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (491 278)  (491 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (464 279)  (464 279)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 279)  (465 279)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 279)  (466 279)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (39 7)  (477 279)  (477 279)  LC_3 Logic Functioning bit
 (40 7)  (478 279)  (478 279)  LC_3 Logic Functioning bit
 (5 10)  (443 282)  (443 282)  routing T_9_17.sp4_v_t_37 <X> T_9_17.sp4_h_l_43
 (12 10)  (450 282)  (450 282)  routing T_9_17.sp4_v_t_39 <X> T_9_17.sp4_h_l_45
 (25 10)  (463 282)  (463 282)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g2_6
 (4 11)  (442 283)  (442 283)  routing T_9_17.sp4_v_t_37 <X> T_9_17.sp4_h_l_43
 (6 11)  (444 283)  (444 283)  routing T_9_17.sp4_v_t_37 <X> T_9_17.sp4_h_l_43
 (11 11)  (449 283)  (449 283)  routing T_9_17.sp4_v_t_39 <X> T_9_17.sp4_h_l_45
 (13 11)  (451 283)  (451 283)  routing T_9_17.sp4_v_t_39 <X> T_9_17.sp4_h_l_45
 (15 11)  (453 283)  (453 283)  routing T_9_17.tnr_op_4 <X> T_9_17.lc_trk_g2_4
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (460 283)  (460 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 283)  (461 283)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g2_6
 (25 11)  (463 283)  (463 283)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g2_6
 (15 12)  (453 284)  (453 284)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g3_1
 (17 12)  (455 284)  (455 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 284)  (456 284)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g3_1
 (26 12)  (464 284)  (464 284)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 284)  (471 284)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 284)  (472 284)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 284)  (474 284)  LC_6 Logic Functioning bit
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (47 12)  (485 284)  (485 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (452 285)  (452 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (15 13)  (453 285)  (453 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (16 13)  (454 285)  (454 285)  routing T_9_17.sp4_h_r_24 <X> T_9_17.lc_trk_g3_0
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (464 285)  (464 285)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 285)  (466 285)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (475 285)  (475 285)  LC_6 Logic Functioning bit
 (39 13)  (477 285)  (477 285)  LC_6 Logic Functioning bit
 (4 14)  (442 286)  (442 286)  routing T_9_17.sp4_h_r_9 <X> T_9_17.sp4_v_t_44
 (11 14)  (449 286)  (449 286)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_v_t_46
 (13 14)  (451 286)  (451 286)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_v_t_46
 (25 14)  (463 286)  (463 286)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g3_6
 (5 15)  (443 287)  (443 287)  routing T_9_17.sp4_h_r_9 <X> T_9_17.sp4_v_t_44
 (6 15)  (444 287)  (444 287)  routing T_9_17.sp4_h_r_9 <X> T_9_17.sp4_h_l_44
 (12 15)  (450 287)  (450 287)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_v_t_46
 (19 15)  (457 287)  (457 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (460 287)  (460 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 287)  (461 287)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g3_6
 (25 15)  (463 287)  (463 287)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g3_6


LogicTile_10_17

 (14 0)  (506 272)  (506 272)  routing T_10_17.sp4_h_l_5 <X> T_10_17.lc_trk_g0_0
 (21 0)  (513 272)  (513 272)  routing T_10_17.lft_op_3 <X> T_10_17.lc_trk_g0_3
 (22 0)  (514 272)  (514 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (516 272)  (516 272)  routing T_10_17.lft_op_3 <X> T_10_17.lc_trk_g0_3
 (28 0)  (520 272)  (520 272)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 272)  (522 272)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (40 0)  (532 272)  (532 272)  LC_0 Logic Functioning bit
 (41 0)  (533 272)  (533 272)  LC_0 Logic Functioning bit
 (42 0)  (534 272)  (534 272)  LC_0 Logic Functioning bit
 (43 0)  (535 272)  (535 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (47 0)  (539 272)  (539 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (506 273)  (506 273)  routing T_10_17.sp4_h_l_5 <X> T_10_17.lc_trk_g0_0
 (15 1)  (507 273)  (507 273)  routing T_10_17.sp4_h_l_5 <X> T_10_17.lc_trk_g0_0
 (16 1)  (508 273)  (508 273)  routing T_10_17.sp4_h_l_5 <X> T_10_17.lc_trk_g0_0
 (17 1)  (509 273)  (509 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (518 273)  (518 273)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 273)  (519 273)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 273)  (520 273)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 273)  (522 273)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 273)  (523 273)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (40 1)  (532 273)  (532 273)  LC_0 Logic Functioning bit
 (42 1)  (534 273)  (534 273)  LC_0 Logic Functioning bit
 (44 1)  (536 273)  (536 273)  LC_0 Logic Functioning bit
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (12 2)  (504 274)  (504 274)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_h_l_39
 (16 2)  (508 274)  (508 274)  routing T_10_17.sp12_h_r_13 <X> T_10_17.lc_trk_g0_5
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 274)  (522 274)  routing T_10_17.lc_trk_g1_5 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (2 3)  (494 275)  (494 275)  routing T_10_17.lc_trk_g0_0 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (13 3)  (505 275)  (505 275)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_h_l_39
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (45 3)  (537 275)  (537 275)  LC_1 Logic Functioning bit
 (51 3)  (543 275)  (543 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (533 276)  (533 276)  LC_2 Logic Functioning bit
 (43 4)  (535 276)  (535 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (10 5)  (502 277)  (502 277)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_v_b_4
 (28 5)  (520 277)  (520 277)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (40 5)  (532 277)  (532 277)  LC_2 Logic Functioning bit
 (42 5)  (534 277)  (534 277)  LC_2 Logic Functioning bit
 (44 5)  (536 277)  (536 277)  LC_2 Logic Functioning bit
 (45 5)  (537 277)  (537 277)  LC_2 Logic Functioning bit
 (46 5)  (538 277)  (538 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (506 278)  (506 278)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g1_4
 (16 6)  (508 278)  (508 278)  routing T_10_17.sp12_h_r_13 <X> T_10_17.lc_trk_g1_5
 (17 6)  (509 278)  (509 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 278)  (526 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (37 6)  (529 278)  (529 278)  LC_3 Logic Functioning bit
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (45 6)  (537 278)  (537 278)  LC_3 Logic Functioning bit
 (53 6)  (545 278)  (545 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (9 7)  (501 279)  (501 279)  routing T_10_17.sp4_v_b_4 <X> T_10_17.sp4_v_t_41
 (12 7)  (504 279)  (504 279)  routing T_10_17.sp4_h_l_40 <X> T_10_17.sp4_v_t_40
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 7)  (523 279)  (523 279)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (37 7)  (529 279)  (529 279)  LC_3 Logic Functioning bit
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (45 7)  (537 279)  (537 279)  LC_3 Logic Functioning bit
 (53 7)  (545 279)  (545 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (507 280)  (507 280)  routing T_10_17.sp4_h_r_25 <X> T_10_17.lc_trk_g2_1
 (16 8)  (508 280)  (508 280)  routing T_10_17.sp4_h_r_25 <X> T_10_17.lc_trk_g2_1
 (17 8)  (509 280)  (509 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (519 280)  (519 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 280)  (525 280)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (14 9)  (506 281)  (506 281)  routing T_10_17.sp12_v_b_16 <X> T_10_17.lc_trk_g2_0
 (16 9)  (508 281)  (508 281)  routing T_10_17.sp12_v_b_16 <X> T_10_17.lc_trk_g2_0
 (17 9)  (509 281)  (509 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (510 281)  (510 281)  routing T_10_17.sp4_h_r_25 <X> T_10_17.lc_trk_g2_1
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (45 9)  (537 281)  (537 281)  LC_4 Logic Functioning bit
 (47 9)  (539 281)  (539 281)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (21 10)  (513 282)  (513 282)  routing T_10_17.bnl_op_7 <X> T_10_17.lc_trk_g2_7
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (513 283)  (513 283)  routing T_10_17.bnl_op_7 <X> T_10_17.lc_trk_g2_7
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (515 284)  (515 284)  routing T_10_17.sp12_v_b_19 <X> T_10_17.lc_trk_g3_3
 (21 13)  (513 285)  (513 285)  routing T_10_17.sp12_v_b_19 <X> T_10_17.lc_trk_g3_3
 (0 14)  (492 286)  (492 286)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (500 286)  (500 286)  routing T_10_17.sp4_v_t_41 <X> T_10_17.sp4_h_l_47
 (9 14)  (501 286)  (501 286)  routing T_10_17.sp4_v_t_41 <X> T_10_17.sp4_h_l_47
 (10 14)  (502 286)  (502 286)  routing T_10_17.sp4_v_t_41 <X> T_10_17.sp4_h_l_47
 (12 14)  (504 286)  (504 286)  routing T_10_17.sp4_v_t_46 <X> T_10_17.sp4_h_l_46
 (21 14)  (513 286)  (513 286)  routing T_10_17.sp4_v_t_26 <X> T_10_17.lc_trk_g3_7
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 286)  (515 286)  routing T_10_17.sp4_v_t_26 <X> T_10_17.lc_trk_g3_7
 (0 15)  (492 287)  (492 287)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (11 15)  (503 287)  (503 287)  routing T_10_17.sp4_v_t_46 <X> T_10_17.sp4_h_l_46
 (21 15)  (513 287)  (513 287)  routing T_10_17.sp4_v_t_26 <X> T_10_17.lc_trk_g3_7


LogicTile_11_17

 (15 0)  (561 272)  (561 272)  routing T_11_17.top_op_1 <X> T_11_17.lc_trk_g0_1
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 272)  (570 272)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g0_3
 (25 0)  (571 272)  (571 272)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g0_2
 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 272)  (574 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (41 0)  (587 272)  (587 272)  LC_0 Logic Functioning bit
 (43 0)  (589 272)  (589 272)  LC_0 Logic Functioning bit
 (18 1)  (564 273)  (564 273)  routing T_11_17.top_op_1 <X> T_11_17.lc_trk_g0_1
 (21 1)  (567 273)  (567 273)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g0_3
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 273)  (576 273)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (579 273)  (579 273)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.input_2_0
 (34 1)  (580 273)  (580 273)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.input_2_0
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (41 1)  (587 273)  (587 273)  LC_0 Logic Functioning bit
 (42 1)  (588 273)  (588 273)  LC_0 Logic Functioning bit
 (43 1)  (589 273)  (589 273)  LC_0 Logic Functioning bit
 (51 1)  (597 273)  (597 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (598 273)  (598 273)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (5 2)  (551 274)  (551 274)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_h_l_37
 (14 2)  (560 274)  (560 274)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g0_4
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (587 274)  (587 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (0 3)  (546 275)  (546 275)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 3)  (548 275)  (548 275)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (4 3)  (550 275)  (550 275)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_h_l_37
 (6 3)  (552 275)  (552 275)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_h_l_37
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.top_op_6 <X> T_11_17.lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.top_op_6 <X> T_11_17.lc_trk_g0_6
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (1 4)  (547 276)  (547 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (561 276)  (561 276)  routing T_11_17.sp4_h_r_9 <X> T_11_17.lc_trk_g1_1
 (16 4)  (562 276)  (562 276)  routing T_11_17.sp4_h_r_9 <X> T_11_17.lc_trk_g1_1
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (564 276)  (564 276)  routing T_11_17.sp4_h_r_9 <X> T_11_17.lc_trk_g1_1
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (572 276)  (572 276)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 276)  (581 276)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.input_2_2
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (0 5)  (546 277)  (546 277)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (1 5)  (547 277)  (547 277)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (12 5)  (558 277)  (558 277)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_v_b_5
 (14 5)  (560 277)  (560 277)  routing T_11_17.top_op_0 <X> T_11_17.lc_trk_g1_0
 (15 5)  (561 277)  (561 277)  routing T_11_17.top_op_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (567 277)  (567 277)  routing T_11_17.sp4_r_v_b_27 <X> T_11_17.lc_trk_g1_3
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 277)  (578 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (581 277)  (581 277)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.input_2_2
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (5 6)  (551 278)  (551 278)  routing T_11_17.sp4_v_t_38 <X> T_11_17.sp4_h_l_38
 (8 6)  (554 278)  (554 278)  routing T_11_17.sp4_v_t_41 <X> T_11_17.sp4_h_l_41
 (9 6)  (555 278)  (555 278)  routing T_11_17.sp4_v_t_41 <X> T_11_17.sp4_h_l_41
 (13 6)  (559 278)  (559 278)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_v_t_40
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 278)  (576 278)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 278)  (579 278)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (37 6)  (583 278)  (583 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (39 6)  (585 278)  (585 278)  LC_3 Logic Functioning bit
 (40 6)  (586 278)  (586 278)  LC_3 Logic Functioning bit
 (42 6)  (588 278)  (588 278)  LC_3 Logic Functioning bit
 (6 7)  (552 279)  (552 279)  routing T_11_17.sp4_v_t_38 <X> T_11_17.sp4_h_l_38
 (12 7)  (558 279)  (558 279)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_v_t_40
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (579 279)  (579 279)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.input_2_3
 (34 7)  (580 279)  (580 279)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.input_2_3
 (37 7)  (583 279)  (583 279)  LC_3 Logic Functioning bit
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (39 7)  (585 279)  (585 279)  LC_3 Logic Functioning bit
 (40 7)  (586 279)  (586 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (15 8)  (561 280)  (561 280)  routing T_11_17.rgt_op_1 <X> T_11_17.lc_trk_g2_1
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 280)  (564 280)  routing T_11_17.rgt_op_1 <X> T_11_17.lc_trk_g2_1
 (25 8)  (571 280)  (571 280)  routing T_11_17.rgt_op_2 <X> T_11_17.lc_trk_g2_2
 (26 8)  (572 280)  (572 280)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 280)  (576 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (42 8)  (588 280)  (588 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (50 8)  (596 280)  (596 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (597 280)  (597 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (560 281)  (560 281)  routing T_11_17.sp12_v_b_16 <X> T_11_17.lc_trk_g2_0
 (16 9)  (562 281)  (562 281)  routing T_11_17.sp12_v_b_16 <X> T_11_17.lc_trk_g2_0
 (17 9)  (563 281)  (563 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 281)  (570 281)  routing T_11_17.rgt_op_2 <X> T_11_17.lc_trk_g2_2
 (26 9)  (572 281)  (572 281)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 281)  (574 281)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (45 9)  (591 281)  (591 281)  LC_4 Logic Functioning bit
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.wire_logic_cluster/lc_5/out <X> T_11_17.lc_trk_g2_5
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (570 283)  (570 283)  routing T_11_17.tnr_op_6 <X> T_11_17.lc_trk_g2_6
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 283)  (578 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (580 283)  (580 283)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.input_2_5
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 284)  (564 284)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g3_1
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (45 12)  (591 284)  (591 284)  LC_6 Logic Functioning bit
 (50 12)  (596 284)  (596 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (560 285)  (560 285)  routing T_11_17.sp12_v_b_16 <X> T_11_17.lc_trk_g3_0
 (16 13)  (562 285)  (562 285)  routing T_11_17.sp12_v_b_16 <X> T_11_17.lc_trk_g3_0
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 285)  (576 285)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (42 13)  (588 285)  (588 285)  LC_6 Logic Functioning bit
 (45 13)  (591 285)  (591 285)  LC_6 Logic Functioning bit
 (53 13)  (599 285)  (599 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (549 286)  (549 286)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_t_22
 (11 14)  (557 286)  (557 286)  routing T_11_17.sp4_h_l_43 <X> T_11_17.sp4_v_t_46
 (12 14)  (558 286)  (558 286)  routing T_11_17.sp4_v_t_40 <X> T_11_17.sp4_h_l_46
 (14 14)  (560 286)  (560 286)  routing T_11_17.rgt_op_4 <X> T_11_17.lc_trk_g3_4
 (25 14)  (571 286)  (571 286)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g3_6
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 286)  (577 286)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (43 14)  (589 286)  (589 286)  LC_7 Logic Functioning bit
 (0 15)  (546 287)  (546 287)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (3 15)  (549 287)  (549 287)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_t_22
 (11 15)  (557 287)  (557 287)  routing T_11_17.sp4_v_t_40 <X> T_11_17.sp4_h_l_46
 (13 15)  (559 287)  (559 287)  routing T_11_17.sp4_v_t_40 <X> T_11_17.sp4_h_l_46
 (15 15)  (561 287)  (561 287)  routing T_11_17.rgt_op_4 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (37 15)  (583 287)  (583 287)  LC_7 Logic Functioning bit
 (39 15)  (585 287)  (585 287)  LC_7 Logic Functioning bit
 (53 15)  (599 287)  (599 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_17

 (2 0)  (602 272)  (602 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (614 272)  (614 272)  routing T_12_17.sp4_h_l_5 <X> T_12_17.lc_trk_g0_0
 (21 0)  (621 272)  (621 272)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 272)  (625 272)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g0_2
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (14 1)  (614 273)  (614 273)  routing T_12_17.sp4_h_l_5 <X> T_12_17.lc_trk_g0_0
 (15 1)  (615 273)  (615 273)  routing T_12_17.sp4_h_l_5 <X> T_12_17.lc_trk_g0_0
 (16 1)  (616 273)  (616 273)  routing T_12_17.sp4_h_l_5 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (3 2)  (603 274)  (603 274)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_h_l_23
 (6 2)  (606 274)  (606 274)  routing T_12_17.sp4_h_l_42 <X> T_12_17.sp4_v_t_37
 (8 2)  (608 274)  (608 274)  routing T_12_17.sp4_v_t_42 <X> T_12_17.sp4_h_l_36
 (9 2)  (609 274)  (609 274)  routing T_12_17.sp4_v_t_42 <X> T_12_17.sp4_h_l_36
 (10 2)  (610 274)  (610 274)  routing T_12_17.sp4_v_t_42 <X> T_12_17.sp4_h_l_36
 (15 2)  (615 274)  (615 274)  routing T_12_17.lft_op_5 <X> T_12_17.lc_trk_g0_5
 (17 2)  (617 274)  (617 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 274)  (618 274)  routing T_12_17.lft_op_5 <X> T_12_17.lc_trk_g0_5
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (652 274)  (652 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (602 275)  (602 275)  routing T_12_17.lc_trk_g0_0 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (3 3)  (603 275)  (603 275)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_h_l_23
 (14 3)  (614 275)  (614 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g0_6
 (25 3)  (625 275)  (625 275)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g0_6
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (51 3)  (651 275)  (651 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (653 275)  (653 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (600 276)  (600 276)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 4)  (601 276)  (601 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (0 5)  (600 277)  (600 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 5)  (601 277)  (601 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 277)  (623 277)  routing T_12_17.sp4_v_b_18 <X> T_12_17.lc_trk_g1_2
 (24 5)  (624 277)  (624 277)  routing T_12_17.sp4_v_b_18 <X> T_12_17.lc_trk_g1_2
 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (15 6)  (615 278)  (615 278)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (42 6)  (642 278)  (642 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (603 279)  (603 279)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (5 7)  (605 279)  (605 279)  routing T_12_17.sp4_h_l_38 <X> T_12_17.sp4_v_t_38
 (8 7)  (608 279)  (608 279)  routing T_12_17.sp4_v_b_1 <X> T_12_17.sp4_v_t_41
 (10 7)  (610 279)  (610 279)  routing T_12_17.sp4_v_b_1 <X> T_12_17.sp4_v_t_41
 (14 7)  (614 279)  (614 279)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g1_4
 (15 7)  (615 279)  (615 279)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (618 279)  (618 279)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g1_5
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (38 7)  (638 279)  (638 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 280)  (623 280)  routing T_12_17.sp4_v_t_30 <X> T_12_17.lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.sp4_v_t_30 <X> T_12_17.lc_trk_g2_3
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 280)  (628 280)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 280)  (630 280)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 280)  (635 280)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.input_2_4
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (51 8)  (651 280)  (651 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 281)  (630 281)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 281)  (633 281)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.input_2_4
 (34 9)  (634 281)  (634 281)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.input_2_4
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (53 9)  (653 281)  (653 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (614 282)  (614 282)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g2_4
 (21 10)  (621 282)  (621 282)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 282)  (628 282)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (637 282)  (637 282)  LC_5 Logic Functioning bit
 (39 10)  (639 282)  (639 282)  LC_5 Logic Functioning bit
 (42 10)  (642 282)  (642 282)  LC_5 Logic Functioning bit
 (50 10)  (650 282)  (650 282)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (27 11)  (627 283)  (627 283)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 283)  (628 283)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 283)  (636 283)  LC_5 Logic Functioning bit
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g3_1
 (21 12)  (621 284)  (621 284)  routing T_12_17.sp4_v_t_14 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp4_v_t_14 <X> T_12_17.lc_trk_g3_3
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (37 12)  (637 284)  (637 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (50 12)  (650 284)  (650 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (614 285)  (614 285)  routing T_12_17.sp4_r_v_b_40 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (605 286)  (605 286)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_44
 (15 14)  (615 286)  (615 286)  routing T_12_17.sp4_v_t_32 <X> T_12_17.lc_trk_g3_5
 (16 14)  (616 286)  (616 286)  routing T_12_17.sp4_v_t_32 <X> T_12_17.lc_trk_g3_5
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 286)  (628 286)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 286)  (630 286)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 286)  (635 286)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_7
 (41 14)  (641 286)  (641 286)  LC_7 Logic Functioning bit
 (42 14)  (642 286)  (642 286)  LC_7 Logic Functioning bit
 (45 14)  (645 286)  (645 286)  LC_7 Logic Functioning bit
 (0 15)  (600 287)  (600 287)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (6 15)  (606 287)  (606 287)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_44
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 287)  (631 287)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 287)  (632 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 287)  (633 287)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_7
 (35 15)  (635 287)  (635 287)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_7
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit
 (45 15)  (645 287)  (645 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g0_1
 (25 0)  (679 272)  (679 272)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g0_2
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (668 274)  (668 274)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g0_4
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 274)  (677 274)  routing T_13_17.sp4_h_r_7 <X> T_13_17.lc_trk_g0_7
 (24 2)  (678 274)  (678 274)  routing T_13_17.sp4_h_r_7 <X> T_13_17.lc_trk_g0_7
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (42 2)  (696 274)  (696 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (46 2)  (700 274)  (700 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (706 274)  (706 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (654 275)  (654 275)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 3)  (656 275)  (656 275)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (675 275)  (675 275)  routing T_13_17.sp4_h_r_7 <X> T_13_17.lc_trk_g0_7
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (45 3)  (699 275)  (699 275)  LC_1 Logic Functioning bit
 (53 3)  (707 275)  (707 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (11 4)  (665 276)  (665 276)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_v_b_5
 (13 4)  (667 276)  (667 276)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_v_b_5
 (15 4)  (669 276)  (669 276)  routing T_13_17.sp4_h_r_9 <X> T_13_17.lc_trk_g1_1
 (16 4)  (670 276)  (670 276)  routing T_13_17.sp4_h_r_9 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (672 276)  (672 276)  routing T_13_17.sp4_h_r_9 <X> T_13_17.lc_trk_g1_1
 (26 4)  (680 276)  (680 276)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (46 4)  (700 276)  (700 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g1_2
 (25 5)  (679 277)  (679 277)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g1_2
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (13 6)  (667 278)  (667 278)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_v_t_40
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 278)  (684 278)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (50 6)  (704 278)  (704 278)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (662 279)  (662 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_41
 (9 7)  (663 279)  (663 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_t_41
 (11 7)  (665 279)  (665 279)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_h_l_40
 (13 7)  (667 279)  (667 279)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_h_l_40
 (14 7)  (668 279)  (668 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g1_4
 (15 7)  (669 279)  (669 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g1_4
 (16 7)  (670 279)  (670 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (14 8)  (668 280)  (668 280)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g2_0
 (15 8)  (669 280)  (669 280)  routing T_13_17.sp4_h_r_41 <X> T_13_17.lc_trk_g2_1
 (16 8)  (670 280)  (670 280)  routing T_13_17.sp4_h_r_41 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.sp4_h_r_41 <X> T_13_17.lc_trk_g2_1
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 280)  (677 280)  routing T_13_17.sp4_h_r_27 <X> T_13_17.lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.sp4_h_r_27 <X> T_13_17.lc_trk_g2_3
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (14 9)  (668 281)  (668 281)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g2_0
 (16 9)  (670 281)  (670 281)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (672 281)  (672 281)  routing T_13_17.sp4_h_r_41 <X> T_13_17.lc_trk_g2_1
 (21 9)  (675 281)  (675 281)  routing T_13_17.sp4_h_r_27 <X> T_13_17.lc_trk_g2_3
 (27 9)  (681 281)  (681 281)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 281)  (682 281)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (51 9)  (705 281)  (705 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (658 282)  (658 282)  routing T_13_17.sp4_h_r_0 <X> T_13_17.sp4_v_t_43
 (6 10)  (660 282)  (660 282)  routing T_13_17.sp4_h_r_0 <X> T_13_17.sp4_v_t_43
 (14 10)  (668 282)  (668 282)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g2_4
 (15 10)  (669 282)  (669 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 282)  (677 282)  routing T_13_17.sp4_v_b_47 <X> T_13_17.lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.sp4_v_b_47 <X> T_13_17.lc_trk_g2_7
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (40 10)  (694 282)  (694 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (50 10)  (704 282)  (704 282)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (659 283)  (659 283)  routing T_13_17.sp4_h_r_0 <X> T_13_17.sp4_v_t_43
 (8 11)  (662 283)  (662 283)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_t_42
 (9 11)  (663 283)  (663 283)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_t_42
 (15 11)  (669 283)  (669 283)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (672 283)  (672 283)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (6 12)  (660 284)  (660 284)  routing T_13_17.sp4_h_r_4 <X> T_13_17.sp4_v_b_9
 (21 12)  (675 284)  (675 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 284)  (677 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 284)  (689 284)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.input_2_6
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (40 12)  (694 284)  (694 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 285)  (686 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (658 286)  (658 286)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_v_t_44
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (21 14)  (675 286)  (675 286)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 286)  (678 286)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g3_7
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 286)  (689 286)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.input_2_7
 (40 14)  (694 286)  (694 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (0 15)  (654 287)  (654 287)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (659 287)  (659 287)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_v_t_44
 (6 15)  (660 287)  (660 287)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_h_l_44
 (8 15)  (662 287)  (662 287)  routing T_13_17.sp4_h_r_10 <X> T_13_17.sp4_v_t_47
 (9 15)  (663 287)  (663 287)  routing T_13_17.sp4_h_r_10 <X> T_13_17.sp4_v_t_47
 (18 15)  (672 287)  (672 287)  routing T_13_17.sp4_v_b_37 <X> T_13_17.lc_trk_g3_5
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (687 287)  (687 287)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.input_2_7
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (21 0)  (729 272)  (729 272)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (708 274)  (708 274)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g0_4
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (46 2)  (754 274)  (754 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (760 274)  (760 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (710 275)  (710 275)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (729 275)  (729 275)  routing T_14_17.sp4_r_v_b_31 <X> T_14_17.lc_trk_g0_7
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 275)  (739 275)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (45 3)  (753 275)  (753 275)  LC_1 Logic Functioning bit
 (51 3)  (759 275)  (759 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (709 276)  (709 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (15 4)  (723 276)  (723 276)  routing T_14_17.bot_op_1 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (40 4)  (748 276)  (748 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (13 5)  (721 277)  (721 277)  routing T_14_17.sp4_v_t_37 <X> T_14_17.sp4_h_r_5
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (11 6)  (719 278)  (719 278)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_t_40
 (13 6)  (721 278)  (721 278)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_t_40
 (14 6)  (722 278)  (722 278)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g1_4
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (50 6)  (758 278)  (758 278)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (720 279)  (720 279)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_t_40
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (14 8)  (722 280)  (722 280)  routing T_14_17.sp4_h_r_40 <X> T_14_17.lc_trk_g2_0
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 280)  (726 280)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g2_1
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 280)  (743 280)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.input_2_4
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (40 8)  (748 280)  (748 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (46 8)  (754 280)  (754 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (759 280)  (759 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (722 281)  (722 281)  routing T_14_17.sp4_h_r_40 <X> T_14_17.lc_trk_g2_0
 (15 9)  (723 281)  (723 281)  routing T_14_17.sp4_h_r_40 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_h_r_40 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (40 9)  (748 281)  (748 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (44 9)  (752 281)  (752 281)  LC_4 Logic Functioning bit
 (45 9)  (753 281)  (753 281)  LC_4 Logic Functioning bit
 (11 10)  (719 282)  (719 282)  routing T_14_17.sp4_h_r_2 <X> T_14_17.sp4_v_t_45
 (12 10)  (720 282)  (720 282)  routing T_14_17.sp4_v_t_39 <X> T_14_17.sp4_h_l_45
 (13 10)  (721 282)  (721 282)  routing T_14_17.sp4_h_r_2 <X> T_14_17.sp4_v_t_45
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 282)  (731 282)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g2_7
 (24 10)  (732 282)  (732 282)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g2_7
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (11 11)  (719 283)  (719 283)  routing T_14_17.sp4_v_t_39 <X> T_14_17.sp4_h_l_45
 (12 11)  (720 283)  (720 283)  routing T_14_17.sp4_h_r_2 <X> T_14_17.sp4_v_t_45
 (13 11)  (721 283)  (721 283)  routing T_14_17.sp4_v_t_39 <X> T_14_17.sp4_h_l_45
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 283)  (731 283)  routing T_14_17.sp4_v_b_46 <X> T_14_17.lc_trk_g2_6
 (24 11)  (732 283)  (732 283)  routing T_14_17.sp4_v_b_46 <X> T_14_17.lc_trk_g2_6
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (741 283)  (741 283)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_5
 (34 11)  (742 283)  (742 283)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_5
 (35 11)  (743 283)  (743 283)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_5
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (733 284)  (733 284)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g3_2
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (50 12)  (758 284)  (758 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (722 285)  (722 285)  routing T_14_17.tnl_op_0 <X> T_14_17.lc_trk_g3_0
 (15 13)  (723 285)  (723 285)  routing T_14_17.tnl_op_0 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (726 285)  (726 285)  routing T_14_17.sp4_r_v_b_41 <X> T_14_17.lc_trk_g3_1
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 286)  (731 286)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g3_7
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 286)  (743 286)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.input_2_7
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (40 14)  (748 286)  (748 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (42 14)  (750 286)  (750 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (47 14)  (755 286)  (755 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (759 286)  (759 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (760 286)  (760 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (708 287)  (708 287)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (11 15)  (719 287)  (719 287)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_h_l_46
 (14 15)  (722 287)  (722 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (15 15)  (723 287)  (723 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (16 15)  (724 287)  (724 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 287)  (740 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (743 287)  (743 287)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.input_2_7
 (40 15)  (748 287)  (748 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit
 (44 15)  (752 287)  (752 287)  LC_7 Logic Functioning bit
 (45 15)  (753 287)  (753 287)  LC_7 Logic Functioning bit
 (51 15)  (759 287)  (759 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_17

 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (785 272)  (785 272)  routing T_15_17.sp4_v_b_19 <X> T_15_17.lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.sp4_v_b_19 <X> T_15_17.lc_trk_g0_3
 (26 0)  (788 272)  (788 272)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 272)  (797 272)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.input_2_0
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 273)  (789 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 273)  (792 273)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (797 273)  (797 273)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.input_2_0
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (776 274)  (776 274)  routing T_15_17.sp4_v_t_1 <X> T_15_17.lc_trk_g0_4
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.top_op_7 <X> T_15_17.lc_trk_g0_7
 (25 2)  (787 274)  (787 274)  routing T_15_17.sp4_h_r_14 <X> T_15_17.lc_trk_g0_6
 (26 2)  (788 274)  (788 274)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (50 2)  (812 274)  (812 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 275)  (762 275)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 3)  (764 275)  (764 275)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (8 3)  (770 275)  (770 275)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_36
 (9 3)  (771 275)  (771 275)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_36
 (14 3)  (776 275)  (776 275)  routing T_15_17.sp4_v_t_1 <X> T_15_17.lc_trk_g0_4
 (16 3)  (778 275)  (778 275)  routing T_15_17.sp4_v_t_1 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (783 275)  (783 275)  routing T_15_17.top_op_7 <X> T_15_17.lc_trk_g0_7
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 275)  (785 275)  routing T_15_17.sp4_h_r_14 <X> T_15_17.lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.sp4_h_r_14 <X> T_15_17.lc_trk_g0_6
 (26 3)  (788 275)  (788 275)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 275)  (790 275)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 275)  (792 275)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (47 3)  (809 275)  (809 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (810 275)  (810 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (776 276)  (776 276)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (15 4)  (777 276)  (777 276)  routing T_15_17.sp4_h_r_1 <X> T_15_17.lc_trk_g1_1
 (16 4)  (778 276)  (778 276)  routing T_15_17.sp4_h_r_1 <X> T_15_17.lc_trk_g1_1
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 276)  (785 276)  routing T_15_17.sp4_v_b_19 <X> T_15_17.lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.sp4_v_b_19 <X> T_15_17.lc_trk_g1_3
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 276)  (797 276)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_2
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (14 5)  (776 277)  (776 277)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (15 5)  (777 277)  (777 277)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (16 5)  (778 277)  (778 277)  routing T_15_17.sp4_h_l_5 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (780 277)  (780 277)  routing T_15_17.sp4_h_r_1 <X> T_15_17.lc_trk_g1_1
 (28 5)  (790 277)  (790 277)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (795 277)  (795 277)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_2
 (35 5)  (797 277)  (797 277)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_2
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (38 5)  (800 277)  (800 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (43 5)  (805 277)  (805 277)  LC_2 Logic Functioning bit
 (5 6)  (767 278)  (767 278)  routing T_15_17.sp4_v_t_38 <X> T_15_17.sp4_h_l_38
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 278)  (792 278)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 278)  (796 278)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (6 7)  (768 279)  (768 279)  routing T_15_17.sp4_v_t_38 <X> T_15_17.sp4_h_l_38
 (12 7)  (774 279)  (774 279)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_v_t_40
 (14 7)  (776 279)  (776 279)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g1_4
 (15 7)  (777 279)  (777 279)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (780 279)  (780 279)  routing T_15_17.sp4_r_v_b_29 <X> T_15_17.lc_trk_g1_5
 (21 7)  (783 279)  (783 279)  routing T_15_17.sp4_r_v_b_31 <X> T_15_17.lc_trk_g1_7
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (795 279)  (795 279)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.input_2_3
 (34 7)  (796 279)  (796 279)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.input_2_3
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (40 7)  (802 279)  (802 279)  LC_3 Logic Functioning bit
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (21 8)  (783 280)  (783 280)  routing T_15_17.sp4_v_t_22 <X> T_15_17.lc_trk_g2_3
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 280)  (785 280)  routing T_15_17.sp4_v_t_22 <X> T_15_17.lc_trk_g2_3
 (25 8)  (787 280)  (787 280)  routing T_15_17.bnl_op_2 <X> T_15_17.lc_trk_g2_2
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 280)  (802 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (46 8)  (808 280)  (808 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (812 280)  (812 280)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (783 281)  (783 281)  routing T_15_17.sp4_v_t_22 <X> T_15_17.lc_trk_g2_3
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 281)  (787 281)  routing T_15_17.bnl_op_2 <X> T_15_17.lc_trk_g2_2
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (51 9)  (813 281)  (813 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (776 282)  (776 282)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g2_4
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (787 282)  (787 282)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g2_6
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (14 11)  (776 283)  (776 283)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g2_4
 (15 11)  (777 283)  (777 283)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g2_4
 (16 11)  (778 283)  (778 283)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (780 283)  (780 283)  routing T_15_17.sp4_r_v_b_37 <X> T_15_17.lc_trk_g2_5
 (21 11)  (783 283)  (783 283)  routing T_15_17.sp4_r_v_b_39 <X> T_15_17.lc_trk_g2_7
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 283)  (788 283)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (795 283)  (795 283)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.input_2_5
 (35 11)  (797 283)  (797 283)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.input_2_5
 (38 11)  (800 283)  (800 283)  LC_5 Logic Functioning bit
 (40 11)  (802 283)  (802 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g3_1
 (25 12)  (787 284)  (787 284)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g3_2
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 284)  (802 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (46 12)  (808 284)  (808 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (812 284)  (812 284)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (777 285)  (777 285)  routing T_15_17.sp4_v_t_29 <X> T_15_17.lc_trk_g3_0
 (16 13)  (778 285)  (778 285)  routing T_15_17.sp4_v_t_29 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (12 14)  (774 286)  (774 286)  routing T_15_17.sp4_v_t_46 <X> T_15_17.sp4_h_l_46
 (21 14)  (783 286)  (783 286)  routing T_15_17.bnl_op_7 <X> T_15_17.lc_trk_g3_7
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (39 14)  (801 286)  (801 286)  LC_7 Logic Functioning bit
 (4 15)  (766 287)  (766 287)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_44
 (6 15)  (768 287)  (768 287)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_44
 (11 15)  (773 287)  (773 287)  routing T_15_17.sp4_v_t_46 <X> T_15_17.sp4_h_l_46
 (21 15)  (783 287)  (783 287)  routing T_15_17.bnl_op_7 <X> T_15_17.lc_trk_g3_7
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (786 287)  (786 287)  routing T_15_17.tnr_op_6 <X> T_15_17.lc_trk_g3_6
 (27 15)  (789 287)  (789 287)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit
 (46 15)  (808 287)  (808 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_17

 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (40 0)  (856 272)  (856 272)  LC_0 Logic Functioning bit
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (42 0)  (858 272)  (858 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (47 0)  (863 272)  (863 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (38 1)  (854 273)  (854 273)  LC_0 Logic Functioning bit
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (40 1)  (856 273)  (856 273)  LC_0 Logic Functioning bit
 (41 1)  (857 273)  (857 273)  LC_0 Logic Functioning bit
 (42 1)  (858 273)  (858 273)  LC_0 Logic Functioning bit
 (43 1)  (859 273)  (859 273)  LC_0 Logic Functioning bit
 (6 2)  (822 274)  (822 274)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_v_t_37
 (11 2)  (827 274)  (827 274)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_t_39
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (8 6)  (824 278)  (824 278)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_41
 (9 6)  (825 278)  (825 278)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_41
 (11 6)  (827 278)  (827 278)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_v_t_40
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_17

 (4 2)  (878 274)  (878 274)  routing T_17_17.sp4_h_r_6 <X> T_17_17.sp4_v_t_37
 (6 2)  (880 274)  (880 274)  routing T_17_17.sp4_h_r_6 <X> T_17_17.sp4_v_t_37
 (5 3)  (879 275)  (879 275)  routing T_17_17.sp4_h_r_6 <X> T_17_17.sp4_v_t_37
 (9 7)  (883 279)  (883 279)  routing T_17_17.sp4_v_b_8 <X> T_17_17.sp4_v_t_41
 (10 7)  (884 279)  (884 279)  routing T_17_17.sp4_v_b_8 <X> T_17_17.sp4_v_t_41
 (11 8)  (885 280)  (885 280)  routing T_17_17.sp4_v_t_37 <X> T_17_17.sp4_v_b_8
 (13 8)  (887 280)  (887 280)  routing T_17_17.sp4_v_t_37 <X> T_17_17.sp4_v_b_8
 (5 14)  (879 286)  (879 286)  routing T_17_17.sp4_h_r_6 <X> T_17_17.sp4_h_l_44
 (4 15)  (878 287)  (878 287)  routing T_17_17.sp4_h_r_6 <X> T_17_17.sp4_h_l_44


LogicTile_18_17

 (12 2)  (940 274)  (940 274)  routing T_18_17.sp4_h_r_11 <X> T_18_17.sp4_h_l_39
 (13 3)  (941 275)  (941 275)  routing T_18_17.sp4_h_r_11 <X> T_18_17.sp4_h_l_39
 (3 7)  (931 279)  (931 279)  routing T_18_17.sp12_h_l_23 <X> T_18_17.sp12_v_t_23
 (11 15)  (939 287)  (939 287)  routing T_18_17.sp4_h_r_11 <X> T_18_17.sp4_h_l_46


LogicTile_20_17

 (3 2)  (1039 274)  (1039 274)  routing T_20_17.sp12_h_r_0 <X> T_20_17.sp12_h_l_23
 (3 3)  (1039 275)  (1039 275)  routing T_20_17.sp12_h_r_0 <X> T_20_17.sp12_h_l_23


LogicTile_21_17

 (5 10)  (1095 282)  (1095 282)  routing T_21_17.sp4_h_r_3 <X> T_21_17.sp4_h_l_43
 (4 11)  (1094 283)  (1094 283)  routing T_21_17.sp4_h_r_3 <X> T_21_17.sp4_h_l_43


LogicTile_22_17

 (11 15)  (1155 287)  (1155 287)  routing T_22_17.sp4_h_r_11 <X> T_22_17.sp4_h_l_46
 (19 15)  (1163 287)  (1163 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_26_17

 (11 15)  (1359 287)  (1359 287)  routing T_26_17.sp4_h_r_11 <X> T_26_17.sp4_h_l_46


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_30_17

 (12 14)  (1576 286)  (1576 286)  routing T_30_17.sp4_h_r_8 <X> T_30_17.sp4_h_l_46
 (13 15)  (1577 287)  (1577 287)  routing T_30_17.sp4_h_r_8 <X> T_30_17.sp4_h_l_46


LogicTile_32_17

 (3 2)  (1675 274)  (1675 274)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23
 (3 3)  (1675 275)  (1675 275)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23


IO_Tile_33_17

 (2 1)  (1728 273)  (1728 273)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (17 1)  (1743 273)  (1743 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (2 3)  (1728 275)  (1728 275)  Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_12
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (5 0)  (12 256)  (12 256)  routing T_0_16.span4_horz_17 <X> T_0_16.lc_trk_g0_1
 (6 0)  (11 256)  (11 256)  routing T_0_16.span4_horz_17 <X> T_0_16.lc_trk_g0_1
 (7 0)  (10 256)  (10 256)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_17 lc_trk_g0_1
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in


LogicTile_3_16

 (8 6)  (134 262)  (134 262)  routing T_3_16.sp4_v_t_41 <X> T_3_16.sp4_h_l_41
 (9 6)  (135 262)  (135 262)  routing T_3_16.sp4_v_t_41 <X> T_3_16.sp4_h_l_41


LogicTile_4_16

 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 6)  (183 262)  (183 262)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_v_t_23


LogicTile_6_16

 (19 15)  (307 271)  (307 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_16

 (11 14)  (353 270)  (353 270)  routing T_7_16.sp4_h_r_5 <X> T_7_16.sp4_v_t_46
 (13 14)  (355 270)  (355 270)  routing T_7_16.sp4_h_r_5 <X> T_7_16.sp4_v_t_46
 (12 15)  (354 271)  (354 271)  routing T_7_16.sp4_h_r_5 <X> T_7_16.sp4_v_t_46


RAM_Tile_8_16

 (2 0)  (398 256)  (398 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_9_16

 (0 2)  (438 258)  (438 258)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (21 2)  (459 258)  (459 258)  routing T_9_16.wire_logic_cluster/lc_7/out <X> T_9_16.lc_trk_g0_7
 (22 2)  (460 258)  (460 258)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (0 3)  (438 259)  (438 259)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 3)  (440 259)  (440 259)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (462 260)  (462 260)  routing T_9_16.top_op_3 <X> T_9_16.lc_trk_g1_3
 (21 5)  (459 261)  (459 261)  routing T_9_16.top_op_3 <X> T_9_16.lc_trk_g1_3
 (26 6)  (464 262)  (464 262)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 262)  (465 262)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 262)  (469 262)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 262)  (471 262)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (5 7)  (443 263)  (443 263)  routing T_9_16.sp4_h_l_38 <X> T_9_16.sp4_v_t_38
 (26 7)  (464 263)  (464 263)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 263)  (468 263)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (39 7)  (477 263)  (477 263)  LC_3 Logic Functioning bit
 (14 9)  (452 265)  (452 265)  routing T_9_16.sp4_r_v_b_32 <X> T_9_16.lc_trk_g2_0
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (14 10)  (452 266)  (452 266)  routing T_9_16.rgt_op_4 <X> T_9_16.lc_trk_g2_4
 (21 10)  (459 266)  (459 266)  routing T_9_16.rgt_op_7 <X> T_9_16.lc_trk_g2_7
 (22 10)  (460 266)  (460 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (462 266)  (462 266)  routing T_9_16.rgt_op_7 <X> T_9_16.lc_trk_g2_7
 (15 11)  (453 267)  (453 267)  routing T_9_16.rgt_op_4 <X> T_9_16.lc_trk_g2_4
 (17 11)  (455 267)  (455 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (17 12)  (455 268)  (455 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 268)  (468 268)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 268)  (469 268)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 268)  (471 268)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (37 12)  (475 268)  (475 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (39 12)  (477 268)  (477 268)  LC_6 Logic Functioning bit
 (40 12)  (478 268)  (478 268)  LC_6 Logic Functioning bit
 (42 12)  (480 268)  (480 268)  LC_6 Logic Functioning bit
 (26 13)  (464 269)  (464 269)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 269)  (465 269)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 269)  (468 269)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 269)  (475 269)  LC_6 Logic Functioning bit
 (39 13)  (477 269)  (477 269)  LC_6 Logic Functioning bit
 (15 14)  (453 270)  (453 270)  routing T_9_16.sp4_h_l_16 <X> T_9_16.lc_trk_g3_5
 (16 14)  (454 270)  (454 270)  routing T_9_16.sp4_h_l_16 <X> T_9_16.lc_trk_g3_5
 (17 14)  (455 270)  (455 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (464 270)  (464 270)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 270)  (465 270)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 270)  (466 270)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 270)  (467 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 270)  (468 270)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 270)  (471 270)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (38 14)  (476 270)  (476 270)  LC_7 Logic Functioning bit
 (41 14)  (479 270)  (479 270)  LC_7 Logic Functioning bit
 (45 14)  (483 270)  (483 270)  LC_7 Logic Functioning bit
 (50 14)  (488 270)  (488 270)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (456 271)  (456 271)  routing T_9_16.sp4_h_l_16 <X> T_9_16.lc_trk_g3_5
 (26 15)  (464 271)  (464 271)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (38 15)  (476 271)  (476 271)  LC_7 Logic Functioning bit
 (51 15)  (489 271)  (489 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_16

 (14 0)  (506 256)  (506 256)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g0_0
 (26 0)  (518 256)  (518 256)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 256)  (529 256)  LC_0 Logic Functioning bit
 (39 0)  (531 256)  (531 256)  LC_0 Logic Functioning bit
 (45 0)  (537 256)  (537 256)  LC_0 Logic Functioning bit
 (17 1)  (509 257)  (509 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (519 257)  (519 257)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 257)  (523 257)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (41 1)  (533 257)  (533 257)  LC_0 Logic Functioning bit
 (43 1)  (535 257)  (535 257)  LC_0 Logic Functioning bit
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 258)  (526 258)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 258)  (527 258)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.input_2_1
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (45 2)  (537 258)  (537 258)  LC_1 Logic Functioning bit
 (0 3)  (492 259)  (492 259)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 3)  (494 259)  (494 259)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (27 3)  (519 259)  (519 259)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 259)  (520 259)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 259)  (524 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (525 259)  (525 259)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.input_2_1
 (38 3)  (530 259)  (530 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (41 3)  (533 259)  (533 259)  LC_1 Logic Functioning bit
 (2 4)  (494 260)  (494 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (506 260)  (506 260)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g1_0
 (15 4)  (507 260)  (507 260)  routing T_10_16.sp4_v_b_17 <X> T_10_16.lc_trk_g1_1
 (16 4)  (508 260)  (508 260)  routing T_10_16.sp4_v_b_17 <X> T_10_16.lc_trk_g1_1
 (17 4)  (509 260)  (509 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (513 260)  (513 260)  routing T_10_16.wire_logic_cluster/lc_3/out <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (520 260)  (520 260)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 260)  (525 260)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 260)  (526 260)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (38 4)  (530 260)  (530 260)  LC_2 Logic Functioning bit
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (519 261)  (519 261)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 261)  (520 261)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 261)  (522 261)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (17 6)  (509 262)  (509 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 262)  (510 262)  routing T_10_16.wire_logic_cluster/lc_5/out <X> T_10_16.lc_trk_g1_5
 (21 6)  (513 262)  (513 262)  routing T_10_16.lft_op_7 <X> T_10_16.lc_trk_g1_7
 (22 6)  (514 262)  (514 262)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (516 262)  (516 262)  routing T_10_16.lft_op_7 <X> T_10_16.lc_trk_g1_7
 (26 6)  (518 262)  (518 262)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 262)  (526 262)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 262)  (529 262)  LC_3 Logic Functioning bit
 (39 6)  (531 262)  (531 262)  LC_3 Logic Functioning bit
 (45 6)  (537 262)  (537 262)  LC_3 Logic Functioning bit
 (50 6)  (542 262)  (542 262)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (508 263)  (508 263)  routing T_10_16.sp12_h_r_12 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (28 7)  (520 263)  (520 263)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 263)  (523 263)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (38 7)  (530 263)  (530 263)  LC_3 Logic Functioning bit
 (43 7)  (535 263)  (535 263)  LC_3 Logic Functioning bit
 (17 8)  (509 264)  (509 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 264)  (510 264)  routing T_10_16.wire_logic_cluster/lc_1/out <X> T_10_16.lc_trk_g2_1
 (21 8)  (513 264)  (513 264)  routing T_10_16.rgt_op_3 <X> T_10_16.lc_trk_g2_3
 (22 8)  (514 264)  (514 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 264)  (516 264)  routing T_10_16.rgt_op_3 <X> T_10_16.lc_trk_g2_3
 (25 8)  (517 264)  (517 264)  routing T_10_16.sp4_v_t_23 <X> T_10_16.lc_trk_g2_2
 (28 8)  (520 264)  (520 264)  routing T_10_16.lc_trk_g2_1 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (38 8)  (530 264)  (530 264)  LC_4 Logic Functioning bit
 (39 8)  (531 264)  (531 264)  LC_4 Logic Functioning bit
 (40 8)  (532 264)  (532 264)  LC_4 Logic Functioning bit
 (41 8)  (533 264)  (533 264)  LC_4 Logic Functioning bit
 (43 8)  (535 264)  (535 264)  LC_4 Logic Functioning bit
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 265)  (515 265)  routing T_10_16.sp4_v_t_23 <X> T_10_16.lc_trk_g2_2
 (25 9)  (517 265)  (517 265)  routing T_10_16.sp4_v_t_23 <X> T_10_16.lc_trk_g2_2
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 265)  (523 265)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 265)  (524 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (526 265)  (526 265)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.input_2_4
 (35 9)  (527 265)  (527 265)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.input_2_4
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (38 9)  (530 265)  (530 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (40 9)  (532 265)  (532 265)  LC_4 Logic Functioning bit
 (41 9)  (533 265)  (533 265)  LC_4 Logic Functioning bit
 (42 9)  (534 265)  (534 265)  LC_4 Logic Functioning bit
 (43 9)  (535 265)  (535 265)  LC_4 Logic Functioning bit
 (17 10)  (509 266)  (509 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 266)  (510 266)  routing T_10_16.wire_logic_cluster/lc_5/out <X> T_10_16.lc_trk_g2_5
 (26 10)  (518 266)  (518 266)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 266)  (519 266)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 266)  (522 266)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 266)  (525 266)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 266)  (529 266)  LC_5 Logic Functioning bit
 (39 10)  (531 266)  (531 266)  LC_5 Logic Functioning bit
 (40 10)  (532 266)  (532 266)  LC_5 Logic Functioning bit
 (41 10)  (533 266)  (533 266)  LC_5 Logic Functioning bit
 (42 10)  (534 266)  (534 266)  LC_5 Logic Functioning bit
 (50 10)  (542 266)  (542 266)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (519 267)  (519 267)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 267)  (522 267)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (37 11)  (529 267)  (529 267)  LC_5 Logic Functioning bit
 (38 11)  (530 267)  (530 267)  LC_5 Logic Functioning bit
 (39 11)  (531 267)  (531 267)  LC_5 Logic Functioning bit
 (40 11)  (532 267)  (532 267)  LC_5 Logic Functioning bit
 (41 11)  (533 267)  (533 267)  LC_5 Logic Functioning bit
 (42 11)  (534 267)  (534 267)  LC_5 Logic Functioning bit
 (43 11)  (535 267)  (535 267)  LC_5 Logic Functioning bit
 (14 12)  (506 268)  (506 268)  routing T_10_16.sp4_v_t_21 <X> T_10_16.lc_trk_g3_0
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 268)  (510 268)  routing T_10_16.wire_logic_cluster/lc_1/out <X> T_10_16.lc_trk_g3_1
 (21 12)  (513 268)  (513 268)  routing T_10_16.rgt_op_3 <X> T_10_16.lc_trk_g3_3
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.rgt_op_3 <X> T_10_16.lc_trk_g3_3
 (25 12)  (517 268)  (517 268)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g3_2
 (27 12)  (519 268)  (519 268)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 268)  (525 268)  routing T_10_16.lc_trk_g2_1 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 268)  (532 268)  LC_6 Logic Functioning bit
 (42 12)  (534 268)  (534 268)  LC_6 Logic Functioning bit
 (14 13)  (506 269)  (506 269)  routing T_10_16.sp4_v_t_21 <X> T_10_16.lc_trk_g3_0
 (16 13)  (508 269)  (508 269)  routing T_10_16.sp4_v_t_21 <X> T_10_16.lc_trk_g3_0
 (17 13)  (509 269)  (509 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (40 13)  (532 269)  (532 269)  LC_6 Logic Functioning bit
 (42 13)  (534 269)  (534 269)  LC_6 Logic Functioning bit
 (27 14)  (519 270)  (519 270)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 270)  (522 270)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 270)  (526 270)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (43 14)  (535 270)  (535 270)  LC_7 Logic Functioning bit
 (50 14)  (542 270)  (542 270)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (518 271)  (518 271)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 271)  (520 271)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 271)  (522 271)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 271)  (523 271)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/in_3


LogicTile_11_16

 (15 1)  (561 257)  (561 257)  routing T_11_16.sp4_v_t_5 <X> T_11_16.lc_trk_g0_0
 (16 1)  (562 257)  (562 257)  routing T_11_16.sp4_v_t_5 <X> T_11_16.lc_trk_g0_0
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (15 2)  (561 258)  (561 258)  routing T_11_16.lft_op_5 <X> T_11_16.lc_trk_g0_5
 (17 2)  (563 258)  (563 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (564 258)  (564 258)  routing T_11_16.lft_op_5 <X> T_11_16.lc_trk_g0_5
 (2 3)  (548 259)  (548 259)  routing T_11_16.lc_trk_g0_0 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (21 4)  (567 260)  (567 260)  routing T_11_16.wire_logic_cluster/lc_3/out <X> T_11_16.lc_trk_g1_3
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g0_5 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (39 6)  (585 262)  (585 262)  LC_3 Logic Functioning bit
 (45 6)  (591 262)  (591 262)  LC_3 Logic Functioning bit
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (41 7)  (587 263)  (587 263)  LC_3 Logic Functioning bit
 (43 7)  (589 263)  (589 263)  LC_3 Logic Functioning bit
 (16 12)  (562 268)  (562 268)  routing T_11_16.sp4_v_b_33 <X> T_11_16.lc_trk_g3_1
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 268)  (564 268)  routing T_11_16.sp4_v_b_33 <X> T_11_16.lc_trk_g3_1
 (18 13)  (564 269)  (564 269)  routing T_11_16.sp4_v_b_33 <X> T_11_16.lc_trk_g3_1


LogicTile_12_16

 (8 3)  (608 259)  (608 259)  routing T_12_16.sp4_h_r_7 <X> T_12_16.sp4_v_t_36
 (9 3)  (609 259)  (609 259)  routing T_12_16.sp4_h_r_7 <X> T_12_16.sp4_v_t_36
 (10 3)  (610 259)  (610 259)  routing T_12_16.sp4_h_r_7 <X> T_12_16.sp4_v_t_36
 (2 8)  (602 264)  (602 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_16

 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 256)  (672 256)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g0_1
 (21 0)  (675 256)  (675 256)  routing T_13_16.wire_logic_cluster/lc_3/out <X> T_13_16.lc_trk_g0_3
 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (689 256)  (689 256)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.input_2_0
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (15 1)  (669 257)  (669 257)  routing T_13_16.sp4_v_t_5 <X> T_13_16.lc_trk_g0_0
 (16 1)  (670 257)  (670 257)  routing T_13_16.sp4_v_t_5 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 257)  (678 257)  routing T_13_16.top_op_2 <X> T_13_16.lc_trk_g0_2
 (25 1)  (679 257)  (679 257)  routing T_13_16.top_op_2 <X> T_13_16.lc_trk_g0_2
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (687 257)  (687 257)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.input_2_0
 (34 1)  (688 257)  (688 257)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.input_2_0
 (40 1)  (694 257)  (694 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (6 2)  (660 258)  (660 258)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_v_t_37
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (42 2)  (696 258)  (696 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (46 2)  (700 258)  (700 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (704 258)  (704 258)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (656 259)  (656 259)  routing T_13_16.lc_trk_g0_0 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (14 3)  (668 259)  (668 259)  routing T_13_16.top_op_4 <X> T_13_16.lc_trk_g0_4
 (15 3)  (669 259)  (669 259)  routing T_13_16.top_op_4 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (672 259)  (672 259)  routing T_13_16.sp4_r_v_b_29 <X> T_13_16.lc_trk_g0_5
 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (51 3)  (705 259)  (705 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (28 4)  (682 260)  (682 260)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 262)  (677 262)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g1_7
 (24 6)  (678 262)  (678 262)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g1_7
 (27 6)  (681 262)  (681 262)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 262)  (684 262)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (50 6)  (704 262)  (704 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (669 263)  (669 263)  routing T_13_16.sp4_v_t_9 <X> T_13_16.lc_trk_g1_4
 (16 7)  (670 263)  (670 263)  routing T_13_16.sp4_v_t_9 <X> T_13_16.lc_trk_g1_4
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (675 263)  (675 263)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g1_7
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 263)  (685 263)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (40 7)  (694 263)  (694 263)  LC_3 Logic Functioning bit
 (42 7)  (696 263)  (696 263)  LC_3 Logic Functioning bit
 (43 7)  (697 263)  (697 263)  LC_3 Logic Functioning bit
 (10 8)  (664 264)  (664 264)  routing T_13_16.sp4_v_t_39 <X> T_13_16.sp4_h_r_7
 (15 8)  (669 264)  (669 264)  routing T_13_16.tnr_op_1 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 264)  (689 264)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_4
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (41 8)  (695 264)  (695 264)  LC_4 Logic Functioning bit
 (42 8)  (696 264)  (696 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (15 9)  (669 265)  (669 265)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g2_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (675 265)  (675 265)  routing T_13_16.sp4_r_v_b_35 <X> T_13_16.lc_trk_g2_3
 (28 9)  (682 265)  (682 265)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 265)  (686 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (687 265)  (687 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_4
 (34 9)  (688 265)  (688 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_4
 (35 9)  (689 265)  (689 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_4
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (40 9)  (694 265)  (694 265)  LC_4 Logic Functioning bit
 (14 10)  (668 266)  (668 266)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g2_4
 (25 10)  (679 266)  (679 266)  routing T_13_16.rgt_op_6 <X> T_13_16.lc_trk_g2_6
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (691 266)  (691 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (40 10)  (694 266)  (694 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (42 10)  (696 266)  (696 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.rgt_op_6 <X> T_13_16.lc_trk_g2_6
 (27 11)  (681 267)  (681 267)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (691 267)  (691 267)  LC_5 Logic Functioning bit
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (15 13)  (669 269)  (669 269)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g3_0
 (16 13)  (670 269)  (670 269)  routing T_13_16.sp4_v_t_29 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (672 269)  (672 269)  routing T_13_16.sp4_r_v_b_41 <X> T_13_16.lc_trk_g3_1
 (13 14)  (667 270)  (667 270)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_t_46
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (675 270)  (675 270)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g3_7
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 270)  (677 270)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g3_7
 (24 14)  (678 270)  (678 270)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g3_7
 (25 14)  (679 270)  (679 270)  routing T_13_16.sp4_v_b_30 <X> T_13_16.lc_trk_g3_6
 (12 15)  (666 271)  (666 271)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_t_46
 (15 15)  (669 271)  (669 271)  routing T_13_16.tnr_op_4 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (672 271)  (672 271)  routing T_13_16.sp4_r_v_b_45 <X> T_13_16.lc_trk_g3_5
 (21 15)  (675 271)  (675 271)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g3_7
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp4_v_b_30 <X> T_13_16.lc_trk_g3_6


LogicTile_14_16

 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 256)  (738 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (44 0)  (752 256)  (752 256)  LC_0 Logic Functioning bit
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_0
 (34 1)  (742 257)  (742 257)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_0
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (743 258)  (743 258)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_1
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (41 2)  (749 258)  (749 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (44 2)  (752 258)  (752 258)  LC_1 Logic Functioning bit
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (741 259)  (741 259)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_1
 (34 3)  (742 259)  (742 259)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_1
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 260)  (738 260)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (743 260)  (743 260)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_2
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (41 4)  (749 260)  (749 260)  LC_2 Logic Functioning bit
 (42 4)  (750 260)  (750 260)  LC_2 Logic Functioning bit
 (44 4)  (752 260)  (752 260)  LC_2 Logic Functioning bit
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 261)  (740 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 261)  (741 261)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_2
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (15 6)  (723 262)  (723 262)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 262)  (726 262)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g1_5
 (28 6)  (736 262)  (736 262)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 262)  (738 262)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (743 262)  (743 262)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (41 6)  (749 262)  (749 262)  LC_3 Logic Functioning bit
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (44 6)  (752 262)  (752 262)  LC_3 Logic Functioning bit
 (30 7)  (738 263)  (738 263)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 263)  (740 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 263)  (741 263)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_3
 (34 7)  (742 263)  (742 263)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (42 7)  (750 263)  (750 263)  LC_3 Logic Functioning bit
 (53 7)  (761 263)  (761 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (42 8)  (750 264)  (750 264)  LC_4 Logic Functioning bit
 (44 8)  (752 264)  (752 264)  LC_4 Logic Functioning bit
 (53 8)  (761 264)  (761 264)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (723 265)  (723 265)  routing T_14_16.sp4_v_t_29 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_v_t_29 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g2_2
 (25 9)  (733 265)  (733 265)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g2_2
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (741 265)  (741 265)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.input_2_4
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (42 9)  (750 265)  (750 265)  LC_4 Logic Functioning bit
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 266)  (732 266)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g2_7
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 266)  (738 266)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (44 10)  (752 266)  (752 266)  LC_5 Logic Functioning bit
 (51 10)  (759 266)  (759 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (722 267)  (722 267)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g2_4
 (15 11)  (723 267)  (723 267)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (726 267)  (726 267)  routing T_14_16.sp4_r_v_b_37 <X> T_14_16.lc_trk_g2_5
 (21 11)  (729 267)  (729 267)  routing T_14_16.tnl_op_7 <X> T_14_16.lc_trk_g2_7
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (732 267)  (732 267)  routing T_14_16.tnl_op_6 <X> T_14_16.lc_trk_g2_6
 (25 11)  (733 267)  (733 267)  routing T_14_16.tnl_op_6 <X> T_14_16.lc_trk_g2_6
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (741 267)  (741 267)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_5
 (34 11)  (742 267)  (742 267)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_5
 (35 11)  (743 267)  (743 267)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_5
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (41 11)  (749 267)  (749 267)  LC_5 Logic Functioning bit
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (2 12)  (710 268)  (710 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 268)  (732 268)  routing T_14_16.tnl_op_3 <X> T_14_16.lc_trk_g3_3
 (25 12)  (733 268)  (733 268)  routing T_14_16.sp4_v_t_23 <X> T_14_16.lc_trk_g3_2
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (743 268)  (743 268)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.input_2_6
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (41 12)  (749 268)  (749 268)  LC_6 Logic Functioning bit
 (42 12)  (750 268)  (750 268)  LC_6 Logic Functioning bit
 (44 12)  (752 268)  (752 268)  LC_6 Logic Functioning bit
 (14 13)  (722 269)  (722 269)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g3_0
 (15 13)  (723 269)  (723 269)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g3_0
 (16 13)  (724 269)  (724 269)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (729 269)  (729 269)  routing T_14_16.tnl_op_3 <X> T_14_16.lc_trk_g3_3
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (731 269)  (731 269)  routing T_14_16.sp4_v_t_23 <X> T_14_16.lc_trk_g3_2
 (25 13)  (733 269)  (733 269)  routing T_14_16.sp4_v_t_23 <X> T_14_16.lc_trk_g3_2
 (32 13)  (740 269)  (740 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (742 269)  (742 269)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.input_2_6
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (41 13)  (749 269)  (749 269)  LC_6 Logic Functioning bit
 (42 13)  (750 269)  (750 269)  LC_6 Logic Functioning bit
 (8 14)  (716 270)  (716 270)  routing T_14_16.sp4_v_t_41 <X> T_14_16.sp4_h_l_47
 (9 14)  (717 270)  (717 270)  routing T_14_16.sp4_v_t_41 <X> T_14_16.sp4_h_l_47
 (10 14)  (718 270)  (718 270)  routing T_14_16.sp4_v_t_41 <X> T_14_16.sp4_h_l_47
 (15 14)  (723 270)  (723 270)  routing T_14_16.tnl_op_5 <X> T_14_16.lc_trk_g3_5
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (743 270)  (743 270)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.input_2_7
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (40 14)  (748 270)  (748 270)  LC_7 Logic Functioning bit
 (42 14)  (750 270)  (750 270)  LC_7 Logic Functioning bit
 (43 14)  (751 270)  (751 270)  LC_7 Logic Functioning bit
 (14 15)  (722 271)  (722 271)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g3_4
 (15 15)  (723 271)  (723 271)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (726 271)  (726 271)  routing T_14_16.tnl_op_5 <X> T_14_16.lc_trk_g3_5
 (27 15)  (735 271)  (735 271)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 271)  (736 271)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 271)  (738 271)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 271)  (740 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (741 271)  (741 271)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.input_2_7
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (38 15)  (746 271)  (746 271)  LC_7 Logic Functioning bit
 (39 15)  (747 271)  (747 271)  LC_7 Logic Functioning bit
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (11 2)  (773 258)  (773 258)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_t_39


LogicTile_16_16

 (5 2)  (821 258)  (821 258)  routing T_16_16.sp4_v_t_43 <X> T_16_16.sp4_h_l_37
 (4 3)  (820 259)  (820 259)  routing T_16_16.sp4_v_t_43 <X> T_16_16.sp4_h_l_37
 (6 3)  (822 259)  (822 259)  routing T_16_16.sp4_v_t_43 <X> T_16_16.sp4_h_l_37


LogicTile_17_16

 (10 7)  (884 263)  (884 263)  routing T_17_16.sp4_h_l_46 <X> T_17_16.sp4_v_t_41


RAM_Tile_8_15

 (11 14)  (407 254)  (407 254)  routing T_8_15.sp4_h_r_5 <X> T_8_15.sp4_v_t_46
 (13 14)  (409 254)  (409 254)  routing T_8_15.sp4_h_r_5 <X> T_8_15.sp4_v_t_46
 (12 15)  (408 255)  (408 255)  routing T_8_15.sp4_h_r_5 <X> T_8_15.sp4_v_t_46


LogicTile_12_15

 (12 6)  (612 246)  (612 246)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_h_l_40
 (11 7)  (611 247)  (611 247)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_h_l_40


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



IO_Tile_0_4

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0



LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23

