<module root_context_id="vsl: mylib top_level_tb schematic vl: starrc hspice hspiceD schematic spice veriloga" name="" open_brace="&lt;" close_brace=">" version="1" hierarchy_delimiter=".">
<scope name="ModuleDir">
<forward>
<mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
<mapping src="vsl: analogLib vpulse hspice" dst="vpulse"/>
<mapping src="vsl: analogLib res hspice" dst="res"/>
<mapping src="vsl: analogLib cap hspice" dst="cap"/>
<mapping src="vsl: mylib top_level starrc vl: starrc hspice hspiceD schematic spice veriloga" dst="top_level"/>
<mapping src="vsl: analogLib pcapacitor hspice" dst="pcapacitor"/>
<mapping src="vsl: proj_common inputbuf schematic vl: starrc hspice hspiceD schematic spice veriloga" dst="inputbuf"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
<mapping src="vsl: mylib top_level_tb schematic vl: starrc hspice hspiceD schematic spice veriloga" dst="top_level_tb"/>
</forward>
<reverse>
<mapping src="vpulse" dst="vsl: analogLib vpulse hspice"/>
<mapping src="cap" dst="vsl: analogLib cap hspice"/>
<mapping src="top_level" dst="vsl: mylib top_level starrc vl: starrc hspice hspiceD schematic spice veriloga"/>
<mapping src="pcapacitor" dst="vsl: analogLib pcapacitor hspice"/>
<mapping src="res" dst="vsl: analogLib res hspice"/>
<mapping src="inputbuf" dst="vsl: proj_common inputbuf schematic vl: starrc hspice hspiceD schematic spice veriloga"/>
<mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
<mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
<mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
<mapping src="top_level_tb" dst="vsl: mylib top_level_tb schematic vl: starrc hspice hspiceD schematic spice veriloga"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
<mapping src="vsl: analogLib vpulse hspice" dst="vpulse"/>
<mapping src="vsl: analogLib res hspice" dst="res"/>
<mapping src="vsl: analogLib cap hspice" dst="cap"/>
<mapping src="vsl: mylib top_level starrc vl: starrc hspice hspiceD schematic spice veriloga" dst="top_level"/>
<mapping src="vsl: analogLib pcapacitor hspice" dst="pcapacitor"/>
<mapping src="vsl: proj_common inputbuf schematic vl: starrc hspice hspiceD schematic spice veriloga" dst="inputbuf"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
<mapping src="vsl: mylib top_level_tb schematic vl: starrc hspice hspiceD schematic spice veriloga" dst="top_level_tb"/>
</forward>
<reverse>
<mapping src="vpulse" dst="vsl: analogLib vpulse hspice"/>
<mapping src="cap" dst="vsl: analogLib cap hspice"/>
<mapping src="top_level" dst="vsl: mylib top_level starrc vl: starrc hspice hspiceD schematic spice veriloga"/>
<mapping src="pcapacitor" dst="vsl: analogLib pcapacitor hspice"/>
<mapping src="res" dst="vsl: analogLib res hspice"/>
<mapping src="inputbuf" dst="vsl: proj_common inputbuf schematic vl: starrc hspice hspiceD schematic spice veriloga"/>
<mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
<mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
<mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
<mapping src="top_level_tb" dst="vsl: mylib top_level_tb schematic vl: starrc hspice hspiceD schematic spice veriloga"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>mylib</lib>
<cell>top_level_tb</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>starrc hspice hspiceD schematic spice veriloga</view_search_list>
<view_stop_list>hspice hspiceD</view_stop_list>
</root_context>
</module>
