%TODO: Use LaTeX_Header
\documentclass{article}
\iffalse
This file is protected by Copyright. Please refer to the COPYRIGHT file
distributed with this source distribution.

This file is part of OpenCPI <http://www.opencpi.org>

OpenCPI is free software: you can redistribute it and/or modify it under the
terms of the GNU Lesser General Public License as published by the Free Software
Foundation, either version 3 of the License, or (at your option) any later
version.

OpenCPI is distributed in the hope that it will be useful, but WITHOUT ANY
WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A
PARTICULAR PURPOSE. See the GNU Lesser General Public License for more details.

You should have received a copy of the GNU Lesser General Public License along
with this program. If not, see <http://www.gnu.org/licenses/>.
\fi

\author{} % Force author to be blank
%----------------------------------------------------------------------------------------
% Paper size, orientation and margins
%----------------------------------------------------------------------------------------
\usepackage{geometry}
\geometry{
	letterpaper,			% paper type
	portrait,				% text direction
	left=.75in,				% left margin
	top=.75in,				% top margin
	right=.75in,			% right margin
	bottom=.75in			% bottom margin
 }
%----------------------------------------------------------------------------------------
% Header/Footer
%----------------------------------------------------------------------------------------
\usepackage{fancyhdr} \pagestyle{fancy} % required for fancy headers
\renewcommand{\headrulewidth}{0.5pt}
\renewcommand{\footrulewidth}{0.5pt}
\newcommand{\terminaloutput}[1]{\texttt{#1}}
\rhead{\small{ANGRYVIPER Team}}
%----------------------------------------------------------------------------------------
% Appendix packages
%----------------------------------------------------------------------------------------
\usepackage[toc,page]{appendix}
%----------------------------------------------------------------------------------------
% Defined Commands & Renamed Commands
%----------------------------------------------------------------------------------------
\renewcommand{\contentsname}{Table of Contents}
\renewcommand{\listfigurename}{List of Figures}
\renewcommand{\listtablename}{List of Tables}
%----------------------------------------------------------------------------------------
% Various packages
%----------------------------------------------------------------------------------------
\usepackage{scrextend}
\usepackage{hyperref} % for linking urls and lists
\usepackage{graphicx} % for including pictures by file
\usepackage{listings} % for coding language styles
\usepackage{rotating} % for sideways table
\usepackage{pifont}   % for sideways table
\usepackage{pdflscape} % for landscape view
\usepackage{longtable}
%----------------------------------------------------------------------------------------
% Table packages
%----------------------------------------------------------------------------------------
\usepackage{longtable} % for long possibly multi-page tables
\usepackage{tabularx} % c=center,l=left,r=right,X=fill
\usepackage{float}
\floatstyle{plaintop}
\usepackage[tableposition=top]{caption}
\newcolumntype{P}[1]{>{\centering\arraybackslash}p{#1}}
\newcolumntype{M}[1]{>{\centering\arraybackslash}m{#1}}
%----------------------------------------------------------------------------------------
% Block Diagram / FSM Drawings
%----------------------------------------------------------------------------------------
\usepackage{tikz}
\usetikzlibrary{shapes,arrows,fit,positioning}
\usetikzlibrary{automata} % used for the fsm
\usetikzlibrary{calc} % For duplicating clients
\usepgfmodule{oo} % To define a client box
%----------------------------------------------------------------------------------------
% Colors Used
%----------------------------------------------------------------------------------------
\usepackage{colortbl}
\definecolor{blue}{rgb}{.7,.8,.9}
\definecolor{ceruleanblue}{rgb}{0.16, 0.32, 0.75}
\definecolor{drkgreen}{rgb}{0,0.6,0}
\definecolor{deepmagenta}{rgb}{0.8, 0.0, 0.8}
\definecolor{cyan}{rgb}{0.0,0.6,0.6}
\definecolor{maroon}{rgb}{0.5,0,0}
\usepackage{multirow}
%----------------------------------------------------------------------------------------
% Update the docTitle and docVersion per document
%----------------------------------------------------------------------------------------
\def\docTitle{Component Data Sheet}
\def\docVersion{1.4}
%----------------------------------------------------------------------------------------
\date{Version \docVersion} % Force date to be blank and override date with version
\title{\docTitle}
\lhead{\small{\docTitle}}

\def\snippetpath{../../../../../../doc/av/tex/snippets}
\input{\snippetpath/includes}

\def\comp{ad9361\_data\_sub}
\edef\ecomp{ad9361_data_sub}
\def\Comp{AD9361 Data Sub}
\graphicspath{ {figures/} }

\begin{document}

\section*{Summary - \Comp}
\begin{tabular}{|c|M{13.5cm}|}
	\hline
	\rowcolor{blue}
	                  &                  \\
	\hline
	Name              & \comp            \\
	\hline
	Worker Type       & Device           \\
	\hline
	Version           & v\docVersion     \\
	\hline
	Release Date      & 10/2018         \\
	\hline
	Component Library & ocpi.assets.devices     \\
	\hline
	Workers           & \comp.hdl        \\
	\hline
	Tested Platforms  &
\begin{itemize}
  \item Agilent Zedboard/Analog Devices FMCOMMS2
  \item Agilent Zedboard/Analog Devices FMCOMMS3
  \item x86/Xilinx ML605/Analog Devices FMCOMMS2
  \item x86/Xilinx ML605/Analog Devices FMCOMMS3
  \item Ettus E310 (Vivado only)
\end{itemize} \\
	\hline
\end{tabular}

\section*{Functionality}
	The \Comp{} is a subdevice worker that interfaces with the AD9361 IC\cite{ad9361}'s DATA\_CLK\_P/DATA\_CLK\_N, P0\_D[11:0], P1\_D[11:0], RX\_FRAME\_P, RX\_FRAME\_N, TX\_FRAME\_P, TX\_FRAME\_N, TXNRX, and ENABLE pins. P0\_D and P1\_D pins are routed to whichever ad9361\_adc\_sub.hdl or ad9361\_dac\_sub.hdl device worker is appropriate for the given AD9361 data pin interface configuration.

\section*{Worker Implementation Details}
\subsection*{\comp.hdl}
\begin{sloppypar}
This worker's \verb+LVDS_p+, \verb+HALF_DUPLEX_p+, \verb+SINGLE_PORT_p+, and \verb+SWAP_PORTS_p+ parameter properties enforce build-time configuration\footnote{Although this worker successfully builds for all data interface configurations, LVDS is the only configuration which has been tested and fully verified.} for all of the possible AD9361 data pin interface configurations\cite{adi_ug570}:
\begin{itemize}
	\item CMOS Single Port Half Duplex,
	\item CMOS Single Port Half Duplex Swapped Ports,
	\item CMOS Single Port Full Duplex,
	\item CMOS Single Port Full Duplex Swapped Ports,
	\item CMOS Dual Port Half Duplex,
	\item CMOS Dual Port Half Duplex Swapped Ports,
	\item CMOS Dual Port Full Duplex,
	\item CMOS Dual Port Full Duplex Swapped Ports, and
	\item LVDS (Dual Port Full Duplex).
\end{itemize}
\end{sloppypar}
\noindent
Note that the half duplex data interface formats allow for AD9361 P0/P1 port routing to be runtime-dynamic.
\pagebreak

\section*{Block Diagrams}
\subsection*{Top level}
\makeatletter
\newcommand{\gettikzxy}[3]{%
  \tikz@scan@one@point\pgfutil@firstofone#1\relax
  \edef#2{\the\pgf@x}%
  \edef#3{\the\pgf@y}%
}
\makeatother
\pgfooclass{clientbox}{ % This is the class clientbox
    \method clientbox() { % The clientbox
    }
    \method apply(#1,#2,#3,#4) { % Causes the clientbox to be shown at coordinate (#1,#2) and named #3
        \node[rectangle,draw=white,fill=white] at (#1,#2) (#3) {#4};
    }
}
\pgfoonew \myclient=new clientbox()
\begin{center}
  \begin{tikzpicture}[% List of styles applied to all, to override specify on a case-by-case
      every node/.style={
        align=center,      % use this so that the "\\" for line break works
        minimum size=1cm,  % creates space above and below text in rectangle
      },
      every edge/.style={draw,thick}
    ]
	\fontsize{6.5}{6.5}\selectfont
    \node[rectangle,ultra thick,draw=black,fill=blue,minimum size=2cm,minimum width=17.5cm](R1){ Parameter Properties:\\ \verb+LVDS_p+, \verb+HALF_DUPLEX_p+, \verb+SINGLE_PORT_p+, \verb+SWAP_PORTS_p+, \verb+MODE_p+, \\ \verb+DATA_CLK_Delay+, \verb+RX_Data_Delay+, \verb+FB_CLK_Delay+, \verb+TX_Data_Delay+ \\ \\ \\ \Comp \\ \\ };
    \node[rectangle,draw=white,fill=white](R2)[above= of R1]{ };
    \node[rectangle,draw=white,fill=white](placeholder)[above= of R1] { };
    \path[->]
    ;
    \gettikzxy{(placeholder)}{\rx}{\ry}
    \myclient.apply(\rx - 220,\ry,C1, ``dev\_data\_clk'' \\ dev signal port \\ DATA\_CLK\_P \\ sent to \\ ad9361\_adc\_sub.hdl);
    \path[->]($(R1.north) + (-220 pt,0)$) edge [] node [] {} (C1);
    \myclient.apply(\rx - 155,\ry,C1, ``dev\_data\_adc'' \\ dev signal port \\ ADC data bus \\ sent to \\ ad9361\_adc\_sub.hdl);
    \path[->]($(R1.north) + (-155 pt,0)$) edge [] node [] {} (C1);
    \myclient.apply(\rx - 93,\ry,C1, ``dev\_cfg\_data\_port'' \\ dev signal port \\ config info \\ sent to \\ ad9361\_config.hdl);
    \path[->]($(R1.north) + (-93 pt,0)$) edge [] node [] {} (C1);
    \myclient.apply(\rx - 30 ,\ry,C1, ``dev\_data\_clk'' \\ dev signal port \\ DATA\_CLK\_P \\ sent to \\ ad9361\_dac\_sub.hdl);
    \path[->]($(R1.north) + (-30 pt,0)$) edge [] node [] {} (C1);
    \myclient.apply(-\rx +  35,\ry,C1, ``dev\_data\_dac'' \\ dev signal port \\ DAC data bus \\ sent from \\ ad9361\_dac\_sub.hdl);
    \path[<-]($(R1.north) + ( 35 pt,0)$) edge [] node [] {} (C1);
    \myclient.apply(-\rx + 100,\ry,C1, ``dev\_txen\_dac'' \\ dev signal port \\ DAC data bus \\ sent from \\ ad9361\_dac\_sub.hdl);
    \path[<-]($(R1.north) + (100 pt,0)$) edge [] node [] {} (C1);
    \myclient.apply(-\rx + 165,\ry,C1, ``dev\_rxen\_config'' \\ dev signal port \\ DAC data bus \\ sent to   \\ ad9361\_adc\_sub.hdl);
    \path[->]($(R1.north) + (165 pt,0)$) edge [] node [] {} (C1);
    \myclient.apply(-\rx + 229,\ry,C1, ``dev\_txen\_config'' \\ dev signal port \\ DAC data bus \\ sent to   \\ ad9361\_dac\_sub.hdl);
    \path[->]($(R1.north) + (229 pt,0)$) edge [] node [] {} (C1);
	\fontsize{10}{10}\selectfont

    \myclient.apply(\rx,\ry-170,C1, Signals: \\ DATA\_CLK\_P, DATA\_CLK\_N, RX\_FRAME\_P, RX\_FRAME\_N, FB\_CLK\_P, FB\_CLK\_N, \\ TX\_FRAME\_P, TX\_FRAME\_N, TXNRX, ENABLE, \\ P0\_D\_11\_6[5:0], P0\_D\_5\_0[5:0], P1\_D\_11\_6[5:0], P1\_D\_5\_0[5:0] );
    \path[<->]($(R1.south) + (0,0)$) edge [] node [] {} (C1);

  \end{tikzpicture}
\end{center}

\section*{Source Dependencies}
\subsection*{\comp.hdl}
\begin{itemize}
	\item assets/hdl/devices/\comp.hdl/\comp.cpp\_vhd
\end{itemize}
\begin{landscape}

	\section*{Component Spec Attributes}
	\begin{scriptsize}
		\begin{tabular}{|p{3.75cm}|p{18.84cm}|}
			\hline
			\rowcolor{blue}
			Attribute & Value \\
			\hline
			NoControl & True \\
			\hline
		\end{tabular}
	\end{scriptsize}

	\section*{Component Spec Properties}
	\begin{scriptsize}
		\begin{tabular}{|p{3.75cm}|p{1.25cm}|p{2cm}|p{2.75cm}|p{1.5cm}|p{1.5cm}|p{1cm}|p{6.23cm}|}
			\hline
			\rowcolor{blue}
			Name               & Type & SequenceLength & ArrayDimensions & Accessibility      & Valid Range & Default & Usage                                                                               \\
			\hline
			- & - & - & - & - & - & - & - \\
			\hline
		\end{tabular}
	\end{scriptsize}

	\section*{Worker Properties}
	\subsection*{\comp.hdl}
	\begin{scriptsize}
		\begin{longtable}{|p{2cm}|p{2.5cm}|p{1cm}|p{2cm}|p{2cm}|p{1.75cm}|p{2cm}|p{2.25cm}|p{5.04cm}|}
			\hline
			\rowcolor{blue}
			Scope        & Name                 & Type & SequenceLength & ArrayDimensions & Accessibility & Valid Range        & Default & Usage                                                                                                                  \\
			\hline
			Property     & \verb+LVDS_p+        & Bool & -              & -               & Parameter     & Standard           & False   & Use LVDS mode for Data/clock/frame signals, otherwise use CMOS mode. Default is CMOS/single-ended mode. \\
			\hline
			Property     & \verb+HALF_DUPLEX_p+ & Bool & -              & -               & Parameter     & Standard           & False   & Use half duplex mode, otherwise use full duplex mode. Must be false when using LVDS mode. \\
			\hline
			Property     & \verb+SINGLE_PORT_p+ & Bool & -              & -               & Parameter     & Standard           & False   & Use single port, otherwise use both (dual) ports.  Default is to use both ports. Must be false when using LVDS mode. \\
			\hline
			Property     & \verb+SWAP_PORTS_p+  & Bool & -              & -               & Parameter     & Standard           & False   & Swaps Port 0 and Port 1. Must be false when using LVDS mode. \\
			\hline
			Property     & \verb+MODE_p+        & UShort&-              & -               & Parameter     & Standard           & \verb+lvds_p+ ? 7 : \verb+single_port_p+ ? (\verb+half_duplex_p+ ? (\verb+swap_ports_p+ ? 1 : 0) : (\verb+swap_ports_p+ ? 3 : 2)) : \verb+half_duplex_p+ ? 4 : \verb+swap_ports_p+ ? 6 : 5) & a convenience parameter to map the various options into 8 modes. \\
			\hline
			Property     & \verb+DATA_CLK_Delay+& UShort&-              & -               & Parameter     & Standard           & -       &
Ushort representation of AD9361 SPI Register 0x006 -
                         DATA\_CLK Delay bits. These bits affect the
                         DATA\_CLK delay. The typical delay is approximately
                         0.3 ns/LSB. Minimum delay setting is 0x0 and maximum
                         delay setting is 0xF. Set this value so that the
                         data from the AD9361 meets FPGA setup/hold
                         specifications.
                         Because the DATA\_CLK delay is specific to a platform or
                         platform/card, the value of this parameter property
                         should be enforced wherever 1) a platform which
                         instantiates this device worker is defined or 2) a
                         platform with a card which instantiates this device
                         worker is defined. There may be future framework
                         features added to better facilitate such enforcement,
                         but currently the only places where this enforcement is
                         possible is in 1) a platform XML for a platform which
                         instantiates this device worker, 2) a platform
                         configuration for a card which includes this device
                         worker, or 3) a container for a card which includes
                         this device worker.
\\
			\hline
			Property     & \verb+RX_Data_Delay+ & UShort&-              & -               & Parameter     & Standard           & -       &
Ushort representation of AD9361 SPI Register 0x006 -
                         RX Data Delay bits. These bits affect the
                         Rx data delay. The typical delay is approximately
                         0.3 ns/LSB. Minimum delay setting is 0x0 and maximum
                         delay setting is 0xF. Set this value so that the
                         data from the AD9361 meets FPGA setup/hold
                         specifications.
                         Because the Rx data delay is specific to a platform or
                         platform/card, the value of this parameter property
                         should be enforced wherever 1) a platform which
                         instantiates this device worker is defined or 2) a
                         platform with a card which instantiates this device
                         worker is defined. There may be future framework
                         features added to better facilitate such enforcement,
                         but currently the only places where this enforcement is
                         possible is in 1) a platform XML for a platform which
                         instantiates this device worker, 2) a platform
                         configuration for a card which includes this device
                         worker, or 3) a container for a card which includes
                         this device worker.
\\
			\hline
			Property     & \verb+FB_CLK_Delay+ & UShort &-              & -               & Parameter     & Standard           & -       &
Ushort representation of AD9361 SPI Register 0x007 -
                         FB\_CLK Delay bits. These bits function the same as
                         DATA\_CLK and RX data delays but affect the FB\_CLK
                         delay. Set this value so that the data from the AD9361
                         meets FPGA setup/hold specifications.
                         Because the FB\_CLK delay is specific to a platform or
                         platform/card, the value of this parameter property
                         should be enforced wherever 1) a platform which
                         instantiates this device worker is defined or 2) a
                         platform with a card which instantiates this device
                         worker is defined. There may be future framework
                         features added to better facilitate such enforcement,
                         but currently the only places where this enforcement is
                         possible is in 1) a platform XML for a platform which
                         instantiates this device worker, 2) a platform
                         configuration for a card which includes this device
                         worker, or 3) a container for a card which includes
                         this device worker.
\\
			\hline
			Property     & \verb+TX_Data_Delay+ & UShort&-              & -               & Parameter     & Standard           & -       &
Ushort representation of AD9361 SPI Register 0x007 -
                         TX Data Delay bits. These bits function the same as
                         DATA\_CLK and RX data delays but affect the Tx\_FRAME and
                         TX Data delay. Tx frame sync is delayed the same amount
                         as the data port bits. Set this value so that the data
                         from the AD9361 meets FPGA setup/hold specifications.
                         Because the Tx\_FRAME/TX Data delay is specific to a
                         platform or platform/card, the value of this parameter
                         property should be enforced wherever 1) a platform
                         which instantiates this device worker is defined or 2)
                         a platform with a card which instantiates this device
                         worker is defined. There may be future framework
                         features added to better facilitate such enforcement,
                         but currently the only places where this enforcement is
                         possible is in 1) a platform XML for a platform which
                         instantiates this device worker, 2) a platform
                         configuration for a card which includes this device
                         worker, or 3) a container for a card which includes
                         this device worker.
\\
			\hline
		\end{longtable}
	\end{scriptsize}

	\section*{Component Ports}
	\begin{scriptsize}
		\begin{tabular}{|p{2cm}|p{1.5cm}|p{4cm}|p{1.5cm}|p{1.5cm}|p{10.36cm}|}
			\hline
			\rowcolor{blue}
			Name & Producer & Protocol           & Optional & Advanced & Usage                  \\
			\hline
			-    & -        & -                  & -        & -        & - \\
			\hline
		\end{tabular}
	\end{scriptsize}

	\section*{Worker Interfaces}
	\subsection*{\comp.hdl}
	\begin{scriptsize}
		\begin{tabular}{|p{1.75cm}|p{2.25cm}|p{1cm}|p{1cm}|p{1.25cm}|p{3cm}|p{1.4cm}|p{0.9cm}|p{7cm}|}
			\hline
			\rowcolor{blue}
			Type                       & Name                            & Count & Optional & Master                & Signal                & Direction                  & Width                    & Description                                                                                                                  \\
			\hline
			\multirow{5}{*}{DevSignal} & \multirow{5}{*}{dev\_cfg\_data\_port} & \multirow{5}{*}{1} & \multirow{5}{*}{False} & \multirow{5}{*}{False} & iostandard\_is\_lvds & Input     & 1      & Value is 1 if the buildtime configuration was for the LVDS mode and 0 otherwise. \\
			\cline{6-9}
			                           &                                 &                    &                       &                        & p0\_p1\_are\_swapped & Input               &                           1 & Value is 1 if the buildtime configuration was with the AD9361 P0 and P1 data port roles inverted and 0 otherwise. \\
			\hline
			DevSignal                  & dev\_data\_clk                  & 3     & True     & False                 & DATA\_CLK\_P          & Input                      & 1                        & Buffered version of AD9361 DATA\_CLK\_P pin.               \\
			\hline
			\multirow{15}{*}{DevSignal} & \multirow{15}{*}{dev\_data\_adc} & \multirow{15}{*}{1} & \multirow{15}{*}{True} & \multirow{15}{*}{False} & \multirow{13}{*}{data} & \multirow{13}{*}{Input}     & \multirow{13}{*}{24}      & Data bus driven by configuration-specific AD9361 pins corresponding to the RX data path: \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS single port half duplex: [12'b0 P0\_D[11:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS single port full duplex: [18'b0 P0\_D[5:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS dual port half duplex: [P0\_D[11:0] P1\_D[11:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS dual port full duplex: [12'b0 P0\_D[11:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * LVDS: [18'b0 RX\_D[5:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & or, if ports are swapped: \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS single port half duplex: [12'b0 P1\_D[11:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS single port full duplex: [18'b0 P1\_D[5:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS dual port half duplex: [P1\_D[11:0] P0\_D[11:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS dual port full duplex: [12'b0 P1\_D[11:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * LVDS: (unsupported with port swap). \\
			\cline{6-9}
			&  &  &     &      &rx\_frame &Input &   1   & Output of buffer whose input is the AD9361 RX\_FRAME\_P pin's signal. \\
			\hline
			\multirow{17}{*}{DevSignal} & \multirow{17}{*}{dev\_data\_dac} & \multirow{17}{*}{1} & \multirow{17}{*}{True} & \multirow{17}{*}{False} & \multirow{13}{*}{data} & \multirow{13}{*}{Output}    & \multirow{13}{*}{24}      & Data bus which drives configuration-specific AD9361 pins corresponding to the TX data path: \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS single port half duplex: [12'b0 P0\_D[11:0]],\\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS single port full duplex: [18'b0 P0\_D[11:6]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS dual port half duplex: [P0\_D[11:0] P1\_D[11:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS dual port full duplex: [12'b0 P1\_D[11:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * LVDS: [18'b0 TX\_D[5:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & or, if ports are swapped: \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS single port half duplex: [12'b0 P1\_D[11:0]],\\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS single port full duplex: [18'b0 P1\_D[11:6]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS dual port half duplex: [P1\_D[11:0] P0\_D[11:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * CMOS dual port full duplex: [12'b0 P0\_D[11:0]], \\
			                           &                                 &       &          &                       &                       &                            &                          & * LVDS: (unsupported with port swap). \\
			\cline{6-9}
			&  &  &     &      &tx\_frame&Output&1& Signal which will drive the output buffer which drives the AD9361 TX\_FRAME\_P pin. \\
			\hline
			DevSignal                  & dev\_txen\_dac                  & 1     & True     & False                 & txen                  & Output                     & 1                        &  \\
			\hline
			DevSignal                  & dev\_rxen\_config               & 1     & True     & False                 & rxen                  & Input                      & 1                        &  \\
			\hline
			DevSignal                  & dev\_txen\_config               & 1     & True     & False                 & txen                  & Input                      & 1                        &  \\
			\hline
	    \end{tabular}
	\end{scriptsize}

	\section*{Subdevice Connections}
	\begin{scriptsize}
		\begin{tabular}{|p{5cm}|p{5cm}|p{5cm}|p{6.73cm}|}
			\hline
			\rowcolor{blue}
			Supports Worker & Supports Worker Port & \comp{}.hdl Port     & \comp{}.hdl Port Index \\
			\hline
			\multirow{4}{*}{ad9361\_config}& dev\_cfg\_data\_port & dev\_cfg\_data\_port & 0                      \\
			\cline{2-4}
			                & dev\_rxen\_data\_sub & dev\_rxen\_config    & 0                      \\
			\cline{2-4}
			                & dev\_txen\_data\_sub & dev\_txen\_config    & 0                      \\
			\cline{2-4}
			                & dev\_data\_clk       & dev\_data\_adc       & 2                      \\
			\hline
			\multirow{2}{*}{ad9361\_adc\_sub}& dev\_data\_clk       & dev\_data\_clk       & 0                      \\
			\cline{2-4}
			                & dev\_data\_from\_pins& dev\_data\_adc       & 0                      \\
			\hline
			\multirow{2}{*}{ad9361\_dac\_sub}& dev\_data\_clk       & dev\_data\_clk       & 1                      \\
			\cline{2-4}
			                & dev\_data\_to\_pins  & dev\_data\_adc       & 0                      \\
			\hline
		\end{tabular}
	\end{scriptsize}

\end{landscape}

\section*{Control Timing and Signals}
Because this worker does not include a control plane and serves purely as an IC pin buffering and routing mechanism, there are no latency or clock domain considerations. For considerations specific to the RX/TX data paths, see the supports-connected device worker data sheets for  ad9361\_adc\_sub.hdl\cite{adc_comp_datasheet} and ad9361\_dac\_sub.hdl\cite{dac_comp_datasheet}.

\begin{landscape}
\section*{Performance and Resource Utilization}
\section*{Worker Configuration Parameters}
\subsubsection*{\comp.hdl}
%\input{../../\ecomp.hdl/configurations.inc}
\subsubsection*{\comp.hdl}
Because every possible parameter property combination of this worker has no control plane and no registered data paths, no registers or LUTS are used and the Fmax measurement does not exist. \\
%\input{../../\ecomp.hdl/utilization.inc}
\end{landscape}

\section*{Test and Verification}
The test outlined in \cite{dac_comp_datasheet} includes validation of this worker's functionality (for LVDS mode and CMOS Single Port Full Duplex DDR mode).

  \begin{thebibliography}{1}

\bibitem{ad9361} AD9361 Datasheet and Product Info \\
\url{http://www.analog.com/en/products/rf-microwave/integrated-transceivers-transmitters-receivers/wideband}
  \bibitem{adi_ug570} AD9361 Reference Manual UG-570\\
  AD9361\_Reference\_Manual\_UG-570.pdf
 \bibitem{adc_comp_datasheet} AD9361 ADC Component Data Sheet \\
 \githubioURL{assets/AD9361_ADC.pdf}
 \bibitem{dac_comp_datasheet} AD9361 DAC Component Data Sheet \\
 \githubioURL{assets/AD9361_DAC.pdf}

  \end{thebibliography}
\end{document}
