DelayAndSum_mul_20ns_25ns_44_1_1
DelayAndSum_mul_50s_19s_67_2_1
DelayAndSum_mul_67s_32s_85_3_1
DelayAndSum_sparsemux_9_3_19_1_1
DelayAndSum_mul_18ns_24ns_41_1_1
DelayAndSum_sparsemux_9_3_15_1_1
DelayAndSum_mul_16s_16s_32_1_1
DelayAndSum_mac_muladd_20ns_3ns_22ns_22_4_1
DelayAndSum_mac_muladd_18ns_4ns_20ns_20_4_1
DelayAndSum_mac_muladd_16s_16s_32s_33_4_1
DelayAndSum_mac_mulsub_16s_16s_32s_32_4_1
DelayAndSum_mac_muladd_16s_16s_33s_33_4_1
DelayAndSum_mac_muladd_16s_16s_33s_34_4_1
DelayAndSum_mac_mulsub_16s_16s_33s_33_4_1
DelayAndSum_mac_muladd_16s_16s_34s_34_4_1
DelayAndSum_mac_mulsub_16s_16s_34s_34_4_1
DelayAndSum_frp_fifoout
DelayAndSum_control_s_axi
DelayAndSum_frp_pipeline_valid
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum_regslice_both
DelayAndSum
