{
  "Top": "compute_row_operations",
  "RtlTop": "compute_row_operations",
  "RtlPrefix": "",
  "RtlSubPrefix": "compute_row_operations_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "L": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "L_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "L_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "non_zero": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<1> const *",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "non_zero_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "non_zero_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "syndrome": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<1>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "syndrome_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "syndrome_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "size_checks": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "size_checks",
          "usage": "data",
          "direction": "in"
        }]
    },
    "size_vnode": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "size_vnode",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_export -format=rtl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "compute_row_operations"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "215 ~ 246",
    "Latency": "214"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "compute_row_operations",
    "Version": "1.0",
    "DisplayName": "Compute_row_operations",
    "Revision": "2114210017",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_compute_row_operations_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/compute_row_operations.cpp",
      "..\/..\/..\/compute_row_operations.h"
    ],
    "TestBench": [
      "..\/..\/..\/compute_row_operations_tb.cpp",
      "..\/..\/..\/input_row_ops.txt"
    ],
    "Vhdl": [
      "impl\/vhdl\/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.vhd",
      "impl\/vhdl\/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.vhd",
      "impl\/vhdl\/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_31_5.vhd",
      "impl\/vhdl\/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_37_6.vhd",
      "impl\/vhdl\/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.vhd",
      "impl\/vhdl\/compute_row_operations_control_s_axi.vhd",
      "impl\/vhdl\/compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/compute_row_operations_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/compute_row_operations_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/compute_row_operations_gmem0_m_axi.vhd",
      "impl\/vhdl\/compute_row_operations_gmem1_m_axi.vhd",
      "impl\/vhdl\/compute_row_operations_gmem2_m_axi.vhd",
      "impl\/vhdl\/compute_row_operations_L_cache_6_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/compute_row_operations_L_cache_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/compute_row_operations_non_zero_cache_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/compute_row_operations_sparsemux_7_2_1_1_1.vhd",
      "impl\/vhdl\/compute_row_operations_sparsemux_7_2_32_1_1.vhd",
      "impl\/vhdl\/compute_row_operations_sparsemux_21_4_32_1_1.vhd",
      "impl\/vhdl\/compute_row_operations_sparsemux_21_9_1_1_1.vhd",
      "impl\/vhdl\/compute_row_operations_sparsemux_21_9_5_1_1.vhd",
      "impl\/vhdl\/compute_row_operations_sparsemux_21_9_32_1_1.vhd",
      "impl\/vhdl\/compute_row_operations_uitofp_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/compute_row_operations.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2.v",
      "impl\/verilog\/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4.v",
      "impl\/verilog\/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_31_5.v",
      "impl\/verilog\/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_37_6.v",
      "impl\/verilog\/compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10.v",
      "impl\/verilog\/compute_row_operations_control_s_axi.v",
      "impl\/verilog\/compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/compute_row_operations_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/compute_row_operations_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/compute_row_operations_gmem0_m_axi.v",
      "impl\/verilog\/compute_row_operations_gmem1_m_axi.v",
      "impl\/verilog\/compute_row_operations_gmem2_m_axi.v",
      "impl\/verilog\/compute_row_operations_L_cache_6_RAM_AUTO_1R1W.v",
      "impl\/verilog\/compute_row_operations_L_cache_RAM_AUTO_1R1W.v",
      "impl\/verilog\/compute_row_operations_non_zero_cache_RAM_AUTO_1R1W.v",
      "impl\/verilog\/compute_row_operations_sparsemux_7_2_1_1_1.v",
      "impl\/verilog\/compute_row_operations_sparsemux_7_2_32_1_1.v",
      "impl\/verilog\/compute_row_operations_sparsemux_21_4_32_1_1.v",
      "impl\/verilog\/compute_row_operations_sparsemux_21_9_1_1_1.v",
      "impl\/verilog\/compute_row_operations_sparsemux_21_9_5_1_1.v",
      "impl\/verilog\/compute_row_operations_sparsemux_21_9_32_1_1.v",
      "impl\/verilog\/compute_row_operations_uitofp_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/compute_row_operations.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/compute_row_operations_v1_0\/data\/compute_row_operations.mdd",
      "impl\/misc\/drivers\/compute_row_operations_v1_0\/data\/compute_row_operations.tcl",
      "impl\/misc\/drivers\/compute_row_operations_v1_0\/data\/compute_row_operations.yaml",
      "impl\/misc\/drivers\/compute_row_operations_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/compute_row_operations_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/compute_row_operations_v1_0\/src\/xcompute_row_operations.c",
      "impl\/misc\/drivers\/compute_row_operations_v1_0\/src\/xcompute_row_operations.h",
      "impl\/misc\/drivers\/compute_row_operations_v1_0\/src\/xcompute_row_operations_hw.h",
      "impl\/misc\/drivers\/compute_row_operations_v1_0\/src\/xcompute_row_operations_linux.c",
      "impl\/misc\/drivers\/compute_row_operations_v1_0\/src\/xcompute_row_operations_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/compute_row_operations_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/compute_row_operations_uitofp_32ns_32_4_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/compute_row_operations.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "compute_row_operations_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name compute_row_operations_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "compute_row_operations_uitofp_32ns_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name compute_row_operations_uitofp_32ns_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "L_1",
          "access": "W",
          "description": "Data signal of L",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "L",
              "access": "W",
              "description": "Bit 31 to 0 of L"
            }]
        },
        {
          "offset": "0x14",
          "name": "L_2",
          "access": "W",
          "description": "Data signal of L",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "L",
              "access": "W",
              "description": "Bit 63 to 32 of L"
            }]
        },
        {
          "offset": "0x1c",
          "name": "non_zero_1",
          "access": "W",
          "description": "Data signal of non_zero",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "non_zero",
              "access": "W",
              "description": "Bit 31 to 0 of non_zero"
            }]
        },
        {
          "offset": "0x20",
          "name": "non_zero_2",
          "access": "W",
          "description": "Data signal of non_zero",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "non_zero",
              "access": "W",
              "description": "Bit 63 to 32 of non_zero"
            }]
        },
        {
          "offset": "0x28",
          "name": "syndrome_1",
          "access": "W",
          "description": "Data signal of syndrome",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "syndrome",
              "access": "W",
              "description": "Bit 31 to 0 of syndrome"
            }]
        },
        {
          "offset": "0x2c",
          "name": "syndrome_2",
          "access": "W",
          "description": "Data signal of syndrome",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "syndrome",
              "access": "W",
              "description": "Bit 63 to 32 of syndrome"
            }]
        },
        {
          "offset": "0x34",
          "name": "size_checks",
          "access": "W",
          "description": "Data signal of size_checks",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size_checks",
              "access": "W",
              "description": "Bit 31 to 0 of size_checks"
            }]
        },
        {
          "offset": "0x3c",
          "name": "size_vnode",
          "access": "W",
          "description": "Data signal of size_vnode",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size_vnode",
              "access": "W",
              "description": "Bit 31 to 0 of size_vnode"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "L"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "non_zero"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "syndrome"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "size_checks"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "size_vnode"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "L"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "64",
          "argName": "L"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "non_zero"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "16",
          "argName": "non_zero"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "syndrome"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "1",
          "final_bitwidth": "8",
          "argName": "syndrome"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "compute_row_operations",
      "BindInstances": "L_cache_U L_cache_1_U L_cache_2_U L_cache_3_U L_cache_4_U L_cache_5_U L_cache_6_U L_cache_7_U L_cache_8_U L_cache_9_U non_zero_cache_U non_zero_cache_1_U non_zero_cache_2_U non_zero_cache_3_U non_zero_cache_4_U non_zero_cache_5_U non_zero_cache_6_U non_zero_cache_7_U non_zero_cache_8_U non_zero_cache_9_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U",
      "Instances": [
        {
          "ModuleName": "compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2",
          "InstanceName": "grp_compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2_fu_261",
          "BindInstances": "icmp_ln15_fu_291_p2 add_ln15_fu_297_p2 icmp_ln17_fu_306_p2 select_ln15_fu_312_p3 select_ln15_1_fu_374_p3 add_ln15_1_fu_381_p2 select_ln15_2_fu_387_p3 add_ln17_fu_346_p2"
        },
        {
          "ModuleName": "compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4",
          "InstanceName": "grp_compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4_fu_278",
          "BindInstances": "icmp_ln23_fu_293_p2 add_ln23_fu_299_p2 icmp_ln25_fu_308_p2 select_ln23_fu_314_p3 select_ln23_1_fu_376_p3 add_ln23_1_fu_383_p2 select_ln23_2_fu_389_p3 add_ln25_fu_348_p2"
        },
        {
          "ModuleName": "compute_row_operations_Pipeline_VITIS_LOOP_31_5",
          "InstanceName": "grp_compute_row_operations_Pipeline_VITIS_LOOP_31_5_fu_295",
          "BindInstances": "icmp_ln31_fu_110_p2 add_ln31_fu_116_p2"
        },
        {
          "ModuleName": "compute_row_operations_Pipeline_VITIS_LOOP_37_6",
          "InstanceName": "grp_compute_row_operations_Pipeline_VITIS_LOOP_37_6_fu_305",
          "BindInstances": "cmp61_9_fu_963_p2 cmp61_8_fu_969_p2 cmp61_7_fu_975_p2 cmp61_6_fu_981_p2 cmp61_5_fu_987_p2 cmp61_4_fu_993_p2 cmp61_3_fu_999_p2 cmp61_2_fu_1005_p2 cmp61_1_fu_1011_p2 cmp61_fu_1017_p2 icmp_ln37_fu_1031_p2 add_ln37_fu_1037_p2 icmp_ln38_fu_1062_p2 icmp_ln55_fu_1104_p2 icmp_ln55_1_fu_1110_p2 or_ln55_fu_1165_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U58 and_ln55_fu_1169_p2 and_ln54_fu_1174_p2 fpext_32ns_64_2_no_dsp_1_U53 sign_minpos_fu_1511_p2 min1_20_fu_1192_p3 minpos_fu_3229_p2 minpos_10_fu_3682_p2 icmp_ln55_2_fu_1147_p2 icmp_ln55_3_fu_1153_p2 or_ln55_1_fu_1159_p2 icmp_ln55_4_fu_1265_p2 icmp_ln55_5_fu_1271_p2 or_ln55_2_fu_1277_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U58 and_ln55_1_fu_1283_p2 fpext_32ns_64_2_no_dsp_1_U54 fcmp_32ns_32ns_1_2_no_dsp_1_U59 and_ln60_fu_1288_p2 min2_3_fu_1325_p6 and_ln55_2_fu_1299_p2 and_ln55_3_fu_1305_p2 sign_minpos_2_fu_3242_p3 xor_ln54_fu_1311_p2 sparsemux_7_2_32_1_1_U72 min2_fu_1345_p3 sext_ln661_1_fu_3247_p3 empty_fu_3254_p2 minpos_1_fu_3259_p3 row_sign_1_fu_1352_p2 icmp_ln55_6_fu_1387_p2 icmp_ln55_7_fu_1393_p2 or_ln55_3_fu_1399_p2 icmp_ln55_8_fu_1532_p2 icmp_ln55_9_fu_1538_p2 or_ln55_4_fu_1544_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U60 fpext_32ns_64_2_no_dsp_1_U55 icmp_ln60_fu_1567_p2 icmp_ln60_1_fu_1573_p2 or_ln60_fu_1579_p2 and_ln60_1_fu_1585_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U61 and_ln60_2_fu_1590_p2 min2_7_fu_1631_p6 and_ln55_5_fu_1602_p2 and_ln55_4_fu_1607_p2 and_ln55_6_fu_1612_p2 sign_minpos_4_fu_3275_p3 xor_ln54_1_fu_1618_p2 sparsemux_7_2_32_1_1_U73 min1_21_fu_1650_p3 minpos_2_fu_3281_p3 row_sign_2_fu_1405_p2 icmp_ln55_10_fu_1688_p2 icmp_ln55_11_fu_1694_p2 or_ln55_5_fu_1700_p2 icmp_ln55_12_fu_2024_p2 icmp_ln55_13_fu_2030_p2 or_ln55_6_fu_2036_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U59 fpext_32ns_64_2_no_dsp_1_U56 icmp_ln60_2_fu_2059_p2 icmp_ln60_3_fu_2065_p2 or_ln60_1_fu_2071_p2 and_ln60_3_fu_2077_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U60 and_ln60_4_fu_2082_p2 min2_11_fu_2123_p6 and_ln55_8_fu_2094_p2 and_ln55_7_fu_2099_p2 and_ln55_9_fu_2104_p2 sign_minpos_6_fu_3292_p3 xor_ln54_2_fu_2110_p2 sparsemux_7_2_32_1_1_U77 min1_22_fu_2142_p3 minpos_3_fu_3298_p3 row_sign_3_fu_1410_p2 icmp_ln55_14_fu_2180_p2 icmp_ln55_15_fu_2186_p2 or_ln55_7_fu_2192_p2 icmp_ln55_16_fu_2275_p2 icmp_ln55_17_fu_2281_p2 or_ln55_8_fu_2287_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U62 fpext_32ns_64_2_no_dsp_1_U57 icmp_ln60_4_fu_2310_p2 icmp_ln60_5_fu_2316_p2 or_ln60_2_fu_2322_p2 and_ln60_5_fu_2328_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U63 and_ln60_6_fu_2333_p2 min2_15_fu_2374_p6 and_ln55_11_fu_2345_p2 and_ln55_10_fu_2350_p2 and_ln55_12_fu_2355_p2 sign_minpos_8_fu_3313_p3 xor_ln54_3_fu_2361_p2 sparsemux_7_2_32_1_1_U78 min1_23_fu_2393_p3 minpos_4_fu_3319_p3 row_sign_4_fu_1415_p2 icmp_ln55_18_fu_2431_p2 icmp_ln55_19_fu_2437_p2 or_ln55_9_fu_2443_p2 icmp_ln55_20_fu_2466_p2 icmp_ln55_21_fu_2472_p2 or_ln55_10_fu_2478_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U61 fpext_32ns_64_2_no_dsp_1_U53 icmp_ln60_6_fu_2501_p2 icmp_ln60_7_fu_2507_p2 or_ln60_3_fu_2513_p2 and_ln60_7_fu_2519_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U62 and_ln60_8_fu_2524_p2 min2_19_fu_2565_p6 and_ln55_14_fu_2536_p2 and_ln55_13_fu_2541_p2 and_ln55_15_fu_2546_p2 sign_minpos_10_fu_3330_p3 xor_ln54_4_fu_2552_p2 sparsemux_7_2_32_1_1_U79 min1_24_fu_2584_p3 minpos_5_fu_3336_p3 row_sign_5_fu_1432_p2 icmp_ln55_22_fu_2622_p2 icmp_ln55_23_fu_2628_p2 or_ln55_11_fu_2634_p2 icmp_ln55_24_fu_2657_p2 icmp_ln55_25_fu_2663_p2 or_ln55_12_fu_2669_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U64 fpext_32ns_64_2_no_dsp_1_U54 icmp_ln60_8_fu_2692_p2 icmp_ln60_9_fu_2698_p2 or_ln60_4_fu_2704_p2 and_ln60_9_fu_2710_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U65 and_ln60_10_fu_2715_p2 min2_23_fu_2756_p6 and_ln55_17_fu_2727_p2 and_ln55_16_fu_2732_p2 and_ln55_18_fu_2737_p2 sign_minpos_12_fu_3347_p3 xor_ln54_5_fu_2743_p2 sparsemux_7_2_32_1_1_U80 min1_25_fu_2775_p3 minpos_6_fu_3353_p3 row_sign_6_fu_1450_p2 icmp_ln55_26_fu_2813_p2 icmp_ln55_27_fu_2819_p2 or_ln55_13_fu_2825_p2 icmp_ln55_28_fu_2848_p2 icmp_ln55_29_fu_2854_p2 or_ln55_14_fu_2860_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U63 fpext_32ns_64_2_no_dsp_1_U55 icmp_ln60_10_fu_2883_p2 icmp_ln60_11_fu_2889_p2 or_ln60_5_fu_2895_p2 and_ln60_11_fu_2901_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U64 and_ln60_12_fu_2906_p2 min2_27_fu_2947_p6 and_ln55_20_fu_2918_p2 and_ln55_19_fu_2923_p2 and_ln55_21_fu_2928_p2 sign_minpos_14_fu_3364_p3 xor_ln54_6_fu_2934_p2 sparsemux_7_2_32_1_1_U81 min1_26_fu_2966_p3 minpos_7_fu_3370_p3 row_sign_7_fu_1706_p2 icmp_ln55_30_fu_3004_p2 icmp_ln55_31_fu_3010_p2 or_ln55_15_fu_3016_p2 icmp_ln55_32_fu_3039_p2 icmp_ln55_33_fu_3045_p2 or_ln55_16_fu_3051_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U66 fpext_32ns_64_2_no_dsp_1_U56 icmp_ln60_12_fu_3074_p2 icmp_ln60_13_fu_3080_p2 or_ln60_6_fu_3086_p2 and_ln60_13_fu_3092_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U67 and_ln60_14_fu_3097_p2 min2_31_fu_3138_p6 and_ln55_23_fu_3109_p2 and_ln55_22_fu_3114_p2 and_ln55_24_fu_3119_p2 sign_minpos_16_fu_3381_p3 xor_ln54_7_fu_3125_p2 sparsemux_7_2_32_1_1_U82 min1_27_fu_3157_p3 minpos_8_fu_3387_p3 row_sign_8_fu_1710_p2 icmp_ln55_34_fu_3195_p2 icmp_ln55_35_fu_3201_p2 or_ln55_17_fu_3207_p2 icmp_ln55_36_fu_3411_p2 icmp_ln55_37_fu_3417_p2 or_ln55_18_fu_3423_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U65 fpext_32ns_64_2_no_dsp_1_U57 icmp_ln60_14_fu_3446_p2 icmp_ln60_15_fu_3452_p2 or_ln60_7_fu_3458_p2 and_ln60_15_fu_3464_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U66 and_ln60_16_fu_3469_p2 min2_35_fu_3517_p6 and_ln55_26_fu_3481_p2 and_ln55_25_fu_3486_p2 and_ln55_27_fu_3491_p2 sign_minpos_19_fu_3549_p20 xor_ln54_8_fu_3504_p2 sparsemux_7_2_32_1_1_U84 min1_19_fu_3644_p20 minpos_10_fu_3682_p20 row_sign_10_fu_1838_p20 sel_tmp90_fu_1720_p2 sel_tmp91_fu_1725_p2 sel_tmp94_demorgan_fu_1492_p2 sel_tmp94_fu_1730_p2 sel_tmp95_fu_1735_p2 sel_tmp100_demorgan_fu_1496_p2 sel_tmp100_fu_1740_p2 sel_tmp101_fu_1745_p2 sel_tmp108_demorgan_fu_1501_p2 sel_tmp108_fu_1750_p2 sel_tmp109_fu_1755_p2 sel_tmp118_demorgan_fu_1506_p2 sel_tmp118_fu_1760_p2 sel_tmp119_fu_1765_p2 sel_tmp130_demorgan_fu_1770_p2 sel_tmp130_fu_1774_p2 sel_tmp131_fu_1780_p2 sel_tmp144_demorgan_fu_1785_p2 sel_tmp144_fu_1790_p2 sel_tmp145_fu_1796_p2 sel_tmp160_demorgan_fu_1801_p2 sel_tmp160_fu_1806_p2 sel_tmp161_fu_1812_p2 sparsemux_21_9_1_1_1_U85 sparsemux_21_9_1_1_1_U74 sparsemux_21_9_32_1_1_U86 sparsemux_21_9_32_1_1_U87 sparsemux_21_9_5_1_1_U88 sparsemux_7_2_1_1_1_U68 xor_ln77_fu_1879_p2 xor_ln77_1_fu_1884_p2 uitofp_32ns_32_4_no_dsp_1_U47 fmul_32ns_32ns_32_3_max_dsp_1_U36 fsub_32ns_32ns_32_4_full_dsp_1_U30 fmul_32ns_32ns_32_3_max_dsp_1_U40 sparsemux_7_2_1_1_1_U69 xor_ln77_2_fu_1895_p2 xor_ln77_3_fu_1900_p2 uitofp_32ns_32_4_no_dsp_1_U48 fmul_32ns_32ns_32_3_max_dsp_1_U37 fsub_32ns_32ns_32_4_full_dsp_1_U31 fmul_32ns_32ns_32_3_max_dsp_1_U41 sparsemux_7_2_1_1_1_U70 xor_ln77_4_fu_1911_p2 xor_ln77_5_fu_1916_p2 uitofp_32ns_32_4_no_dsp_1_U49 fmul_32ns_32ns_32_3_max_dsp_1_U38 fsub_32ns_32ns_32_4_full_dsp_1_U32 fmul_32ns_32ns_32_3_max_dsp_1_U42 sparsemux_7_2_1_1_1_U71 xor_ln77_6_fu_1927_p2 xor_ln77_7_fu_1932_p2 uitofp_32ns_32_4_no_dsp_1_U50 fmul_32ns_32ns_32_3_max_dsp_1_U39 fsub_32ns_32ns_32_4_full_dsp_1_U33 fmul_32ns_32ns_32_3_max_dsp_1_U43 sparsemux_7_2_1_1_1_U75 xor_ln77_8_fu_1959_p2 xor_ln77_9_fu_1964_p2 uitofp_32ns_32_4_no_dsp_1_U51 fmul_32ns_32ns_32_3_max_dsp_1_U40 fsub_32ns_32ns_32_4_full_dsp_1_U34 fmul_32ns_32ns_32_3_max_dsp_1_U44 sparsemux_7_2_1_1_1_U76 xor_ln77_10_fu_1991_p2 xor_ln77_11_fu_1996_p2 uitofp_32ns_32_4_no_dsp_1_U52 fmul_32ns_32ns_32_3_max_dsp_1_U41 fsub_32ns_32ns_32_4_full_dsp_1_U35 fmul_32ns_32ns_32_3_max_dsp_1_U45 sparsemux_7_2_1_1_1_U68 xor_ln77_12_fu_2198_p2 xor_ln77_13_fu_2203_p2 uitofp_32ns_32_4_no_dsp_1_U47 fmul_32ns_32ns_32_3_max_dsp_1_U36 fsub_32ns_32ns_32_4_full_dsp_1_U30 fmul_32ns_32ns_32_3_max_dsp_1_U42 sparsemux_7_2_1_1_1_U69 xor_ln77_14_fu_2213_p2 xor_ln77_15_fu_2218_p2 uitofp_32ns_32_4_no_dsp_1_U48 fmul_32ns_32ns_32_3_max_dsp_1_U37 fsub_32ns_32ns_32_4_full_dsp_1_U31 fmul_32ns_32ns_32_3_max_dsp_1_U43 sparsemux_7_2_1_1_1_U70 xor_ln77_16_fu_2228_p2 xor_ln77_17_fu_2233_p2 uitofp_32ns_32_4_no_dsp_1_U49 fmul_32ns_32ns_32_3_max_dsp_1_U38 fsub_32ns_32ns_32_4_full_dsp_1_U32 fmul_32ns_32ns_32_3_max_dsp_1_U44 sparsemux_7_2_1_1_1_U71 xor_ln77_18_fu_2243_p2 xor_ln77_19_fu_2248_p2 uitofp_32ns_32_4_no_dsp_1_U50 fmul_32ns_32ns_32_3_max_dsp_1_U39 fsub_32ns_32ns_32_4_full_dsp_1_U33 fmul_32ns_32ns_32_3_max_dsp_1_U45 sparsemux_7_2_1_1_1_U83 xor_ln85_fu_3739_p2 xor_ln85_1_fu_3744_p2 uitofp_32ns_32_4_no_dsp_1_U51 fmul_32ns_32ns_32_3_max_dsp_1_U46 fsub_32ns_32ns_32_4_full_dsp_1_U34 fmul_32ns_32ns_32_3_max_dsp_1_U46"
        },
        {
          "ModuleName": "compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10",
          "InstanceName": "grp_compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10_fu_336",
          "BindInstances": "icmp_ln87_fu_329_p2 add_ln87_fu_335_p2 icmp_ln89_fu_347_p2 select_ln87_fu_353_p3 select_ln87_1_fu_469_p3 add_ln87_1_fu_361_p2 select_ln87_2_fu_367_p3 first_iter_2_fu_375_p2 sparsemux_21_4_32_1_1_U124 add_ln89_fu_395_p2 select_ln89_fu_568_p3"
        }
      ]
    },
    "Info": {
      "compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_row_operations_Pipeline_VITIS_LOOP_31_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_row_operations_Pipeline_VITIS_LOOP_37_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_row_operations": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "31",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_15_1_VITIS_LOOP_17_2",
            "TripCount": "30",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "126",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "198",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "compute_row_operations_Pipeline_VITIS_LOOP_23_3_VITIS_LOOP_25_4": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "31",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_23_3_VITIS_LOOP_25_4",
            "TripCount": "30",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "54",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "174",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "compute_row_operations_Pipeline_VITIS_LOOP_31_5": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_31_5",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "67",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "compute_row_operations_Pipeline_VITIS_LOOP_37_6": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "29",
          "LatencyWorst": "33",
          "PipelineIIMin": "1",
          "PipelineIIMax": "8",
          "PipelineII": "1 ~ 8",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.115"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_37_6",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "31",
            "Latency": "0 ~ 31",
            "PipelineII": "2",
            "PipelineDepth": "28"
          }],
        "Area": {
          "DSP": "45",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "10015",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "9019",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "compute_row_operations_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_89_10": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "31",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_87_9_VITIS_LOOP_89_10",
            "TripCount": "30",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "446",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "289",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "compute_row_operations": {
        "Latency": {
          "LatencyBest": "214",
          "LatencyAvg": "241",
          "LatencyWorst": "245",
          "PipelineIIMin": "215",
          "PipelineIIMax": "246",
          "PipelineII": "215 ~ 246",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "DSP": "45",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "14321",
          "AVAIL_FF": "460800",
          "UTIL_FF": "3",
          "LUT": "14958",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-08-10 20:37:57 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
