// Seed: 3260519082
module module_0 (
    output tri1 id_0,
    output tri  id_1
);
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output wor  id_0,
    input  wand id_1
);
  wire id_3;
  supply1 id_4 = 1;
  `define pp_5 0
  case ("")
    1: begin
      wire id_6;
      assign id_0 = 0;
      wire id_7;
    end
    default:
    wire id_8;
  endcase
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  wire id_20;
  module_0(
      id_0, id_0
  );
  wire id_21;
  wire id_22;
endmodule
