#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f851e612110 .scope module, "read_registers_tb" "read_registers_tb" 2 79;
 .timescale -9 -9;
v0x7f851e622970_0 .var "RegDst", 0 0;
v0x7f851e622a00_0 .var "RegRead", 0 0;
v0x7f851e622a90_0 .var "RegWrite", 0 0;
v0x7f851e622b20_0 .var "clk", 0 0;
v0x7f851e622bd0_0 .var "opcode", 5 0;
v0x7f851e622ca0_0 .var "rd", 4 0;
v0x7f851e622d50_0 .net "read_data_1", 31 0, v0x7f851e6223f0_0;  1 drivers
v0x7f851e622e00_0 .net "read_data_2", 31 0, v0x7f851e6224a0_0;  1 drivers
v0x7f851e622eb0_0 .var "rs", 4 0;
v0x7f851e622fe0_0 .var "rt", 4 0;
v0x7f851e623070_0 .var "write_data", 31 0;
S_0x7f851e612270 .scope module, "testerboi" "read_registers" 2 86, 2 5 0, S_0x7f851e612110;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "read_data_1"
    .port_info 1 /OUTPUT 32 "read_data_2"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 5 "rs"
    .port_info 4 /INPUT 5 "rt"
    .port_info 5 /INPUT 5 "rd"
    .port_info 6 /INPUT 6 "opcode"
    .port_info 7 /INPUT 1 "RegRead"
    .port_info 8 /INPUT 1 "RegWrite"
    .port_info 9 /INPUT 1 "RegDst"
    .port_info 10 /INPUT 1 "clk"
v0x7f851e6124e0_0 .net "RegDst", 0 0, v0x7f851e622970_0;  1 drivers
v0x7f851e622080_0 .net "RegRead", 0 0, v0x7f851e622a00_0;  1 drivers
v0x7f851e622120_0 .net "RegWrite", 0 0, v0x7f851e622a90_0;  1 drivers
v0x7f851e6221b0_0 .net "clk", 0 0, v0x7f851e622b20_0;  1 drivers
v0x7f851e622250_0 .net "opcode", 5 0, v0x7f851e622bd0_0;  1 drivers
v0x7f851e622340_0 .net "rd", 4 0, v0x7f851e622ca0_0;  1 drivers
v0x7f851e6223f0_0 .var "read_data_1", 31 0;
v0x7f851e6224a0_0 .var "read_data_2", 31 0;
v0x7f851e622550 .array "registers", 0 31, 31 0;
v0x7f851e622660_0 .net "rs", 4 0, v0x7f851e622eb0_0;  1 drivers
v0x7f851e622700_0 .net "rt", 4 0, v0x7f851e622fe0_0;  1 drivers
v0x7f851e6227b0_0 .net "write_data", 31 0, v0x7f851e623070_0;  1 drivers
E_0x7f851e601780 .event edge, v0x7f851e622700_0, v0x7f851e622660_0;
E_0x7f851e606490 .event edge, v0x7f851e6227b0_0;
    .scope S_0x7f851e612270;
T_0 ;
    %vpi_call 2 18 "$readmemb", "registers.mem", v0x7f851e622550 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f851e622550, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7f851e612270;
T_1 ;
    %wait E_0x7f851e606490;
    %load/vec4 v0x7f851e622120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f851e6223f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f851e6224a0_0, 0, 32;
    %load/vec4 v0x7f851e6124e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f851e622250_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f851e6227b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f851e622340_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f851e622550, 0, 4;
T_1.4 ;
    %load/vec4 v0x7f851e622250_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f851e6227b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f851e622340_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f851e622550, 0, 4;
T_1.6 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f851e622250_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f851e6227b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f851e622700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f851e622550, 0, 4;
T_1.8 ;
    %load/vec4 v0x7f851e622250_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f851e6227b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f851e622700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f851e622550, 0, 4;
T_1.10 ;
T_1.3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f851e622550, 4, 0;
    %vpi_call 2 60 "$writememb", "registers.mem", v0x7f851e622550 {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f851e612270;
T_2 ;
    %wait E_0x7f851e601780;
    %load/vec4 v0x7f851e622660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f851e622550, 4;
    %store/vec4 v0x7f851e6223f0_0, 0, 32;
    %load/vec4 v0x7f851e622700_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f851e622550, 4;
    %store/vec4 v0x7f851e6224a0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f851e612270;
T_3 ;
    %vpi_call 2 74 "$monitor", "opcode : %6b, read_data_1 : %32b, read_data_2 : %32b, write_data : %32b, rs : %5b, rt : %5b, rd : %5b, RegRead : %1b, RegWrite : %1b, RegDst : %1b\012", v0x7f851e622250_0, v0x7f851e6223f0_0, v0x7f851e6224a0_0, v0x7f851e6227b0_0, v0x7f851e622660_0, v0x7f851e622700_0, v0x7f851e622340_0, v0x7f851e622080_0, v0x7f851e622120_0, v0x7f851e6124e0_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7f851e612110;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f851e622a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f851e622a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f851e622970_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f851e622eb0_0, 0, 5;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7f851e622fe0_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x7f851e622ca0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f851e622a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f851e622a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f851e622970_0, 0, 1;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x7f851e622bd0_0, 0, 6;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x7f851e622ca0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f851e622970_0, 0, 1;
    %pushi/vec4 5550123, 0, 32;
    %store/vec4 v0x7f851e623070_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f851e622fe0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f851e622970_0, 0, 1;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x7f851e622bd0_0, 0, 6;
    %pushi/vec4 5550123, 0, 32;
    %store/vec4 v0x7f851e623070_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x7f851e622bd0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f851e622a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f851e622a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f851e622970_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f851e622eb0_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x7f851e622fe0_0, 0, 5;
    %delay 10, 0;
    %end;
    .thread T_4;
    .scope S_0x7f851e612110;
T_5 ;
    %vpi_call 2 141 "$dumpfile", "read_registers.vcd" {0 0 0};
    %vpi_call 2 142 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f851e612110 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Read_Registers.v";
