Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 18 16:16:43 2025
| Host         : DESKTOP-7OC3ATR running 64-bit major release  (build 9200)
| Command      : report_methodology -file mac_methodology_drc_routed.rpt -pb mac_methodology_drc_routed.pb -rpx mac_methodology_drc_routed.rpx
| Design       : mac
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 51
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 51         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on A[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on A[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on A[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on A[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on A[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on A[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on A[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on A[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on A[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on A[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on A[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on A[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on A[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on A[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on A[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on A[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on B[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on B[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on B[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on B[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on B[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on B[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on B[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on B[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on B[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on B[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on B[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on B[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on B[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on B[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on B[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on B[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on S[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on S[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on S[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on S[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on S[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on S[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on S[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on S[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on S[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on S[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on S[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on S[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on S[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on S[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on S[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on S[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on ready_mac relative to clock(s) sys_clk_pin
Related violations: <none>


