
*** Running vivado
    with args -log converter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source converter.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source converter.tcl -notrace
Command: link_design -top converter -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/constrs_1/imports/lab3/converter.XDC]
Finished Parsing XDC File [/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.srcs/constrs_1/imports/lab3/converter.XDC]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 1652.383 ; gain = 344.242 ; free physical = 11032 ; free virtual = 22833
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1720.406 ; gain = 68.023 ; free physical = 11030 ; free virtual = 22831

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11d9440c1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 2165.910 ; gain = 445.504 ; free physical = 10607 ; free virtual = 22408

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11d9440c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2165.910 ; gain = 0.000 ; free physical = 10646 ; free virtual = 22447
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11d9440c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2165.910 ; gain = 0.000 ; free physical = 10646 ; free virtual = 22447
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11d9440c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2165.910 ; gain = 0.000 ; free physical = 10646 ; free virtual = 22447
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11d9440c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2165.910 ; gain = 0.000 ; free physical = 10646 ; free virtual = 22447
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11d9440c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2165.910 ; gain = 0.000 ; free physical = 10646 ; free virtual = 22447
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11d9440c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2165.910 ; gain = 0.000 ; free physical = 10646 ; free virtual = 22447
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2165.910 ; gain = 0.000 ; free physical = 10646 ; free virtual = 22447
Ending Logic Optimization Task | Checksum: 11d9440c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2165.910 ; gain = 0.000 ; free physical = 10646 ; free virtual = 22447

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11d9440c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2165.910 ; gain = 0.000 ; free physical = 10646 ; free virtual = 22447

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11d9440c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2165.910 ; gain = 0.000 ; free physical = 10646 ; free virtual = 22447
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2165.910 ; gain = 513.527 ; free physical = 10646 ; free virtual = 22447
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2197.926 ; gain = 0.004 ; free physical = 10643 ; free virtual = 22445
INFO: [Common 17-1381] The checkpoint '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.runs/impl_1/converter_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file converter_drc_opted.rpt -pb converter_drc_opted.pb -rpx converter_drc_opted.rpx
Command: report_drc -file converter_drc_opted.rpt -pb converter_drc_opted.pb -rpx converter_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.runs/impl_1/converter_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.961 ; gain = 0.000 ; free physical = 10608 ; free virtual = 22409
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11c8ff772

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2269.961 ; gain = 0.000 ; free physical = 10608 ; free virtual = 22409
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.961 ; gain = 0.000 ; free physical = 10608 ; free virtual = 22409

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11c8ff772

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2269.961 ; gain = 0.000 ; free physical = 10606 ; free virtual = 22407

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2185806c3

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2269.961 ; gain = 0.000 ; free physical = 10606 ; free virtual = 22407

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2185806c3

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2269.961 ; gain = 0.000 ; free physical = 10606 ; free virtual = 22407
Phase 1 Placer Initialization | Checksum: 2185806c3

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2269.961 ; gain = 0.000 ; free physical = 10606 ; free virtual = 22407

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2185806c3

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2269.961 ; gain = 0.000 ; free physical = 10604 ; free virtual = 22405
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 14fb2c4c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10587 ; free virtual = 22388

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14fb2c4c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10587 ; free virtual = 22388

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 192b94c09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10587 ; free virtual = 22388

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14fb2c4c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10586 ; free virtual = 22387

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14fb2c4c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10586 ; free virtual = 22387

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f06ae006

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10581 ; free virtual = 22382

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f06ae006

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10581 ; free virtual = 22382

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f06ae006

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10581 ; free virtual = 22382
Phase 3 Detail Placement | Checksum: f06ae006

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10581 ; free virtual = 22382

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: f06ae006

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10581 ; free virtual = 22382

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f06ae006

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10583 ; free virtual = 22384

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f06ae006

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10583 ; free virtual = 22384

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f06ae006

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10583 ; free virtual = 22384
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f06ae006

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10583 ; free virtual = 22384
Ending Placer Task | Checksum: b26d3d70

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2340.980 ; gain = 71.020 ; free physical = 10600 ; free virtual = 22401
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2340.980 ; gain = 0.000 ; free physical = 10599 ; free virtual = 22401
INFO: [Common 17-1381] The checkpoint '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.runs/impl_1/converter_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file converter_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2340.980 ; gain = 0.000 ; free physical = 10593 ; free virtual = 22394
INFO: [runtcl-4] Executing : report_utilization -file converter_utilization_placed.rpt -pb converter_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2340.980 ; gain = 0.000 ; free physical = 10599 ; free virtual = 22401
INFO: [runtcl-4] Executing : report_control_sets -verbose -file converter_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2340.980 ; gain = 0.000 ; free physical = 10599 ; free virtual = 22400
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1d1c058 ConstDB: 0 ShapeSum: b09b7d18 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16dec1c79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.984 ; gain = 50.004 ; free physical = 10425 ; free virtual = 22227
Post Restoration Checksum: NetGraph: b766b1b8 NumContArr: b6856ac1 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16dec1c79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2395.973 ; gain = 54.992 ; free physical = 10404 ; free virtual = 22206

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16dec1c79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2395.973 ; gain = 54.992 ; free physical = 10404 ; free virtual = 22206
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 4baad83e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2403.238 ; gain = 62.258 ; free physical = 10402 ; free virtual = 22203

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: bc48b3d3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2403.238 ; gain = 62.258 ; free physical = 10400 ; free virtual = 22201

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 43d69cec

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2403.238 ; gain = 62.258 ; free physical = 10400 ; free virtual = 22201
Phase 4 Rip-up And Reroute | Checksum: 43d69cec

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2403.238 ; gain = 62.258 ; free physical = 10400 ; free virtual = 22201

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 43d69cec

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2403.238 ; gain = 62.258 ; free physical = 10400 ; free virtual = 22201

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 43d69cec

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2403.238 ; gain = 62.258 ; free physical = 10400 ; free virtual = 22201
Phase 6 Post Hold Fix | Checksum: 43d69cec

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2403.238 ; gain = 62.258 ; free physical = 10400 ; free virtual = 22201

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00509205 %
  Global Horizontal Routing Utilization  = 0.00127877 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 8.10811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 43d69cec

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2404.238 ; gain = 63.258 ; free physical = 10399 ; free virtual = 22201

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 43d69cec

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2407.238 ; gain = 66.258 ; free physical = 10398 ; free virtual = 22200

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 43d69cec

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2407.238 ; gain = 66.258 ; free physical = 10398 ; free virtual = 22200
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2407.238 ; gain = 66.258 ; free physical = 10433 ; free virtual = 22234

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2407.242 ; gain = 66.262 ; free physical = 10433 ; free virtual = 22234
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2407.242 ; gain = 0.000 ; free physical = 10431 ; free virtual = 22233
INFO: [Common 17-1381] The checkpoint '/nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.runs/impl_1/converter_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file converter_drc_routed.rpt -pb converter_drc_routed.pb -rpx converter_drc_routed.rpx
Command: report_drc -file converter_drc_routed.rpt -pb converter_drc_routed.pb -rpx converter_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.runs/impl_1/converter_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file converter_methodology_drc_routed.rpt -pb converter_methodology_drc_routed.pb -rpx converter_methodology_drc_routed.rpx
Command: report_methodology -file converter_methodology_drc_routed.rpt -pb converter_methodology_drc_routed.pb -rpx converter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /nfs/home/p/p_thibe/COEN313/Modelsim/Code/lab3/LAB3.1/LAB3.1.runs/impl_1/converter_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file converter_power_routed.rpt -pb converter_power_summary_routed.pb -rpx converter_power_routed.rpx
Command: report_power -file converter_power_routed.rpt -pb converter_power_summary_routed.pb -rpx converter_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file converter_route_status.rpt -pb converter_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file converter_timing_summary_routed.rpt -pb converter_timing_summary_routed.pb -rpx converter_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file converter_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file converter_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file converter_bus_skew_routed.rpt -pb converter_bus_skew_routed.pb -rpx converter_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force converter.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./converter.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2751.117 ; gain = 263.836 ; free physical = 10395 ; free virtual = 22204
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 14:21:30 2023...

*** Running vivado
    with args -log converter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source converter.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source converter.tcl -notrace
Command: open_checkpoint converter_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1277.117 ; gain = 0.000 ; free physical = 11219 ; free virtual = 23024
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2079.066 ; gain = 0.004 ; free physical = 10486 ; free virtual = 22291
Restored from archive | CPU: 0.220000 secs | Memory: 0.938599 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2079.066 ; gain = 0.004 ; free physical = 10486 ; free virtual = 22291
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:01:08 . Memory (MB): peak = 2079.066 ; gain = 801.953 ; free physical = 10486 ; free virtual = 22291
Command: write_bitstream -force converter.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./converter.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2550.906 ; gain = 471.840 ; free physical = 10422 ; free virtual = 22231
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 14:23:33 2023...
