{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543539856377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543539856377 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543539856408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543539856440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543539856440 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543539856674 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543539856674 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543539856943 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543539856943 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 6097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 6099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 6101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 6103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 6105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 6107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 6109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543539856943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 6111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543539856943 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543539856943 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543539856958 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543539856958 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543539856958 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543539856958 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543539856958 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543539857208 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "No exact pin location assignment(s) for 45 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543539857489 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "82 " "The Timing Analyzer is analyzing 82 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543539858223 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543539858223 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543539858223 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " "Clock target ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] of clock ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1543539858254 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~0  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~10  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~12  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~14  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~16  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~18  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~20  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~22  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~24  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~26  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~28  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~2  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~30  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~32  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~34  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~36  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~38  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~40  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~42  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~44  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~46  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~48  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~4  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~50  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~52  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~54  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~56  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~58  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~60  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~62  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~6  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~8  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[0\]~0  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[10\]~20  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[10\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[10\]~20  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[10\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[11\]~22  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[11\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[11\]~22  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[11\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[12\]~24  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[12\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[12\]~24  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[12\]~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[13\]~26  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[13\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[13\]~26  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[13\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[1\]~2  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[1\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[1\]~2  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[2\]~4  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[2\]~4  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[2\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[3\]~6  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[3\]~6  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[3\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[4\]~8  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[4\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[4\]~8  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[4\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[5\]~10  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[5\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[5\]~10  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[5\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[6\]~12  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[6\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[6\]~12  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[6\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[7\]~14  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[7\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[7\]~14  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[7\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[8\]~16  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[8\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[8\]~16  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[8\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[9\]~18  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[9\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[9\]~18  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[9\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_mult1  from: dataa\[0\]  to: dataout\[35\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_mult1  from: dataa\[0\]  to: dataout\[35\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_mult3  from: dataa\[0\]  to: dataout\[35\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_mult3  from: dataa\[0\]  to: dataout\[35\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[10\]  to: dataout\[10\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[10\]  to: dataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[11\]  to: dataout\[11\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[11\]  to: dataout\[11\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[12\]  to: dataout\[12\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[12\]  to: dataout\[12\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[13\]  to: dataout\[13\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[13\]  to: dataout\[13\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[14\]  to: dataout\[14\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[14\]  to: dataout\[14\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[15\]  to: dataout\[15\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[15\]  to: dataout\[15\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[2\]  to: dataout\[2\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[2\]  to: dataout\[2\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[3\]  to: dataout\[3\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[3\]  to: dataout\[3\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[4\]  to: dataout\[4\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[4\]  to: dataout\[4\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[5\]  to: dataout\[5\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[5\]  to: dataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[6\]  to: dataout\[6\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[6\]  to: dataout\[6\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[7\]  to: dataout\[7\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[7\]  to: dataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[8\]  to: dataout\[8\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[8\]  to: dataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[9\]  to: dataout\[9\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[9\]  to: dataout\[9\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[10\]  to: dataout\[10\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[10\]  to: dataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[11\]  to: dataout\[11\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[11\]  to: dataout\[11\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[12\]  to: dataout\[12\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[12\]  to: dataout\[12\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[13\]  to: dataout\[13\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[13\]  to: dataout\[13\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[14\]  to: dataout\[14\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[14\]  to: dataout\[14\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[15\]  to: dataout\[15\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[15\]  to: dataout\[15\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[16\]  to: dataout\[16\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[17\]  to: dataout\[17\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[4\]  to: dataout\[4\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[4\]  to: dataout\[4\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[5\]  to: dataout\[5\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[5\]  to: dataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[6\]  to: dataout\[6\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[6\]  to: dataout\[6\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[7\]  to: dataout\[7\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[7\]  to: dataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[8\]  to: dataout\[8\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[8\]  to: dataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[9\]  to: dataout\[9\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[9\]  to: dataout\[9\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~0  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~0  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~10  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~10  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~10  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~12  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~12  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~12  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~14  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~14  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~14  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~16  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~16  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~16  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~18  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~18  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~18  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~20  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~20  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~20  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~22  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~22  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~22  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~24  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~24  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~24  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~26  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~26  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~26  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~2  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~2  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~2  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~4  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~4  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~4  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~6  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~6  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~6  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~8  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~8  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~8  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[0\]~0  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[10\]~20  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[10\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[10\]~20  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[10\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[11\]~22  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[11\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[11\]~22  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[11\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[12\]~24  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[12\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[12\]~24  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[12\]~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[13\]~26  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[13\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[13\]~26  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[13\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[1\]~2  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[1\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[1\]~2  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[2\]~4  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[2\]~4  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[2\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[3\]~6  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[3\]~6  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[3\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[4\]~8  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[4\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[4\]~8  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[4\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[5\]~10  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[5\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[5\]~10  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[5\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[6\]~12  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[6\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[6\]~12  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[6\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[7\]~14  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[7\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[7\]~14  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[7\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[8\]~16  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[8\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[8\]~16  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[8\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[9\]~18  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[9\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[9\]~18  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[9\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_mult1  from: dataa\[0\]  to: dataout\[35\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_mult1  from: dataa\[0\]  to: dataout\[35\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_mult3  from: dataa\[0\]  to: dataout\[35\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_mult3  from: dataa\[0\]  to: dataout\[35\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[10\]  to: dataout\[10\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[10\]  to: dataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[11\]  to: dataout\[11\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[11\]  to: dataout\[11\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[12\]  to: dataout\[12\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[12\]  to: dataout\[12\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[13\]  to: dataout\[13\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[13\]  to: dataout\[13\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[14\]  to: dataout\[14\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[14\]  to: dataout\[14\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[15\]  to: dataout\[15\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[15\]  to: dataout\[15\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[2\]  to: dataout\[2\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[2\]  to: dataout\[2\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[3\]  to: dataout\[3\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[3\]  to: dataout\[3\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[4\]  to: dataout\[4\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[4\]  to: dataout\[4\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[5\]  to: dataout\[5\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[5\]  to: dataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[6\]  to: dataout\[6\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[6\]  to: dataout\[6\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[7\]  to: dataout\[7\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[7\]  to: dataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[8\]  to: dataout\[8\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[8\]  to: dataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[9\]  to: dataout\[9\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[9\]  to: dataout\[9\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[10\]  to: dataout\[10\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[10\]  to: dataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[11\]  to: dataout\[11\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[11\]  to: dataout\[11\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[12\]  to: dataout\[12\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[12\]  to: dataout\[12\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[13\]  to: dataout\[13\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[13\]  to: dataout\[13\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[14\]  to: dataout\[14\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[14\]  to: dataout\[14\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[15\]  to: dataout\[15\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[15\]  to: dataout\[15\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[16\]  to: dataout\[16\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[17\]  to: dataout\[17\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[4\]  to: dataout\[4\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[4\]  to: dataout\[4\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[5\]  to: dataout\[5\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[5\]  to: dataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[6\]  to: dataout\[6\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[6\]  to: dataout\[6\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[7\]  to: dataout\[7\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[7\]  to: dataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[8\]  to: dataout\[8\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[8\]  to: dataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[9\]  to: dataout\[9\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[9\]  to: dataout\[9\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~0  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~0  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~10  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~10  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~10  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~12  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~12  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~12  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~14  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~14  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~14  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~16  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~16  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~16  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~18  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~18  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~18  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~20  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~20  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~20  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~22  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~22  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~22  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~24  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~24  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~24  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~26  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~26  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~26  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~2  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~2  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~2  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~4  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~4  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~4  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~6  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~6  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~6  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~8  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~8  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~8  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[10\]~156  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[10\]~156  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[11\]~166  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[11\]~166  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[12\]~176  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[12\]~176  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[13\]~186  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[13\]~186  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[14\]~267  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[14\]~267  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[15\]~278  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[15\]~278  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[17\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[17\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[17\]~315  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[17\]~315  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[17\]~317  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[17\]~317  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[18\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[18\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[18\]~335  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[18\]~335  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[18\]~337  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[18\]~337  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[19\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[19\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[19\]~307  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[19\]~307  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[19\]~309  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[19\]~309  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[20\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[20\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[20\]~325  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[20\]~325  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[20\]~327  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[20\]~327  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[21\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[21\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[21\]~345  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[21\]~345  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[21\]~347  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[21\]~347  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[22\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[22\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[22\]~204  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[22\]~204  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[22\]~209  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[22\]~209  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[23\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[23\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[23\]~217  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[23\]~217  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[23\]~219  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[23\]~219  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[24\]~414  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[24\]~414  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[24\]~416  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[24\]~416  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[25\]~402  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[25\]~402  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[25\]~404  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[25\]~404  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[26\]~360  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[26\]~360  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[26\]~362  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[26\]~362  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[27\]~389  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[27\]~389  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[27\]~391  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[27\]~391  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[28\]~427  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|output\[28\]~427  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[28\]~429  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[28\]~429  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[29\]~376  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[29\]~376  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[29\]~500  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[29\]~500  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[29\]~501  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[29\]~501  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[2\]~105  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[2\]~105  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[3\]~299  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[3\]~299  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[4\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[4\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[4\]~240  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[4\]~240  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[5\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[5\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[6\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[6\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[6\]~249  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[6\]~249  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[7\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[7\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[8\]~121  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[8\]~121  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[9\]~132  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[9\]~132  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[0\]~0  from: datab  to: combout " "Cell: controller\|dp\|ALU\|subsig\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[10\]~20  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[10\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[11\]~22  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[11\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[12\]~24  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[12\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[13\]~26  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[13\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[14\]~28  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[14\]~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[15\]~30  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[15\]~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[16\]~32  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[16\]~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[17\]~34  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[17\]~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[18\]~36  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[18\]~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[19\]~38  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[19\]~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[1\]~2  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[1\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[20\]~40  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[20\]~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[21\]~42  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[21\]~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[22\]~44  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[22\]~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[23\]~46  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[23\]~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[24\]~48  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[24\]~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[25\]~50  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[25\]~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[26\]~52  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[26\]~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[27\]~54  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[27\]~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[28\]~56  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[28\]~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[29\]~58  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[29\]~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[2\]~4  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[30\]~60  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[30\]~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[31\]~62  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[31\]~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[3\]~6  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[4\]~8  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[4\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[5\]~10  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[5\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[6\]~12  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[6\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[7\]~14  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[7\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[8\]~16  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[8\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[9\]~18  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[9\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|PC_en~2  from: dataa  to: combout " "Cell: controller\|dp\|PC_en~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543539858269 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1543539858269 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543539858301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543539858301 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543539858302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[0\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[0\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[1\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[1\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[2\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[2\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[3\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[3\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[4\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[4\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[5\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[5\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[6\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[6\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[7\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[7\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[8\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[8\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[9\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[9\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1543539858615 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543539858615 ""}  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 6079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543539858615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrler:controller\|datapath:dp\|Memory:Memmy\|Outport_addr_true~0  " "Automatically promoted node ctrler:controller\|datapath:dp\|Memory:Memmy\|Outport_addr_true~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[2\]~19 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[2\]~19" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[1\]~26 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[1\]~26" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[0\]~27 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[0\]~27" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[5\]~28 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[5\]~28" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[3\]~30 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[3\]~30" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[4\]~31 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[4\]~31" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[7\]~32 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[7\]~32" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[6\]~33 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[6\]~33" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[8\]~34 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[8\]~34" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543539858615 ""}  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543539858615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrler:controller\|datapath:dp\|PC_en~5  " "Automatically promoted node ctrler:controller\|datapath:dp\|PC_en~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[31\] " "Destination node ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[31\]" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543539858615 ""}  } { { "datapath.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 107 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543539858615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "en1  " "Automatically promoted node en1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543539858615 ""}  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543539858615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "en2  " "Automatically promoted node en2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543539858615 ""}  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543539858615 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node reset~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[0\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[0\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[2\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[2\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[2\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[2\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[1\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[1\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[1\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[1\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[0\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[0\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[25\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[25\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[23\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[23\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[24\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[24\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[22\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[22\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543539858615 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1543539858615 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543539858615 ""}  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 6080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543539858615 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543539859254 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543539859254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543539859254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543539859269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543539859269 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543539859285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543539859285 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543539859285 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543539859285 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 2.5V 11 32 0 " "Number of I/O pins in group: 43 (unused VREF, 2.5V VCCIO, 11 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1543539859285 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1543539859285 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543539859285 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543539859285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543539859285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543539859285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543539859285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543539859285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543539859285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543539859285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543539859285 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543539859285 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1543539859285 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543539859285 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543539859582 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543539859613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543539861459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543539862508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543539862539 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543539878331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543539878331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543539879268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.1% " "1e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1543539883094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X22_Y22 X32_Y32 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32"} { { 12 { 0 ""} 22 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543539884548 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543539884548 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1543539909302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543540278010 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543540278010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:06:37 " "Fitter routing operations ending: elapsed time is 00:06:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543540278010 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.90 " "Total time spent on timing analysis during the Fitter is 3.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543540278291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543540278307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543540281716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543540281716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543540285513 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543540286489 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/4712/Project/output_files/Project.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/4712/Project/output_files/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543540287208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5459 " "Peak virtual memory: 5459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543540288297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 20:11:28 2018 " "Processing ended: Thu Nov 29 20:11:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543540288297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:13 " "Elapsed time: 00:07:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543540288297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:31 " "Total CPU time (on all processors): 00:07:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543540288297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543540288297 ""}
