xrun(64): 22.09-s013: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s013: Started on Dec 04, 2024 at 10:01:28 -03
xrun
	-64bit
	ula32_tb.sv
	ula32.sv
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		ula32_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              30      30
		Scalar wires:            2       -
		Vectored wires:          5       -
		Always blocks:           1       1
		Initial blocks:          2       2
		Pseudo assignments:      5       5
		Assertions:             23      23
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.ula32_tb:sv

Trying to check out license...
	Xcelium_Limited_Single_Core 22.00 - Failed
	Xcelium_Single_Core 22.00 - Failed
	Xcelium_Safety_Sim 22.00 - Failed
	Xcelium_Safety 22.00 - Failed
	Xcelium_Multi_Core 22.00 - Failed
	Xcelium_For_Partners 22.00 - Failed
xmsim: *F,NOLICN: Unable to checkout license for the simulation. 'lic_error LMF-03015'.
TOOL:	xrun(64)	22.09-s013: Exiting on Dec 04, 2024 at 10:02:21 -03  (total: 00:00:53)
