<stg><name>paralleltostreamwithburst</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="21" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %count = alloca i32 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_enb_clrsts_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:3 %endianness_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %endianness

]]></Node>
<StgValue><ssdm name="endianness_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %in_m2s_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_m2s_len

]]></Node>
<StgValue><ssdm name="in_m2s_len_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:5 %in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_en_clrsts

]]></Node>
<StgValue><ssdm name="in_en_clrsts_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %in_memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory

]]></Node>
<StgValue><ssdm name="in_memory_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:7 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %m2s_enb_clrsts_c, i1 %in_en_clrsts_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %outbuf, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_1, i32 0, i32 0, void @empty_2, i32 10, i32 1024, void @empty_5, void @empty_4, void @empty_2, i32 4, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:10 %in_m2s_len_1 = select i1 %in_en_clrsts_read, i32 0, i32 %in_m2s_len_read

]]></Node>
<StgValue><ssdm name="in_m2s_len_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %store_ln84 = store i32 %in_m2s_len_1, i32 %count

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %store_ln0 = store i64 0, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln93 = br void %do.body

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
do.body:0 %idx_load = load i64 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:1 %count_2 = load i32 %count

]]></Node>
<StgValue><ssdm name="count_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.body:3 %icmp_ln94 = icmp_sgt  i32 %count_2, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:4 %count_3 = select i1 %icmp_ln94, i32 16, i32 %count_2

]]></Node>
<StgValue><ssdm name="count_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32">
<![CDATA[
do.body:5 %trunc_ln84 = trunc i32 %count_3

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.body:7 %icmp_ln100 = icmp_sgt  i32 %count_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
do.body:9 %shl_ln100 = shl i64 %idx_load, i64 2

]]></Node>
<StgValue><ssdm name="shl_ln100"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
do.body:10 %add_ln100 = add i64 %shl_ln100, i64 %in_memory_read

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:11 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln100, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
do.body:14 %empty = select i1 %icmp_ln100, i5 %trunc_ln84, i5 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.body:17 %tmp = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %count_2, i32 4, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
do.body:18 %icmp = icmp_slt  i28 %tmp, i28 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
do.body:8 %sext_ln116 = sext i32 %count_3

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="62">
<![CDATA[
do.body:12 %sext_ln100 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
do.body:13 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln100

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="5">
<![CDATA[
do.body:15 %zext_ln100 = zext i5 %empty

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="17" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
do.body:27 %add_ln116 = add i64 %sext_ln116, i64 %idx_load

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.body:30 %store_ln116 = store i64 %add_ln116, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="16" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="15" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="14" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="13" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="12" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="60" st_id="9" stage="11" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="61" st_id="10" stage="10" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="62" st_id="11" stage="9" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="63" st_id="12" stage="8" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="64" st_id="13" stage="7" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="65" st_id="14" stage="6" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="66" st_id="15" stage="5" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="67" st_id="16" stage="4" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="68" st_id="17" stage="3" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="69" st_id="18" stage="2" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="70" st_id="19" stage="1" lat="17">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:16 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="71" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.body:19 %select_ln100 = select i1 %icmp, i32 %count_2, i32 16

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="72" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32">
<![CDATA[
do.body:20 %empty_51 = trunc i32 %select_ln100

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="73" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.body:21 %empty_52 = icmp_sgt  i32 %select_ln100, i32 0

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="74" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
do.body:22 %empty_53 = select i1 %empty_52, i5 %empty_51, i5 0

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="75" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.body:6 %sub = add i32 %count_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="76" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
do.body:23 %zext_ln88 = zext i5 %empty_53

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="77" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.body:24 %in_m2s_len_2 = sub i32 %count_2, i32 %zext_ln88

]]></Node>
<StgValue><ssdm name="in_m2s_len_2"/></StgValue>
</operation>

<operation id="78" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.body:25 %empty_54 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="79" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="62" op_5_bw="1" op_6_bw="32" op_7_bw="33" op_8_bw="0" op_9_bw="0">
<![CDATA[
do.body:26 %call_ln94 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2, i32 %count_2, i32 %count_3, i32 %gmem1, i62 %trunc_ln1, i1 %endianness_read, i32 %sub, i33 %outbuf

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="80" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.body:28 %icmp_ln118 = icmp_eq  i32 %count_2, i32 %zext_ln88

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="81" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.body:29 %store_ln84 = store i32 %in_m2s_len_2, i32 %count

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="82" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
do.body:2 %specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="83" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="62" op_5_bw="1" op_6_bw="32" op_7_bw="33" op_8_bw="0" op_9_bw="0">
<![CDATA[
do.body:26 %call_ln94 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2, i32 %count_2, i32 %count_3, i32 %gmem1, i62 %trunc_ln1, i1 %endianness_read, i32 %sub, i33 %outbuf

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="84" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
do.body:31 %br_ln118 = br i1 %icmp_ln118, void %do.body, void %do.end

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="85" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
do.end:0 %ret_ln119 = ret

]]></Node>
<StgValue><ssdm name="ret_ln119"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
