<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>rlProfileCfg_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">rlProfileCfg_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Profile config API parameters. A profile contains coarse parameters of FMCW chirp such as start frequency, chirp slope, ramp time, idle time etc. Fine dithering values need to be programmed in chirp configuration <a class="el" href="structrl_chirp_cfg__t.html">rlChirpCfg_t</a>.  
 <a href="structrl_profile_cfg__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="rl__sensor_8h_source.html">control/mmwavelink/include/rl_sensor.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae22e62707162f077d5bf5bf39d69da05"><td class="memItemLeft" align="right" valign="top"><a id="ae22e62707162f077d5bf5bf39d69da05"></a>
rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#ae22e62707162f077d5bf5bf39d69da05">profileId</a></td></tr>
<tr class="memdesc:ae22e62707162f077d5bf5bf39d69da05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Profile index (0-3) <br /></td></tr>
<tr class="separator:ae22e62707162f077d5bf5bf39d69da05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd80758f7804f75838c341db3a9f256b"><td class="memItemLeft" align="right" valign="top">rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#afd80758f7804f75838c341db3a9f256b">pfVcoSelect</a></td></tr>
<tr class="memdesc:afd80758f7804f75838c341db3a9f256b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Description <br />
 b0 FORCE_VCO_SEL (Not supported for production in xWR6243 , debug purpose only) <br />
 0 - Use internal VCO selection <br />
 1 - Forced external VCO selection <br />
 b2:1 VCO_SEL (Not supported for production in xWR6243 , debug purpose only) <br />
 0 - VCO1 (77G:76 - 78 GHz or 60G:57 - 60.75 GHz) <br />
 1 - VCO2 (77G:77 - 81 GHz or 60G:60 - 64 GHz) <br />
 2 - VCO3 (77G:Reserved. Set it to 0b0. For xWR6243: 56-58 GHz) <br />
.  <a href="#afd80758f7804f75838c341db3a9f256b">More...</a><br /></td></tr>
<tr class="separator:afd80758f7804f75838c341db3a9f256b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aff9740f3a44e506d437d687ca14a41"><td class="memItemLeft" align="right" valign="top"><a id="a1aff9740f3a44e506d437d687ca14a41"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#a1aff9740f3a44e506d437d687ca14a41">pfCalLutUpdate</a></td></tr>
<tr class="memdesc:a1aff9740f3a44e506d437d687ca14a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Description <br />
 b0 RETAIN_TXCAL_LUT <br />
 0 - Update TX calibration LUT <br />
 1 - Do not update TX calibration LUT <br />
 b1 RETAIN_RXCAL_LUT <br />
 0 - Update RX calibration LUT and update RX IQMM correction <br />
 1 - Do not update RX calibration LUT <br />
 b7:2 RESERVED <br />
 Normally, whenever Profile Config API is issued, the TX/RX analog settings are recomputed and their properties can change. If Profile Config API is issued for a second time then the user has an option to ensure the TX/RX RF properties/settings are unchanged, by setting the appropriate RETAIN_RX/TXCAL_LUT bits to 1. <br />
 For example, if Profile Config API is issued with minor timing parameter changes like Idle Time and without changing the TX power or RX gain or chirp RF frequency range, then the RETAIN_RX/TXCAL_LUTs can be set to ensure that only the timing parameters change without disturbing the RF analog properties. <br />
. <br /></td></tr>
<tr class="separator:a1aff9740f3a44e506d437d687ca14a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ca7214b0358c1159094fa5f568d469b"><td class="memItemLeft" align="right" valign="top">rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#a2ca7214b0358c1159094fa5f568d469b">startFreqConst</a></td></tr>
<tr class="memdesc:a2ca7214b0358c1159094fa5f568d469b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start frequency for each profile <br />
 For 77GHz devices (76 GHz - 81 GHz): <br />
 1 LSB = 3.6e9 / 2^26 Hz = 53.644 Hz <br />
 Valid range: 0x5471C71B to 0x5A000000 <br />
 For 60GHz devices (56 GHz/57 GHz - 64 GHz): <br />
 1 LSB = 2.7e9 / 2^26 Hz = 40.233 Hz <br />
 Valid range: Only even numbers from 0x52F684BD/0x5471C71C to 0x5ED097B4 <br />
.  <a href="#a2ca7214b0358c1159094fa5f568d469b">More...</a><br /></td></tr>
<tr class="separator:a2ca7214b0358c1159094fa5f568d469b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1406a9cdbaffc0589527c834bda8d909"><td class="memItemLeft" align="right" valign="top"><a id="a1406a9cdbaffc0589527c834bda8d909"></a>
rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#a1406a9cdbaffc0589527c834bda8d909">idleTimeConst</a></td></tr>
<tr class="memdesc:a1406a9cdbaffc0589527c834bda8d909"><td class="mdescLeft">&#160;</td><td class="mdescRight">Idle time<br />
 1 LSB = 10 ns <br />
 Valid range: 0 to 524287 <br />
. <br /></td></tr>
<tr class="separator:a1406a9cdbaffc0589527c834bda8d909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e306db0d08412145750fcdf9e68712"><td class="memItemLeft" align="right" valign="top"><a id="a72e306db0d08412145750fcdf9e68712"></a>
rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#a72e306db0d08412145750fcdf9e68712">adcStartTimeConst</a></td></tr>
<tr class="memdesc:a72e306db0d08412145750fcdf9e68712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time of starting of ADC capture relative to the knee of the ramp<br />
 1 LSB = 10 ns <br />
 Valid range: 0 to 4095 <br />
. <br /></td></tr>
<tr class="separator:a72e306db0d08412145750fcdf9e68712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0db2af39cf6cdf762fa509dc4db70a"><td class="memItemLeft" align="right" valign="top">rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#a4e0db2af39cf6cdf762fa509dc4db70a">rampEndTime</a></td></tr>
<tr class="memdesc:a4e0db2af39cf6cdf762fa509dc4db70a"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of ramp time relative to the knee of the ramp<br />
 1 LSB = 10 ns<br />
 Valid range: 0 to 500000 <br />
 Ensure that the total frequency sweep is either within these ranges: <br />
 77G : 76 - 78 GHz or 77 - 81 GHz <br />
 60G : 56 - 58 GHz or 57 - 60.75 GHz or 60 - 64 GHz <br />
.  <a href="#a4e0db2af39cf6cdf762fa509dc4db70a">More...</a><br /></td></tr>
<tr class="separator:a4e0db2af39cf6cdf762fa509dc4db70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5201cb7a08db920e6ba7990b45bf397"><td class="memItemLeft" align="right" valign="top">rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#aa5201cb7a08db920e6ba7990b45bf397">txOutPowerBackoffCode</a></td></tr>
<tr class="memdesc:aa5201cb7a08db920e6ba7990b45bf397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concatenated code for output power backoff for TX0, TX1, TX2<br />
 Bit Description <br />
 b7:0 TX0 output power back off <br />
 b15:8 TX1 output power back off <br />
 b23:16 TX2 output power back off <br />
 b31:24 Reserved <br />
 This field defines how much the transmit power should be reduced from the maximum <br />
 1 LSB = 1 dB <br />
 Valid Range for AWR2243 devices: 0 to 20 <br />
 Valid Range for xWR6x43 devices: 0 to 26 <br />
 0dB back-off corresponds to typically 13dBm power level in AWR2243/xWR6x43 device <br />
.  <a href="#aa5201cb7a08db920e6ba7990b45bf397">More...</a><br /></td></tr>
<tr class="separator:aa5201cb7a08db920e6ba7990b45bf397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af946d8b778dd42c3e4ee9a0ff52bef50"><td class="memItemLeft" align="right" valign="top">rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#af946d8b778dd42c3e4ee9a0ff52bef50">txPhaseShifter</a></td></tr>
<tr class="memdesc:af946d8b778dd42c3e4ee9a0ff52bef50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concatenated phase shift for TX0/1/2,<br />
 Bit Description <br />
 b1:0 Reserved (set to 0b00) <br />
 b7:2 TX0 phase shift value <br />
 b9:8 Reserved (set to 0b00) <br />
 b15:10 TX1 phase shift value <br />
 b17:16 Reserved (set to 0b00) <br />
 b23:18 TX2 phase shift value <br />
 b31:24 Reserved <br />
 1 LSB = 360/2^6 = 5.625 degrees <br />
 This field defines the additional phase shift to be introduced on each <br />
 transmitter output.  <a href="#af946d8b778dd42c3e4ee9a0ff52bef50">More...</a><br /></td></tr>
<tr class="separator:af946d8b778dd42c3e4ee9a0ff52bef50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ec0ba5bed89652764c56095ef92cef"><td class="memItemLeft" align="right" valign="top">rlInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#a84ec0ba5bed89652764c56095ef92cef">freqSlopeConst</a></td></tr>
<tr class="memdesc:a84ec0ba5bed89652764c56095ef92cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ramp slope frequency, <br />
 For 77GHz devices (76GHz to 81GHz): <br />
 1 LSB = (3.6e6 * 900) / 2^26 = 48.279 kHz/uS <br />
 Valid range: <br />
 AWR2243 device: -5510 to 5510 (266MHz/uS) <br />
 For 60GHz devices (57GHz to 64GHz): <br />
 1 LSB = (2.7e6 * 900) / 2^26 = 36.21 kHz/uS for 60GHz devices <br />
 Valid range: Only even numbers between -6905 to 6905 (Max 250 MHz/uS) <br />
.  <a href="#a84ec0ba5bed89652764c56095ef92cef">More...</a><br /></td></tr>
<tr class="separator:a84ec0ba5bed89652764c56095ef92cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa64c9569309cb53c840657014a923993"><td class="memItemLeft" align="right" valign="top"><a id="aa64c9569309cb53c840657014a923993"></a>
rlInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#aa64c9569309cb53c840657014a923993">txStartTime</a></td></tr>
<tr class="memdesc:aa64c9569309cb53c840657014a923993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time of start of transmitter relative to the knee of the ramp <br />
 1 LSB = 10ns <br />
 Valid range: -4096 to 4095 <br />
. <br /></td></tr>
<tr class="separator:aa64c9569309cb53c840657014a923993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9448ecc83ce18857f1f1efba82af3d72"><td class="memItemLeft" align="right" valign="top"><a id="a9448ecc83ce18857f1f1efba82af3d72"></a>
rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#a9448ecc83ce18857f1f1efba82af3d72">numAdcSamples</a></td></tr>
<tr class="memdesc:a9448ecc83ce18857f1f1efba82af3d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of ADC samples to capture in a chirp for each RX <br />
 Valid range: 2 to MAX_NUM_SAMPLES<br />
 Where MAX_NUM_SAMPLES is such that all the enabled RX channels' data fits <br />
 into 16 kB memory memory in AWR1243/xWR1443/AWR2243/xWR6243 or 32 kB memory in <br />
 xWR1642/xWR6x43/xWR1843, with each sample consuming 2 bytes for real ADC <br />
 output case and 4 bytes for complex 1x and complex 2x ADC output cases. <br />
 For example in AWR1243/xWR1443/AWR2243/xWR6243 when the ADC buffer size is 16 kB <br />
 number of RX chains ADC format Maximum Number of samples <br />
 4 complex 1024 <br />
 4 Real 2048 <br />
 2 Complex 2048 <br />
 2 Real 4096 <br />
. <br /></td></tr>
<tr class="separator:a9448ecc83ce18857f1f1efba82af3d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b44a0be4e36a6d2a8539363992429b"><td class="memItemLeft" align="right" valign="top">rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#ad9b44a0be4e36a6d2a8539363992429b">digOutSampleRate</a></td></tr>
<tr class="memdesc:ad9b44a0be4e36a6d2a8539363992429b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sampling rate for each profile is encoded in <br />
 2 bytes (16 bit unsigned number) <br />
 1 LSB = 1 ksps <br />
 Valid range: <br />
 AWR2243/xWR6243 device: 2000 to 50000 (Max 20MHz IF bandwidth) <br />
 The maximum sampling rate supported is limited based on the information below. <br />
.  <a href="#ad9b44a0be4e36a6d2a8539363992429b">More...</a><br /></td></tr>
<tr class="separator:ad9b44a0be4e36a6d2a8539363992429b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12a25dec87a8fda4db0c4cfe0ec87a82"><td class="memItemLeft" align="right" valign="top"><a id="a12a25dec87a8fda4db0c4cfe0ec87a82"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#a12a25dec87a8fda4db0c4cfe0ec87a82">hpfCornerFreq1</a></td></tr>
<tr class="memdesc:a12a25dec87a8fda4db0c4cfe0ec87a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code for HPF1 corner frequency<br />
 0x00 175 kHz <br />
 0x01 235 kHz <br />
 0x02 350 kHz <br />
 0x03 700 kHz <br />
. <br /></td></tr>
<tr class="separator:a12a25dec87a8fda4db0c4cfe0ec87a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ef670f3c28713e734f97879b838229"><td class="memItemLeft" align="right" valign="top"><a id="a55ef670f3c28713e734f97879b838229"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#a55ef670f3c28713e734f97879b838229">hpfCornerFreq2</a></td></tr>
<tr class="memdesc:a55ef670f3c28713e734f97879b838229"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code for HPF2 corner frequency<br />
 0x00 350 kHz <br />
 0x01 700 kHz <br />
 0x02 1.4 MHz <br />
 0x03 2.8 MHz <br />
. <br /></td></tr>
<tr class="separator:a55ef670f3c28713e734f97879b838229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79ea3407a86457c22dc3b4e54a68099"><td class="memItemLeft" align="right" valign="top">rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#ad79ea3407a86457c22dc3b4e54a68099">txCalibEnCfg</a></td></tr>
<tr class="memdesc:ad79ea3407a86457c22dc3b4e54a68099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of transmitters to turn on during TX power <br />
 calibration. During actual operation, if more than <br />
 1 TXs are enabled during the chirp, then enabling <br />
 the same TXs during calibration will have better TX <br />
 output power accuracy <br />
 b2:0 TX enabled during TX0 calibration <br />
 b0 - TX0, b1 - TX1, b2 - TX2 <br />
 b5:3 TX enabled during TX1 calibration <br />
 b3 - TX0, b4 - TX1, b5 - TX2 <br />
 b8:6 TX enabled during TX2 calibration <br />
 b6 - TX0, b7 - TX1, b8 - TX2 <br />
 b14:9 RESERVED <br />
 b15 Enable multi TX enable during TX power calibration. <br />
.  <a href="#ad79ea3407a86457c22dc3b4e54a68099">More...</a><br /></td></tr>
<tr class="separator:ad79ea3407a86457c22dc3b4e54a68099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b07581214b654edbdf81c1a3c0d50c"><td class="memItemLeft" align="right" valign="top">rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#a26b07581214b654edbdf81c1a3c0d50c">rxGain</a></td></tr>
<tr class="memdesc:a26b07581214b654edbdf81c1a3c0d50c"><td class="mdescLeft">&#160;</td><td class="mdescRight">b5:0 This field defines RX gain for each channel. <br />
 1 LSB = 1 dB <br />
 Valid values: <br />
 AWR2243 : All even values from 32 to 52 <br />
 xWR6x43 : All even values from 30 to 48 <br />
 b7:6 Code for RF gain target <br />
 The RF gain target for AWR2243/xWR6x43 device: Value RF gain target 00 30 dB <br />
 01 33 dB <br />
 10 36 dB (Recommended) <br />
 11 RESERVED <br />
 b15:8 RESERVED <br />
 <a href="#a26b07581214b654edbdf81c1a3c0d50c">More...</a><br /></td></tr>
<tr class="separator:a26b07581214b654edbdf81c1a3c0d50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ba5d9d5ab5e559ffe7f6527efc0ef2"><td class="memItemLeft" align="right" valign="top"><a id="af1ba5d9d5ab5e559ffe7f6527efc0ef2"></a>
rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_profile_cfg__t.html#af1ba5d9d5ab5e559ffe7f6527efc0ef2">reserved</a></td></tr>
<tr class="memdesc:af1ba5d9d5ab5e559ffe7f6527efc0ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:af1ba5d9d5ab5e559ffe7f6527efc0ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Profile config API parameters. A profile contains coarse parameters of FMCW chirp such as start frequency, chirp slope, ramp time, idle time etc. Fine dithering values need to be programmed in chirp configuration <a class="el" href="structrl_chirp_cfg__t.html">rlChirpCfg_t</a>. </p>
<dl class="section note"><dt>Note</dt><dd>Maximum of 4 profiles can be configured. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l00551">551</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ad9b44a0be4e36a6d2a8539363992429b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b44a0be4e36a6d2a8539363992429b">&#9670;&nbsp;</a></span>digOutSampleRate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlUInt16_t rlProfileCfg_t::digOutSampleRate</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Sampling rate for each profile is encoded in <br />
 2 bytes (16 bit unsigned number) <br />
 1 LSB = 1 ksps <br />
 Valid range: <br />
 AWR2243/xWR6243 device: 2000 to 50000 (Max 20MHz IF bandwidth) <br />
 The maximum sampling rate supported is limited based on the information below. <br />
. </p>
<a class="anchor" id="IF_BW_20MHz"></a>
<table class="doxtable">
<caption>When device supports 20 MHz IF bandwidth (refer device data sheet)</caption>
<tr>
<th>ADC mode </th><th>Real/PseudoReal </th><th>Complex1x </th><th>Complex2x </th></tr>
<tr>
<td>Regular ADC mode</td><td>45 Msps</td><td>22.5 Msps</td><td>45 Msps </td></tr>
<tr>
<td>Low power ADC mode</td><td>18.75 Msps</td><td>9.375 Msps</td><td>18.75 Msps </td></tr>
</table>
<a class="anchor" id="IF_BW_15MHz"></a>
<table class="doxtable">
<caption>When device supports 15 MHz IF bandwidth (refer device data sheet)</caption>
<tr>
<th>ADC mode </th><th>Real/PseudoReal </th><th>Complex1x </th><th>Complex2x </th></tr>
<tr>
<td>Regular ADC mode</td><td>37.5 Msps</td><td>18.75 Msps</td><td>37.5 Msps </td></tr>
<tr>
<td>Low power ADC mode</td><td>18.75 Msps</td><td>9.375 Msps</td><td>18.75 Msps </td></tr>
</table>
<dl class="section note"><dt>Note</dt><dd>: In Low power ADC mode, the max supported IF BW is 7.5MHz only. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l00778">778</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<a id="a84ec0ba5bed89652764c56095ef92cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ec0ba5bed89652764c56095ef92cef">&#9670;&nbsp;</a></span>freqSlopeConst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlInt16_t rlProfileCfg_t::freqSlopeConst</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ramp slope frequency, <br />
 For 77GHz devices (76GHz to 81GHz): <br />
 1 LSB = (3.6e6 * 900) / 2^26 = 48.279 kHz/uS <br />
 Valid range: <br />
 AWR2243 device: -5510 to 5510 (266MHz/uS) <br />
 For 60GHz devices (57GHz to 64GHz): <br />
 1 LSB = (2.7e6 * 900) / 2^26 = 36.21 kHz/uS for 60GHz devices <br />
 Valid range: Only even numbers between -6905 to 6905 (Max 250 MHz/uS) <br />
. </p>
<dl class="section note"><dt>Note</dt><dd>: Refer <a class="el" href="structrl_rf_apll_synth_bw_control__t.html">rlRfApllSynthBwControl_t</a> bandwidth control API for <br />
 constraints on max slope. 0 slope can be used only for debug purposes. <br />
</dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l00732">732</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<a id="afd80758f7804f75838c341db3a9f256b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd80758f7804f75838c341db3a9f256b">&#9670;&nbsp;</a></span>pfVcoSelect</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlUInt8_t rlProfileCfg_t::pfVcoSelect</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit Description <br />
 b0 FORCE_VCO_SEL (Not supported for production in xWR6243 , debug purpose only) <br />
 0 - Use internal VCO selection <br />
 1 - Forced external VCO selection <br />
 b2:1 VCO_SEL (Not supported for production in xWR6243 , debug purpose only) <br />
 0 - VCO1 (77G:76 - 78 GHz or 60G:57 - 60.75 GHz) <br />
 1 - VCO2 (77G:77 - 81 GHz or 60G:60 - 64 GHz) <br />
 2 - VCO3 (77G:Reserved. Set it to 0b0. For xWR6243: 56-58 GHz) <br />
. </p>
<dl class="section note"><dt>Note</dt><dd>1: xWR1xxx devices: There is an overlap region of 77-78 GHz in which any <br />
 of the VCOs can be used, for other regions use only the VCO which can <br />
 work in that region. For e.g. for 76-78 GHz use only VCO1 and for <br />
 77-81GHz use only VCO2, for 77-78 GHz, any VCO can be used. Also note <br />
 that users can inter-mix chirps from different VCOs within the same <br />
 frame. </dd>
<dd>
2: xWR6x43 device: There is an overlap region of 60-60.75 GHz in which <br />
 any of the VCOs can be used. <br />
 </dd>
<dd>
3: AWR2243 device: VCO2 range is 76 - 81GHz (5GHz RF Bandwidth). There <br />
 is an overlap region of 76-78 GHz in which any of the VCOs can be <br />
 used <br />
 </dd>
<dd>
4: xWR6243 device: VCO3 is available only on selected xWR6243 device <br />
 variants. There is an overlap region of 57-58 GHz in which VCO1 <br />
 or VCO3 can be used. <br />
 b7:3 RESERVED <br />
</dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l00583">583</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<a id="a4e0db2af39cf6cdf762fa509dc4db70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0db2af39cf6cdf762fa509dc4db70a">&#9670;&nbsp;</a></span>rampEndTime</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlUInt32_t rlProfileCfg_t::rampEndTime</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of ramp time relative to the knee of the ramp<br />
 1 LSB = 10 ns<br />
 Valid range: 0 to 500000 <br />
 Ensure that the total frequency sweep is either within these ranges: <br />
 77G : 76 - 78 GHz or 77 - 81 GHz <br />
 60G : 56 - 58 GHz or 57 - 60.75 GHz or 60 - 64 GHz <br />
. </p>
<dl class="section note"><dt>Note</dt><dd>: The actual ramping time for the chirp is 1LSB=10ns more than the value programmed. <br />
</dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l00683">683</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<a id="a26b07581214b654edbdf81c1a3c0d50c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26b07581214b654edbdf81c1a3c0d50c">&#9670;&nbsp;</a></span>rxGain</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlUInt16_t rlProfileCfg_t::rxGain</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>b5:0 This field defines RX gain for each channel. <br />
 1 LSB = 1 dB <br />
 Valid values: <br />
 AWR2243 : All even values from 32 to 52 <br />
 xWR6x43 : All even values from 30 to 48 <br />
 b7:6 Code for RF gain target <br />
 The RF gain target for AWR2243/xWR6x43 device: Value RF gain target 00 30 dB <br />
 01 33 dB <br />
 10 36 dB (Recommended) <br />
 11 RESERVED <br />
 b15:8 RESERVED <br />
</p>
<dl class="section note"><dt>Note</dt><dd>1: The total RX gain is achieved as a sum of RF gain and IF amplifiers gain. The RF Gain Target (30 dB, 33 dB and 36 dB) allows the user to control the RF gain independently from the total RX gain, thus giving flexibility to the user to trade-off linearity vs. noise figure. Out of multiple gain settings for the RF stages, the firmware calibration algorithm uses the one that makes the RF gain as close as possible to the user programmed RF Gain Target. <br />
</dd>
<dd>
2: At high temperatures, the RF Gain Targets provide trade-off of approximately 4 dB in RF P1dB point vs 2 dB in noise figure. <br />
</dd>
<dd>
3: For the lowest RF Gain Target setting 30 dB, the RF gain varies linearly from 38 dB at -40C to 30 dB at 140C for nominal process corner. Since the minimum IF gain is -6 dB, The minimum achievable RX Gain varies from 32 dB at -40C to 24 dB at 140C. <br />
</dd>
<dd>
4: The maximum RX gain setting is recommended to be limited to 48dB, which can be achieved at all temperatures and RF gain target conditions. Increasing RX gain beyond 48 dB may result in degradation of in-band P1dB without improvement in noise figure. <br />
</dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l00863">863</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<a id="a2ca7214b0358c1159094fa5f568d469b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ca7214b0358c1159094fa5f568d469b">&#9670;&nbsp;</a></span>startFreqConst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlUInt32_t rlProfileCfg_t::startFreqConst</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start frequency for each profile <br />
 For 77GHz devices (76 GHz - 81 GHz): <br />
 1 LSB = 3.6e9 / 2^26 Hz = 53.644 Hz <br />
 Valid range: 0x5471C71B to 0x5A000000 <br />
 For 60GHz devices (56 GHz/57 GHz - 64 GHz): <br />
 1 LSB = 2.7e9 / 2^26 Hz = 40.233 Hz <br />
 Valid range: Only even numbers from 0x52F684BD/0x5471C71C to 0x5ED097B4 <br />
. </p>
<dl class="section note"><dt>Note</dt><dd>: Refer to device datasheet for supported frequency ranges </dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l00660">660</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<a id="ad79ea3407a86457c22dc3b4e54a68099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad79ea3407a86457c22dc3b4e54a68099">&#9670;&nbsp;</a></span>txCalibEnCfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlUInt16_t rlProfileCfg_t::txCalibEnCfg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of transmitters to turn on during TX power <br />
 calibration. During actual operation, if more than <br />
 1 TXs are enabled during the chirp, then enabling <br />
 the same TXs during calibration will have better TX <br />
 output power accuracy <br />
 b2:0 TX enabled during TX0 calibration <br />
 b0 - TX0, b1 - TX1, b2 - TX2 <br />
 b5:3 TX enabled during TX1 calibration <br />
 b3 - TX0, b4 - TX1, b5 - TX2 <br />
 b8:6 TX enabled during TX2 calibration <br />
 b6 - TX0, b7 - TX1, b8 - TX2 <br />
 b14:9 RESERVED <br />
 b15 Enable multi TX enable during TX power calibration. <br />
. </p>
<dl class="section note"><dt>Note</dt><dd>1: If this bit is not set, only 1 TX is enabled <br />
 during the TX power calibration. For e.g. during TX0 <br />
 calibration, only TX0 will be enabled; during TX1 <br />
 calibration, only TX1 will be enabled and so on. <br />
</dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l00833">833</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<a id="aa5201cb7a08db920e6ba7990b45bf397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5201cb7a08db920e6ba7990b45bf397">&#9670;&nbsp;</a></span>txOutPowerBackoffCode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlUInt32_t rlProfileCfg_t::txOutPowerBackoffCode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Concatenated code for output power backoff for TX0, TX1, TX2<br />
 Bit Description <br />
 b7:0 TX0 output power back off <br />
 b15:8 TX1 output power back off <br />
 b23:16 TX2 output power back off <br />
 b31:24 Reserved <br />
 This field defines how much the transmit power should be reduced from the maximum <br />
 1 LSB = 1 dB <br />
 Valid Range for AWR2243 devices: 0 to 20 <br />
 Valid Range for xWR6x43 devices: 0 to 26 <br />
 0dB back-off corresponds to typically 13dBm power level in AWR2243/xWR6x43 device <br />
. </p>
<dl class="section note"><dt>Note</dt><dd>1: Tx output power is more accurate when the programmed Tx backoff is close to 0dB. <br />
 </dd>
<dd>
2: For best inter-TX channel matching performance, same chirp profile and <br />
 same TX backoff value should be used for all the TXs that are used in <br />
 beam-forming <br />
</dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l00702">702</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<a id="af946d8b778dd42c3e4ee9a0ff52bef50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af946d8b778dd42c3e4ee9a0ff52bef50">&#9670;&nbsp;</a></span>txPhaseShifter</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlUInt32_t rlProfileCfg_t::txPhaseShifter</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Concatenated phase shift for TX0/1/2,<br />
 Bit Description <br />
 b1:0 Reserved (set to 0b00) <br />
 b7:2 TX0 phase shift value <br />
 b9:8 Reserved (set to 0b00) <br />
 b15:10 TX1 phase shift value <br />
 b17:16 Reserved (set to 0b00) <br />
 b23:18 TX2 phase shift value <br />
 b31:24 Reserved <br />
 1 LSB = 360/2^6 = 5.625 degrees <br />
 This field defines the additional phase shift to be introduced on each <br />
 transmitter output. </p>
<dl class="section note"><dt>Note</dt><dd>: Chirps corresponding to different profiles are not guaranteed to have <br />
 phase coherency. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l00719">719</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>control/mmwavelink/include/<a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2022, Texas Instruments Incorporated</small>
</body>
</html>
