/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  reg [5:0] _03_;
  wire [6:0] _04_;
  reg [11:0] _05_;
  wire [34:0] _06_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [32:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire [15:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [16:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire celloutsig_0_60z;
  wire [39:0] celloutsig_0_61z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire [5:0] celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [20:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [26:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_1z[7] ? celloutsig_0_4z[3] : celloutsig_0_2z[2];
  assign celloutsig_0_33z = ~(celloutsig_0_15z[4] | celloutsig_0_23z);
  assign celloutsig_0_3z = ~(celloutsig_0_1z[0] | celloutsig_0_0z[3]);
  assign celloutsig_1_17z = ~(in_data[165] | celloutsig_1_16z[0]);
  assign celloutsig_0_14z = ~(in_data[49] | celloutsig_0_1z[4]);
  assign celloutsig_0_60z = ~celloutsig_0_49z;
  assign celloutsig_0_20z = ~celloutsig_0_14z;
  assign celloutsig_0_22z = celloutsig_0_6z[8] | ~(_01_);
  assign celloutsig_0_31z = celloutsig_0_2z[2] | celloutsig_0_15z[1];
  assign celloutsig_0_70z = celloutsig_0_61z[8] | celloutsig_0_48z;
  assign celloutsig_1_3z = celloutsig_1_0z | celloutsig_1_1z;
  assign celloutsig_1_11z = in_data[164] | celloutsig_1_1z;
  assign celloutsig_0_37z = celloutsig_0_21z[9] ^ celloutsig_0_28z;
  assign celloutsig_0_85z = celloutsig_0_49z ^ celloutsig_0_8z;
  assign celloutsig_0_29z = celloutsig_0_9z[8] ^ celloutsig_0_7z[3];
  assign celloutsig_1_2z = { in_data[109], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } + in_data[146:139];
  assign celloutsig_1_9z = { in_data[163:140], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z } + { celloutsig_1_6z[3:2], celloutsig_1_8z, celloutsig_1_6z[15:1], 1'h0, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_17z = in_data[9:5] + celloutsig_0_7z[4:0];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_6z[11:10], celloutsig_0_29z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_0_2z[5:4], celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_28z };
  reg [6:0] _27_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _27_ <= 7'h00;
    else _27_ <= celloutsig_0_1z[7:1];
  assign { _04_[6], _01_, _04_[4:0] } = _27_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 12'h000;
    else _05_ <= celloutsig_1_6z[12:1];
  reg [34:0] _29_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 35'h000000000;
    else _29_ <= { celloutsig_0_2z[5:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign { _06_[34], _00_, _06_[32:0] } = _29_;
  assign celloutsig_0_6z = { _04_[6], _01_, _04_[4:1], _04_[6], _01_, _04_[4:0] } / { 1'h1, in_data[86:75] };
  assign celloutsig_0_7z = { in_data[48], celloutsig_0_4z, celloutsig_0_0z } / { 1'h1, _04_[3], celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_13z = { in_data[170:154], celloutsig_1_4z } / { 1'h1, celloutsig_1_9z[12:7], celloutsig_1_10z, celloutsig_1_11z, _05_ };
  assign celloutsig_0_18z = { _06_[34], _00_, _06_[32:2] } / { 1'h1, _06_[26:7], celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_27z = { celloutsig_0_18z[5:2], celloutsig_0_2z } / { 1'h1, celloutsig_0_16z[13:1], celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_0_30z = celloutsig_0_27z[13:7] / { 1'h1, celloutsig_0_6z[5:1], celloutsig_0_10z };
  assign celloutsig_0_8z = celloutsig_0_6z[7:5] == celloutsig_0_7z[4:2];
  assign celloutsig_0_84z = { celloutsig_0_27z[6:4], celloutsig_0_49z, celloutsig_0_4z, celloutsig_0_70z } == celloutsig_0_18z[31:22];
  assign celloutsig_1_12z = celloutsig_1_6z[6:4] >= { _05_[9:8], celloutsig_1_1z };
  assign celloutsig_0_23z = in_data[43:37] >= celloutsig_0_15z;
  assign celloutsig_0_49z = celloutsig_0_6z[5:2] <= { celloutsig_0_25z, celloutsig_0_39z };
  assign celloutsig_0_50z = { _03_[2:1], celloutsig_0_33z, celloutsig_0_37z } <= celloutsig_0_30z[4:1];
  assign celloutsig_1_0z = ! in_data[108:104];
  assign celloutsig_0_39z = { celloutsig_0_30z[4:1], celloutsig_0_26z } || { celloutsig_0_24z[5:0], celloutsig_0_36z };
  assign celloutsig_1_10z = { celloutsig_1_6z[9:5], celloutsig_1_4z } < celloutsig_1_6z[15:7];
  assign celloutsig_0_0z = in_data[42] ? in_data[10:7] : in_data[28:25];
  assign celloutsig_0_34z = celloutsig_0_22z ? { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_25z } : { celloutsig_0_6z[12:7], celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_40z = celloutsig_0_30z[0] ? in_data[30:27] : celloutsig_0_6z[3:0];
  assign celloutsig_1_5z = celloutsig_1_4z[1] ? { celloutsig_1_2z[5:3], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z } : { in_data[157:153], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_16z = celloutsig_1_12z ? _05_[11:4] : { celloutsig_1_13z[19:13], 1'h0 };
  assign celloutsig_0_16z = celloutsig_0_3z ? { _06_[11:6], celloutsig_0_7z } : { celloutsig_0_9z[10:1], celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_2z = celloutsig_0_1z[3] ? in_data[32:21] : { in_data[30:27], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_25z = celloutsig_0_19z ? { celloutsig_0_21z[7:6], celloutsig_0_8z } : _06_[27:25];
  assign celloutsig_0_36z = ~ { celloutsig_0_1z[3:0], celloutsig_0_13z, celloutsig_0_22z };
  assign celloutsig_0_4z = ~ celloutsig_0_1z[4:0];
  assign celloutsig_0_61z = ~ { celloutsig_0_34z[6:0], celloutsig_0_4z, celloutsig_0_43z, celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_56z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_2z };
  assign celloutsig_0_1z = ~ { in_data[27:24], celloutsig_0_0z };
  assign celloutsig_0_26z = ~ { celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_1_18z = { celloutsig_1_13z[16:15], celloutsig_1_1z, celloutsig_1_17z } | { in_data[139:137], celloutsig_1_1z };
  assign celloutsig_0_15z = in_data[22:16] | { celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_28z = & _06_[11:3];
  assign celloutsig_0_43z = celloutsig_0_39z & _03_[0];
  assign celloutsig_0_56z = celloutsig_0_35z & celloutsig_0_2z[5];
  assign celloutsig_0_10z = celloutsig_0_0z[0] & celloutsig_0_7z[1];
  assign celloutsig_1_8z = | celloutsig_1_6z[14:10];
  assign celloutsig_0_9z = celloutsig_0_6z[12:2] >> { celloutsig_0_1z[5:0], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_24z = celloutsig_0_16z[15:6] >> { celloutsig_0_4z[3:2], celloutsig_0_13z, _04_[6], _01_, _04_[4:0] };
  assign celloutsig_1_19z = { celloutsig_1_6z[11:6], celloutsig_1_0z } >>> { celloutsig_1_18z[2:0], celloutsig_1_18z };
  assign celloutsig_0_21z = celloutsig_0_2z >>> { in_data[83:74], celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_0_86z = { celloutsig_0_34z[11], celloutsig_0_85z, celloutsig_0_60z, celloutsig_0_84z, celloutsig_0_31z, celloutsig_0_50z } ^ { _06_[22:18], celloutsig_0_31z };
  assign celloutsig_0_35z = ~((celloutsig_0_31z & celloutsig_0_20z) | celloutsig_0_27z[3]);
  assign celloutsig_0_48z = ~((celloutsig_0_27z[13] & celloutsig_0_15z[2]) | _02_[2]);
  assign celloutsig_1_1z = ~((in_data[99] & in_data[167]) | in_data[139]);
  assign celloutsig_0_13z = ~((celloutsig_0_9z[6] & celloutsig_0_10z) | celloutsig_0_3z);
  assign celloutsig_0_19z = ~((celloutsig_0_2z[4] & celloutsig_0_2z[8]) | (celloutsig_0_3z & celloutsig_0_7z[1]));
  assign celloutsig_1_6z[15:1] = { celloutsig_1_5z, celloutsig_1_3z } ^ { celloutsig_1_4z[3], celloutsig_1_5z };
  assign _04_[5] = _01_;
  assign _06_[33] = _00_;
  assign celloutsig_1_6z[0] = 1'h0;
  assign { out_data[131:128], out_data[102:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
