"CLK0_PAD",,"CLK0_PAD","CLK0_PAD"
"DMMainPorts_0/Uart3BitClockDiv/clko_i:Q",,"DMMainPorts_0/Uart3BitClockDiv/clko_i:Q","DMMainPorts_0/Uart3BitClockDiv/clko_i:Q"
"DMMainPorts_0/Uart3TxBitClockDiv/div_i:Q",,"DMMainPorts_0/Uart3TxBitClockDiv/div_i:Q","DMMainPorts_0/Uart3TxBitClockDiv/div_i:Q"
"FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0",,"FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0","FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0"
"FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1",,"FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1","FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1"
"Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0",,"Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0","Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0"
