/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  reg [7:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [24:0] celloutsig_0_7z;
  wire [25:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [19:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [22:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [23:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~in_data[149];
  assign celloutsig_1_15z = ~((in_data[137] | celloutsig_1_3z[4]) & celloutsig_1_5z);
  assign celloutsig_0_10z = ~(celloutsig_0_7z[8] ^ celloutsig_0_7z[16]);
  assign celloutsig_0_36z = ~(celloutsig_0_21z ^ celloutsig_0_13z);
  assign celloutsig_1_13z = celloutsig_1_4z[21:2] + { celloutsig_1_9z[12:11], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_9z = { celloutsig_0_7z[19:12], celloutsig_0_7z[12], celloutsig_0_7z[10:2], celloutsig_0_4z, celloutsig_0_4z } + { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = celloutsig_0_1z[5:2] / { 1'h1, celloutsig_0_1z[4:3], in_data[0] };
  assign celloutsig_0_5z = celloutsig_0_1z[6:0] / { 1'h1, celloutsig_0_2z[5:0] };
  assign celloutsig_1_18z = celloutsig_1_6z[4:2] > celloutsig_1_2z;
  assign celloutsig_0_11z = in_data[35:33] > in_data[30:28];
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_1z } > { celloutsig_0_0z[6:1], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_1z[2:1], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_6z } > { celloutsig_0_1z[5:0], celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_1_16z = { celloutsig_1_6z[10:5], celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_14z } < { in_data[161:133], celloutsig_1_10z, 1'h1 };
  assign celloutsig_1_9z = { in_data[151:132], celloutsig_1_2z, celloutsig_1_8z } % { 1'h1, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_2z, 1'h1, celloutsig_1_15z } % { 1'h1, in_data[179:174] };
  assign celloutsig_1_4z = { in_data[144:133], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, 1'h1 } * { celloutsig_1_3z[12:9], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[12:4] * in_data[20:12];
  assign celloutsig_0_2z = in_data[41:35] * in_data[22:16];
  assign celloutsig_1_7z = { celloutsig_1_3z[12:6], celloutsig_1_5z } !== { in_data[168:164], celloutsig_1_2z };
  assign celloutsig_1_6z = ~ celloutsig_1_3z[16:6];
  assign celloutsig_0_13z = & { celloutsig_0_7z[12], celloutsig_0_7z[10:4] };
  assign celloutsig_0_14z = & { celloutsig_0_7z[24:12], celloutsig_0_7z[10:1], celloutsig_0_5z };
  assign celloutsig_0_3z = | { celloutsig_0_0z[3:1], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_5z = | in_data[160:136];
  assign celloutsig_1_10z = | in_data[124:122];
  assign celloutsig_1_14z = | { celloutsig_1_13z[12:2], celloutsig_1_8z };
  assign celloutsig_0_6z = ^ celloutsig_0_1z[6:1];
  assign celloutsig_1_2z = in_data[123:121] << celloutsig_1_0z[2:0];
  assign celloutsig_0_0z = in_data[32:25] >> in_data[28:21];
  assign celloutsig_1_3z = in_data[175:159] >> { in_data[179:166], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[131:128] ^ in_data[185:182];
  always_latch
    if (!clkin_data[0]) celloutsig_0_37z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_37z = celloutsig_0_9z[23:16];
  assign { celloutsig_0_7z[12], celloutsig_0_7z[6:0], celloutsig_0_7z[10:7], celloutsig_0_7z[19:13], celloutsig_0_7z[24:20] } = ~ { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, in_data[72:68] };
  assign celloutsig_0_7z[11] = celloutsig_0_7z[12];
  assign { out_data[128], out_data[102:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
