* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Dec 13 2020 21:22:05

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : ballXVel_RNIFI1J4Z0Z_0
T_7_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g2_7
T_7_7_input_2_1
T_7_7_wire_logic_cluster/lc_1/in_2

End 

Net : ballYVel_RNIGOGN4Z0Z_0
T_7_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g2_7
T_7_6_input_2_1
T_7_6_wire_logic_cluster/lc_1/in_2

End 

Net : un1_ballY_4_cry_2
T_7_6_wire_logic_cluster/lc_2/cout
T_7_6_wire_logic_cluster/lc_3/in_3

End 

Net : ballXVel12
T_8_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_7/in_3

T_8_7_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g3_5
T_7_6_wire_logic_cluster/lc_7/in_3

T_8_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_6/in_3

T_8_7_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g3_5
T_7_6_wire_logic_cluster/lc_5/in_3

T_8_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g3_5
T_7_7_input_2_0
T_7_7_wire_logic_cluster/lc_0/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g3_5
T_7_6_input_2_0
T_7_6_wire_logic_cluster/lc_0/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g3_5
T_7_6_wire_logic_cluster/lc_3/in_1

T_8_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g2_5
T_7_7_input_2_3
T_7_7_wire_logic_cluster/lc_3/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_5/in_3

T_8_7_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g0_5
T_8_6_wire_logic_cluster/lc_6/in_3

End 

Net : un1_ballX_3_cry_2
T_7_7_wire_logic_cluster/lc_2/cout
T_7_7_wire_logic_cluster/lc_3/in_3

End 

Net : ballXVel12_12
T_8_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g0_0
T_8_7_wire_logic_cluster/lc_5/in_1

End 

Net : ctrZ0Z_9
T_9_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_47
T_8_7_lc_trk_g3_7
T_8_7_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g3_1
T_9_8_wire_logic_cluster/lc_1/in_1

End 

Net : ctrZ0Z_7
T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_8_7_lc_trk_g1_3
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_sp4_h_l_3
T_9_7_lc_trk_g0_6
T_9_7_wire_logic_cluster/lc_7/in_1

End 

Net : un1_ballX_3_cry_1
T_7_7_wire_logic_cluster/lc_1/cout
T_7_7_wire_logic_cluster/lc_2/in_3

Net : un1_ballY_4_cry_1
T_7_6_wire_logic_cluster/lc_1/cout
T_7_6_wire_logic_cluster/lc_2/in_3

Net : ballXVel_RNIFI1J4_0Z0Z_0
T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g0_6
T_7_7_input_2_2
T_7_7_wire_logic_cluster/lc_2/in_2

End 

Net : ballYVel_RNIGOGN4_0Z0Z_0
T_7_6_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g1_5
T_7_6_input_2_2
T_7_6_wire_logic_cluster/lc_2/in_2

End 

Net : p_hLED52
T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_13_7_span4_horz_10
T_12_7_sp4_v_t_47
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_0/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_13_7_span4_horz_10
T_12_7_sp4_v_t_47
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_0/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_13_7_span4_horz_10
T_12_7_sp4_v_t_47
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_0/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_13_7_span4_horz_10
T_12_7_sp4_v_t_47
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_0/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_12_7_sp4_v_t_38
T_12_9_lc_trk_g3_3
T_12_9_wire_logic_cluster/lc_7/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_12_7_sp4_v_t_38
T_12_9_lc_trk_g3_3
T_12_9_wire_logic_cluster/lc_7/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_12_7_sp4_v_t_38
T_12_9_lc_trk_g3_3
T_12_9_wire_logic_cluster/lc_7/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_12_7_sp4_v_t_38
T_12_9_lc_trk_g3_3
T_12_9_wire_logic_cluster/lc_7/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_12_7_sp4_v_t_38
T_12_9_lc_trk_g3_3
T_12_9_wire_logic_cluster/lc_7/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_12_7_sp4_v_t_38
T_12_9_lc_trk_g3_3
T_12_9_wire_logic_cluster/lc_7/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_13_7_span4_horz_10
T_12_7_lc_trk_g0_2
T_12_7_wire_logic_cluster/lc_0/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_13_7_span4_horz_10
T_12_7_lc_trk_g0_2
T_12_7_wire_logic_cluster/lc_0/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_13_7_span4_horz_10
T_12_7_lc_trk_g0_2
T_12_7_wire_logic_cluster/lc_0/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_13_7_span4_horz_10
T_12_7_lc_trk_g0_2
T_12_7_wire_logic_cluster/lc_0/cen

T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_9_7_sp4_h_l_10
T_13_7_span4_horz_10
T_12_7_lc_trk_g0_2
T_12_7_wire_logic_cluster/lc_0/cen

End 

Net : p_hLED52_NE_0
T_11_7_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g0_0
T_11_8_wire_logic_cluster/lc_4/in_0

End 

Net : ballXZ0Z_1
T_7_7_wire_logic_cluster/lc_1/out
T_3_7_sp12_h_l_1
T_11_7_lc_trk_g0_2
T_11_7_wire_logic_cluster/lc_0/in_0

T_7_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g3_1
T_7_7_wire_logic_cluster/lc_1/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g2_1
T_7_7_wire_logic_cluster/lc_4/in_1

End 

Net : ballXVel12_13
T_8_8_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g1_0
T_8_7_wire_logic_cluster/lc_5/in_0

End 

Net : ctrZ0Z_13
T_9_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g3_5
T_8_8_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_5/in_1

End 

Net : ballXZ0Z_2
T_7_7_wire_logic_cluster/lc_2/out
T_2_7_sp12_h_l_0
T_11_7_lc_trk_g0_4
T_11_7_input_2_0
T_11_7_wire_logic_cluster/lc_0/in_2

T_7_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g3_2
T_7_7_wire_logic_cluster/lc_2/in_1

T_7_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g0_2
T_7_7_input_2_4
T_7_7_wire_logic_cluster/lc_4/in_2

End 

Net : ballXVel12_10_cascade_
T_8_7_wire_logic_cluster/lc_3/ltout
T_8_7_wire_logic_cluster/lc_4/in_2

End 

Net : ctrZ0Z_0
T_9_7_wire_logic_cluster/lc_0/out
T_9_7_sp4_h_l_5
T_8_7_lc_trk_g0_5
T_8_7_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_0/out
T_9_7_sp4_h_l_5
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_0/in_1

End 

Net : ballXVel12_14_cascade_
T_8_7_wire_logic_cluster/lc_4/ltout
T_8_7_wire_logic_cluster/lc_5/in_2

End 

Net : ctrZ0Z_18
T_9_9_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_41
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_3/in_1

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_2/in_1

End 

Net : N_70_i
T_11_7_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g0_1
T_11_8_wire_logic_cluster/lc_4/in_1

End 

Net : ballXZ0Z_0
T_7_7_wire_logic_cluster/lc_0/out
T_4_7_sp12_h_l_0
T_11_7_lc_trk_g0_0
T_11_7_wire_logic_cluster/lc_1/in_1

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g1_0
T_7_7_wire_logic_cluster/lc_0/in_1

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g1_0
T_7_7_wire_logic_cluster/lc_4/in_3

End 

Net : ctrZ0Z_12
T_9_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g3_4
T_9_8_wire_logic_cluster/lc_4/in_1

End 

Net : ctrZ0Z_17
T_9_9_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_46
T_7_7_sp4_h_l_11
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_4/in_0

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_1/in_1

End 

Net : ctrZ0Z_14
T_9_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_6/in_1

End 

Net : ctrZ0Z_16
T_9_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_45
T_6_7_sp4_h_l_8
T_8_7_lc_trk_g2_5
T_8_7_wire_logic_cluster/lc_4/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_0/in_1

End 

Net : ctrZ0Z_8
T_9_8_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g3_0
T_8_7_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_9_8_lc_trk_g3_0
T_9_8_wire_logic_cluster/lc_0/in_1

End 

Net : ballXVel12_11
T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_5/in_3

End 

Net : ctrZ0Z_5
T_9_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_2/in_0

T_9_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_5/in_1

End 

Net : ctrZ0Z_11
T_9_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g2_3
T_8_8_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g1_3
T_9_8_wire_logic_cluster/lc_3/in_1

End 

Net : ctrZ0Z_10
T_9_8_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g3_2
T_8_7_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g1_2
T_9_8_wire_logic_cluster/lc_2/in_1

End 

Net : ctrZ0Z_4
T_9_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g3_4
T_8_7_wire_logic_cluster/lc_2/in_1

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_4/in_1

End 

Net : ctrZ0Z_6
T_9_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g2_6
T_8_7_input_2_2
T_8_7_wire_logic_cluster/lc_2/in_2

T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g1_6
T_9_7_wire_logic_cluster/lc_6/in_1

End 

Net : ctrZ0Z_3
T_9_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g2_3
T_8_7_wire_logic_cluster/lc_2/in_3

T_9_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g1_3
T_9_7_wire_logic_cluster/lc_3/in_1

End 

Net : ctr_cry_17
T_9_9_wire_logic_cluster/lc_1/cout
T_9_9_wire_logic_cluster/lc_2/in_3

End 

Net : ctrZ0Z_1
T_9_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g2_1
T_8_7_input_2_3
T_8_7_wire_logic_cluster/lc_3/in_2

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_1/in_1

End 

Net : ctr_cry_16
T_9_9_wire_logic_cluster/lc_0/cout
T_9_9_wire_logic_cluster/lc_1/in_3

Net : ctrZ0Z_15
T_9_8_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_38
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_7/in_1

End 

Net : hIndexZ0Z_1
T_11_6_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g1_2
T_11_7_wire_logic_cluster/lc_0/in_1

T_11_6_wire_logic_cluster/lc_2/out
T_9_6_sp4_h_l_1
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_1/in_3

T_11_6_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g3_2
T_11_6_wire_logic_cluster/lc_0/in_1

T_11_6_wire_logic_cluster/lc_2/out
T_11_5_sp4_v_t_36
T_11_9_lc_trk_g1_1
T_11_9_wire_logic_cluster/lc_7/in_1

T_11_6_wire_logic_cluster/lc_2/out
T_12_5_sp4_v_t_37
T_12_9_lc_trk_g1_0
T_12_9_input_2_7
T_12_9_wire_logic_cluster/lc_7/in_2

T_11_6_wire_logic_cluster/lc_2/out
T_12_5_sp4_v_t_37
T_12_9_lc_trk_g1_0
T_12_9_input_2_3
T_12_9_wire_logic_cluster/lc_3/in_2

T_11_6_wire_logic_cluster/lc_2/out
T_12_5_sp4_v_t_37
T_12_9_lc_trk_g1_0
T_12_9_input_2_1
T_12_9_wire_logic_cluster/lc_1/in_2

T_11_6_wire_logic_cluster/lc_2/out
T_11_5_sp4_v_t_36
T_11_9_lc_trk_g1_1
T_11_9_input_2_6
T_11_9_wire_logic_cluster/lc_6/in_2

T_11_6_wire_logic_cluster/lc_2/out
T_11_5_sp4_v_t_36
T_11_9_lc_trk_g1_1
T_11_9_input_2_2
T_11_9_wire_logic_cluster/lc_2/in_2

T_11_6_wire_logic_cluster/lc_2/out
T_11_5_sp4_v_t_36
T_11_9_lc_trk_g1_1
T_11_9_input_2_0
T_11_9_wire_logic_cluster/lc_0/in_2

T_11_6_wire_logic_cluster/lc_2/out
T_12_5_sp4_v_t_37
T_12_9_lc_trk_g1_0
T_12_9_wire_logic_cluster/lc_0/in_3

T_11_6_wire_logic_cluster/lc_2/out
T_12_5_sp4_v_t_37
T_12_9_lc_trk_g1_0
T_12_9_wire_logic_cluster/lc_6/in_3

T_11_6_wire_logic_cluster/lc_2/out
T_12_5_sp4_v_t_37
T_12_9_lc_trk_g1_0
T_12_9_wire_logic_cluster/lc_4/in_3

T_11_6_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g2_2
T_11_6_input_2_2
T_11_6_wire_logic_cluster/lc_2/in_2

T_11_6_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g2_2
T_11_6_input_2_4
T_11_6_wire_logic_cluster/lc_4/in_2

T_11_6_wire_logic_cluster/lc_2/out
T_12_7_lc_trk_g2_2
T_12_7_input_2_6
T_12_7_wire_logic_cluster/lc_6/in_2

T_11_6_wire_logic_cluster/lc_2/out
T_12_7_lc_trk_g2_2
T_12_7_input_2_2
T_12_7_wire_logic_cluster/lc_2/in_2

T_11_6_wire_logic_cluster/lc_2/out
T_12_7_lc_trk_g3_2
T_12_7_input_2_3
T_12_7_wire_logic_cluster/lc_3/in_2

End 

Net : ctrZ0Z_2
T_9_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g1_2
T_9_7_wire_logic_cluster/lc_2/in_1

End 

Net : hIndexZ0Z_0
T_11_6_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g1_1
T_11_7_wire_logic_cluster/lc_1/in_3

T_11_6_wire_logic_cluster/lc_1/out
T_10_6_sp4_h_l_10
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_1/in_1

T_11_6_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_46
T_12_8_sp4_v_t_39
T_12_9_lc_trk_g3_7
T_12_9_input_2_0
T_12_9_wire_logic_cluster/lc_0/in_2

T_11_6_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_46
T_12_8_sp4_v_t_39
T_12_9_lc_trk_g3_7
T_12_9_input_2_6
T_12_9_wire_logic_cluster/lc_6/in_2

T_11_6_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_46
T_12_8_sp4_v_t_39
T_12_9_lc_trk_g3_7
T_12_9_input_2_4
T_12_9_wire_logic_cluster/lc_4/in_2

T_11_6_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_46
T_12_8_sp4_v_t_39
T_12_9_lc_trk_g3_7
T_12_9_wire_logic_cluster/lc_7/in_3

T_11_6_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_46
T_12_8_sp4_v_t_39
T_12_9_lc_trk_g3_7
T_12_9_wire_logic_cluster/lc_3/in_3

T_11_6_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_46
T_12_8_sp4_v_t_39
T_12_9_lc_trk_g3_7
T_12_9_wire_logic_cluster/lc_1/in_3

T_11_6_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_46
T_12_8_sp4_v_t_39
T_11_9_lc_trk_g2_7
T_11_9_wire_logic_cluster/lc_6/in_1

T_11_6_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_46
T_12_8_sp4_v_t_39
T_11_9_lc_trk_g2_7
T_11_9_wire_logic_cluster/lc_2/in_1

T_11_6_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_46
T_12_8_sp4_v_t_39
T_11_9_lc_trk_g2_7
T_11_9_wire_logic_cluster/lc_0/in_1

T_11_6_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_46
T_12_8_sp4_v_t_39
T_11_9_lc_trk_g2_7
T_11_9_input_2_7
T_11_9_wire_logic_cluster/lc_7/in_2

T_11_6_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g3_1
T_11_6_wire_logic_cluster/lc_1/in_1

T_11_6_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g0_1
T_11_6_wire_logic_cluster/lc_3/in_0

T_11_6_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g2_1
T_12_7_wire_logic_cluster/lc_6/in_1

T_11_6_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g2_1
T_12_7_wire_logic_cluster/lc_2/in_1

T_11_6_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g2_1
T_12_7_wire_logic_cluster/lc_4/in_1

T_11_6_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g2_1
T_11_6_wire_logic_cluster/lc_2/in_3

T_11_6_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g2_1
T_11_6_wire_logic_cluster/lc_4/in_3

T_11_6_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g3_1
T_12_7_wire_logic_cluster/lc_3/in_3

T_11_6_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g3_1
T_12_7_wire_logic_cluster/lc_1/in_3

End 

Net : hIndexZ0Z_2
T_11_6_wire_logic_cluster/lc_4/out
T_11_7_lc_trk_g1_4
T_11_7_wire_logic_cluster/lc_0/in_3

T_11_6_wire_logic_cluster/lc_4/out
T_4_6_sp12_h_l_0
T_9_6_lc_trk_g1_4
T_9_6_wire_logic_cluster/lc_1/in_0

T_11_6_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_0/in_3

T_11_6_wire_logic_cluster/lc_4/out
T_11_5_sp4_v_t_40
T_11_9_lc_trk_g1_5
T_11_9_wire_logic_cluster/lc_6/in_0

T_11_6_wire_logic_cluster/lc_4/out
T_11_5_sp4_v_t_40
T_11_9_lc_trk_g1_5
T_11_9_wire_logic_cluster/lc_2/in_0

T_11_6_wire_logic_cluster/lc_4/out
T_11_5_sp4_v_t_40
T_11_9_lc_trk_g1_5
T_11_9_wire_logic_cluster/lc_0/in_0

T_11_6_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_41
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_0/in_0

T_11_6_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_41
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_4/in_0

T_11_6_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_41
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_6/in_0

T_11_6_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_41
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_7/in_1

T_11_6_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_41
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_3/in_1

T_11_6_wire_logic_cluster/lc_4/out
T_12_5_sp4_v_t_41
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_1/in_1

T_11_6_wire_logic_cluster/lc_4/out
T_11_5_sp4_v_t_40
T_11_9_lc_trk_g1_5
T_11_9_wire_logic_cluster/lc_7/in_3

T_11_6_wire_logic_cluster/lc_4/out
T_12_7_lc_trk_g2_4
T_12_7_wire_logic_cluster/lc_6/in_0

T_11_6_wire_logic_cluster/lc_4/out
T_12_7_lc_trk_g2_4
T_12_7_wire_logic_cluster/lc_2/in_0

T_11_6_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_2/in_1

T_11_6_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_4/in_1

T_11_6_wire_logic_cluster/lc_4/out
T_12_7_lc_trk_g2_4
T_12_7_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_9_9_0_
T_9_9_wire_logic_cluster/carry_in_mux/cout
T_9_9_wire_logic_cluster/lc_0/in_3

Net : p_vLED33
T_9_6_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g1_0
T_9_6_wire_logic_cluster/lc_2/in_3

T_9_6_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g0_0
T_9_5_wire_logic_cluster/lc_3/in_1

T_9_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g2_0
T_8_6_wire_logic_cluster/lc_3/in_1

T_9_6_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g0_0
T_9_6_wire_logic_cluster/lc_3/in_1

End 

Net : vIndexZ0Z_2
T_8_6_wire_logic_cluster/lc_2/out
T_8_6_sp4_h_l_9
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g0_2
T_8_6_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_9_3_sp4_v_t_45
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_5/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_9_3_sp4_v_t_45
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_1/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_9_3_sp4_v_t_45
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_7/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g0_2
T_8_6_input_2_2
T_8_6_wire_logic_cluster/lc_2/in_2

T_8_6_wire_logic_cluster/lc_2/out
T_9_3_sp4_v_t_45
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_4/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_9_3_sp4_v_t_45
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_6/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_9_3_sp4_v_t_45
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_2/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g3_2
T_9_5_wire_logic_cluster/lc_1/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g3_2
T_9_5_wire_logic_cluster/lc_6/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g3_2
T_9_5_wire_logic_cluster/lc_4/in_1

End 

Net : un1_vIndex_2_cry_2
T_8_6_wire_logic_cluster/lc_2/cout
T_8_6_wire_logic_cluster/lc_3/in_3

End 

Net : N_57_i
T_9_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g3_2
T_8_6_wire_logic_cluster/lc_0/in_1

End 

Net : un1_vIndex_2_cry_1
T_8_6_wire_logic_cluster/lc_1/cout
T_8_6_wire_logic_cluster/lc_2/in_3

Net : un1_vIndex_2_cry_0
T_8_6_wire_logic_cluster/lc_0/cout
T_8_6_wire_logic_cluster/lc_1/in_3

Net : un1_ballY_4_cry_0
T_7_6_wire_logic_cluster/lc_0/cout
T_7_6_wire_logic_cluster/lc_1/in_3

Net : un1_ballX_3_cry_0
T_7_7_wire_logic_cluster/lc_0/cout
T_7_7_wire_logic_cluster/lc_1/in_3

Net : ballXZ0Z_3
T_7_7_wire_logic_cluster/lc_3/out
T_8_4_sp4_v_t_47
T_9_8_sp4_h_l_10
T_11_8_lc_trk_g3_7
T_11_8_input_2_4
T_11_8_wire_logic_cluster/lc_4/in_2

T_7_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_3/in_0

T_7_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_5/in_0

End 

Net : ctr_cry_14
T_9_8_wire_logic_cluster/lc_6/cout
T_9_8_wire_logic_cluster/lc_7/in_3

Net : p_vLED37
T_8_5_wire_logic_cluster/lc_3/out
T_8_5_sp4_h_l_11
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_4/cen

T_8_5_wire_logic_cluster/lc_3/out
T_8_5_sp4_h_l_11
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_4/cen

T_8_5_wire_logic_cluster/lc_3/out
T_8_5_sp4_h_l_11
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_4/cen

T_8_5_wire_logic_cluster/lc_3/out
T_8_5_sp4_h_l_11
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_4/cen

T_8_5_wire_logic_cluster/lc_3/out
T_9_2_sp4_v_t_47
T_9_4_lc_trk_g2_2
T_9_4_wire_logic_cluster/lc_5/cen

T_8_5_wire_logic_cluster/lc_3/out
T_9_2_sp4_v_t_47
T_9_4_lc_trk_g2_2
T_9_4_wire_logic_cluster/lc_5/cen

T_8_5_wire_logic_cluster/lc_3/out
T_9_2_sp4_v_t_47
T_9_4_lc_trk_g2_2
T_9_4_wire_logic_cluster/lc_5/cen

T_8_5_wire_logic_cluster/lc_3/out
T_9_2_sp4_v_t_47
T_9_4_lc_trk_g2_2
T_9_4_wire_logic_cluster/lc_5/cen

T_8_5_wire_logic_cluster/lc_3/out
T_9_2_sp4_v_t_47
T_9_4_lc_trk_g2_2
T_9_4_wire_logic_cluster/lc_5/cen

T_8_5_wire_logic_cluster/lc_3/out
T_9_2_sp4_v_t_47
T_9_4_lc_trk_g2_2
T_9_4_wire_logic_cluster/lc_5/cen

End 

Net : p_vLED37_NE_0
T_8_6_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g0_7
T_8_5_wire_logic_cluster/lc_3/in_0

End 

Net : ballYZ0Z_3
T_7_6_wire_logic_cluster/lc_3/out
T_7_6_sp4_h_l_11
T_8_6_lc_trk_g2_3
T_8_6_input_2_7
T_8_6_wire_logic_cluster/lc_7/in_2

T_7_6_wire_logic_cluster/lc_3/out
T_7_6_sp4_h_l_11
T_8_6_lc_trk_g2_3
T_8_6_wire_logic_cluster/lc_6/in_1

T_7_6_wire_logic_cluster/lc_3/out
T_7_6_sp4_h_l_11
T_7_6_lc_trk_g1_6
T_7_6_input_2_3
T_7_6_wire_logic_cluster/lc_3/in_2

End 

Net : vIndexZ0Z_1
T_8_6_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g0_1
T_9_6_wire_logic_cluster/lc_0/in_1

T_8_6_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g1_1
T_8_5_wire_logic_cluster/lc_3/in_3

T_8_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g3_1
T_8_6_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_43
T_9_4_lc_trk_g3_3
T_9_4_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_43
T_9_4_lc_trk_g3_3
T_9_4_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_43
T_9_4_lc_trk_g3_3
T_9_4_wire_logic_cluster/lc_7/in_1

T_8_6_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_43
T_9_4_lc_trk_g3_3
T_9_4_input_2_4
T_9_4_wire_logic_cluster/lc_4/in_2

T_8_6_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_43
T_9_4_lc_trk_g3_3
T_9_4_input_2_6
T_9_4_wire_logic_cluster/lc_6/in_2

T_8_6_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_43
T_9_4_lc_trk_g3_3
T_9_4_input_2_2
T_9_4_wire_logic_cluster/lc_2/in_2

T_8_6_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g3_1
T_9_5_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g3_1
T_9_5_input_2_6
T_9_5_wire_logic_cluster/lc_6/in_2

T_8_6_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g3_1
T_9_5_input_2_4
T_9_5_wire_logic_cluster/lc_4/in_2

End 

Net : vIndexZ0Z_3
T_8_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g1_3
T_9_6_input_2_0
T_9_6_wire_logic_cluster/lc_0/in_2

T_8_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g1_3
T_8_6_wire_logic_cluster/lc_7/in_1

T_8_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_47
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_4/in_1

T_8_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_47
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_6/in_1

T_8_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_47
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_2/in_1

T_8_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_47
T_9_4_lc_trk_g2_7
T_9_4_input_2_5
T_9_4_wire_logic_cluster/lc_5/in_2

T_8_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_47
T_9_4_lc_trk_g2_7
T_9_4_input_2_1
T_9_4_wire_logic_cluster/lc_1/in_2

T_8_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_47
T_9_4_lc_trk_g2_7
T_9_4_input_2_7
T_9_4_wire_logic_cluster/lc_7/in_2

T_8_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g0_3
T_8_6_wire_logic_cluster/lc_3/in_0

T_8_6_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g2_3
T_9_5_input_2_1
T_9_5_wire_logic_cluster/lc_1/in_2

T_8_6_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g2_3
T_9_5_wire_logic_cluster/lc_6/in_3

T_8_6_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g2_3
T_9_5_wire_logic_cluster/lc_4/in_3

End 

Net : ctr_cry_13
T_9_8_wire_logic_cluster/lc_5/cout
T_9_8_wire_logic_cluster/lc_6/in_3

Net : N_76_cascade_
T_9_6_wire_logic_cluster/lc_1/ltout
T_9_6_wire_logic_cluster/lc_2/in_2

End 

Net : vIndexZ0Z_0
T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_0/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g3_3
T_8_6_input_2_0
T_8_6_wire_logic_cluster/lc_0/in_2

T_9_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_46
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_46
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_6/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_46
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_2/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_46
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_5/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_46
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_1/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_46
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_7/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_3/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_6/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_1/in_3

End 

Net : ctr_cry_12
T_9_8_wire_logic_cluster/lc_4/cout
T_9_8_wire_logic_cluster/lc_5/in_3

Net : hIndexZ0Z_3
T_11_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_3
T_9_6_lc_trk_g1_6
T_9_6_input_2_1
T_9_6_wire_logic_cluster/lc_1/in_2

T_11_6_wire_logic_cluster/lc_3/out
T_11_5_sp4_v_t_38
T_11_8_lc_trk_g1_6
T_11_8_wire_logic_cluster/lc_4/in_3

T_11_6_wire_logic_cluster/lc_3/out
T_11_5_sp4_v_t_38
T_11_9_lc_trk_g0_3
T_11_9_wire_logic_cluster/lc_7/in_0

T_11_6_wire_logic_cluster/lc_3/out
T_12_5_sp4_v_t_39
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_7/in_0

T_11_6_wire_logic_cluster/lc_3/out
T_12_5_sp4_v_t_39
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_3/in_0

T_11_6_wire_logic_cluster/lc_3/out
T_12_5_sp4_v_t_39
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_1/in_0

T_11_6_wire_logic_cluster/lc_3/out
T_12_5_sp4_v_t_39
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_4/in_1

T_11_6_wire_logic_cluster/lc_3/out
T_12_5_sp4_v_t_39
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_0/in_1

T_11_6_wire_logic_cluster/lc_3/out
T_12_5_sp4_v_t_39
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_6/in_1

T_11_6_wire_logic_cluster/lc_3/out
T_11_5_sp4_v_t_38
T_11_9_lc_trk_g0_3
T_11_9_wire_logic_cluster/lc_6/in_3

T_11_6_wire_logic_cluster/lc_3/out
T_11_5_sp4_v_t_38
T_11_9_lc_trk_g0_3
T_11_9_wire_logic_cluster/lc_2/in_3

T_11_6_wire_logic_cluster/lc_3/out
T_11_5_sp4_v_t_38
T_11_9_lc_trk_g0_3
T_11_9_wire_logic_cluster/lc_0/in_3

T_11_6_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g2_3
T_12_7_wire_logic_cluster/lc_1/in_0

T_11_6_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_2/in_0

T_11_6_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_4/in_0

T_11_6_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g2_3
T_12_7_wire_logic_cluster/lc_3/in_0

T_11_6_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_1/in_3

T_11_6_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_3/in_3

T_11_6_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g2_3
T_12_7_wire_logic_cluster/lc_4/in_3

T_11_6_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g2_3
T_12_7_wire_logic_cluster/lc_6/in_3

T_11_6_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g2_3
T_12_7_wire_logic_cluster/lc_2/in_3

End 

Net : ballYZ0Z_2
T_7_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g1_2
T_8_6_wire_logic_cluster/lc_7/in_0

T_7_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_2/in_1

T_7_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g1_2
T_8_6_input_2_5
T_8_6_wire_logic_cluster/lc_5/in_2

End 

Net : ctr_cry_11
T_9_8_wire_logic_cluster/lc_3/cout
T_9_8_wire_logic_cluster/lc_4/in_3

Net : ballYZ0Z_0
T_7_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g1_0
T_8_6_wire_logic_cluster/lc_0/in_3

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g1_0
T_7_6_wire_logic_cluster/lc_0/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g1_0
T_8_6_wire_logic_cluster/lc_5/in_0

End 

Net : N_67_i
T_8_6_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g0_0
T_8_5_wire_logic_cluster/lc_3/in_1

End 

Net : ctr_cry_10
T_9_8_wire_logic_cluster/lc_2/cout
T_9_8_wire_logic_cluster/lc_3/in_3

Net : ctr_cry_9
T_9_8_wire_logic_cluster/lc_1/cout
T_9_8_wire_logic_cluster/lc_2/in_3

Net : ctr_cry_8
T_9_8_wire_logic_cluster/lc_0/cout
T_9_8_wire_logic_cluster/lc_1/in_3

Net : bfn_9_8_0_
T_9_8_wire_logic_cluster/carry_in_mux/cout
T_9_8_wire_logic_cluster/lc_0/in_3

Net : N_57_i_cascade_
T_9_6_wire_logic_cluster/lc_2/ltout
T_9_6_wire_logic_cluster/lc_3/in_2

End 

Net : N_76
T_9_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g2_1
T_8_6_input_2_3
T_8_6_wire_logic_cluster/lc_3/in_2

T_9_6_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g1_1
T_9_6_wire_logic_cluster/lc_3/in_3

End 

Net : ctr_cry_6
T_9_7_wire_logic_cluster/lc_6/cout
T_9_7_wire_logic_cluster/lc_7/in_3

Net : ballXVelZ0Z_0
T_7_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_7/in_1

T_7_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_6/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_4/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_3/in_1

End 

Net : ballYVelZ0Z_0
T_8_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g2_6
T_7_6_wire_logic_cluster/lc_7/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g2_6
T_7_6_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_5/in_3

T_8_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g3_6
T_7_6_wire_logic_cluster/lc_3/in_0

End 

Net : ctr_cry_5
T_9_7_wire_logic_cluster/lc_5/cout
T_9_7_wire_logic_cluster/lc_6/in_3

Net : ballYZ0Z_1
T_7_6_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g2_1
T_8_5_input_2_3
T_8_5_wire_logic_cluster/lc_3/in_2

T_7_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_1/in_1

T_7_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g1_1
T_8_6_wire_logic_cluster/lc_5/in_1

End 

Net : ctr_cry_4
T_9_7_wire_logic_cluster/lc_4/cout
T_9_7_wire_logic_cluster/lc_5/in_3

Net : ctr_cry_3
T_9_7_wire_logic_cluster/lc_3/cout
T_9_7_wire_logic_cluster/lc_4/in_3

Net : N_58
T_11_6_wire_logic_cluster/lc_0/out
T_12_7_lc_trk_g2_0
T_12_7_wire_logic_cluster/lc_4/in_0

T_11_6_wire_logic_cluster/lc_0/out
T_11_6_lc_trk_g0_0
T_11_6_wire_logic_cluster/lc_3/in_1

T_11_6_wire_logic_cluster/lc_0/out
T_12_7_lc_trk_g2_0
T_12_7_wire_logic_cluster/lc_1/in_1

End 

Net : ctr_cry_2
T_9_7_wire_logic_cluster/lc_2/cout
T_9_7_wire_logic_cluster/lc_3/in_3

Net : ctr_cry_1
T_9_7_wire_logic_cluster/lc_1/cout
T_9_7_wire_logic_cluster/lc_2/in_3

Net : ctr_cry_0
T_9_7_wire_logic_cluster/lc_0/cout
T_9_7_wire_logic_cluster/lc_1/in_3

Net : ballYVel_s_1_0_0_cascade_
T_8_6_wire_logic_cluster/lc_5/ltout
T_8_6_wire_logic_cluster/lc_6/in_2

End 

Net : ballXVel_s_1_0_0_cascade_
T_7_7_wire_logic_cluster/lc_4/ltout
T_7_7_wire_logic_cluster/lc_5/in_2

End 

Net : N_58_cascade_
T_11_6_wire_logic_cluster/lc_0/ltout
T_11_6_wire_logic_cluster/lc_1/in_2

End 

Net : CONSTANT_ONE_NET
T_12_5_wire_logic_cluster/lc_4/out
T_13_4_lc_trk_g0_4
T_13_4_wire_io_cluster/io_0/D_OUT_0

T_12_5_wire_logic_cluster/lc_4/out
T_13_4_lc_trk_g1_4
T_13_4_wire_io_cluster/io_1/D_OUT_0

T_12_5_wire_logic_cluster/lc_4/out
T_13_6_lc_trk_g0_4
T_13_6_wire_io_cluster/io_0/D_OUT_0

T_12_5_wire_logic_cluster/lc_4/out
T_13_6_lc_trk_g1_4
T_13_6_wire_io_cluster/io_1/D_OUT_0

T_12_5_wire_logic_cluster/lc_4/out
T_12_3_sp4_v_t_37
T_13_3_span4_horz_0
T_13_3_lc_trk_g1_0
T_13_3_wire_io_cluster/io_1/D_OUT_0

T_12_5_wire_logic_cluster/lc_4/out
T_12_3_sp4_v_t_37
T_13_7_span4_horz_6
T_13_7_lc_trk_g0_6
T_13_7_wire_io_cluster/io_0/D_OUT_0

T_12_5_wire_logic_cluster/lc_4/out
T_12_1_sp4_v_t_45
T_13_1_span4_horz_1
T_13_1_span4_vert_t_12
T_13_2_lc_trk_g0_4
T_13_2_wire_io_cluster/io_0/D_OUT_0

T_12_5_wire_logic_cluster/lc_4/out
T_12_1_sp4_v_t_45
T_13_1_span4_horz_1
T_13_1_span4_vert_t_12
T_13_2_lc_trk_g1_4
T_13_2_wire_io_cluster/io_1/D_OUT_0

T_12_5_wire_logic_cluster/lc_4/out
T_12_1_sp4_v_t_45
T_13_1_span4_horz_1
T_13_1_lc_trk_g1_1
T_13_1_wire_io_cluster/io_0/D_OUT_0

T_12_5_wire_logic_cluster/lc_4/out
T_12_1_sp4_v_t_45
T_13_1_span4_horz_1
T_13_1_lc_trk_g0_1
T_13_1_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_406_i
T_12_8_wire_logic_cluster/lc_0/out
T_13_7_lc_trk_g0_0
T_13_7_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_407_i
T_12_8_wire_logic_cluster/lc_4/out
T_13_8_lc_trk_g1_4
T_13_8_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_408_i
T_12_8_wire_logic_cluster/lc_2/out
T_13_8_lc_trk_g0_2
T_13_8_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_409_i
T_12_8_wire_logic_cluster/lc_7/out
T_13_9_lc_trk_g0_7
T_13_9_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_410_i
T_11_8_wire_logic_cluster/lc_5/out
T_11_7_sp4_v_t_42
T_12_7_sp4_h_l_0
T_13_7_span4_vert_t_14
T_13_9_lc_trk_g0_2
T_13_9_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_411_i
T_12_10_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g0_5
T_13_11_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_412_i
T_11_2_wire_logic_cluster/lc_1/out
T_11_2_sp4_h_l_7
T_10_0_span4_vert_18
T_10_0_lc_trk_g0_2
T_10_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_413_i
T_12_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g1_4
T_13_12_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_414_i
T_12_4_wire_logic_cluster/lc_5/out
T_11_4_sp4_h_l_2
T_10_0_span4_vert_39
T_10_0_lc_trk_g0_7
T_10_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_415_i
T_12_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g0_5
T_13_13_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_416_i
T_12_10_wire_logic_cluster/lc_4/out
T_12_9_sp4_v_t_40
T_13_13_span4_horz_11
T_13_13_lc_trk_g1_3
T_13_13_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_417_i
T_12_10_wire_logic_cluster/lc_7/out
T_12_10_sp4_h_l_3
T_11_10_sp4_v_t_38
T_12_14_sp4_h_l_9
T_13_14_lc_trk_g1_4
T_13_14_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_418_i
T_12_11_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_47
T_12_13_sp4_v_t_36
T_12_17_span4_horz_r_0
T_13_14_lc_trk_g0_4
T_13_14_wire_io_cluster/io_1/OUT_ENB

End 

Net : p_clk12_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

End 

Net : N_419_i
T_12_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g1_0
T_13_15_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_420_i
T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_13_15_span4_horz_2
T_13_15_lc_trk_g0_2
T_13_15_wire_io_cluster/io_1/OUT_ENB

End 

Net : p_hLED_cl_10_iZ0Z_0
T_12_9_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g1_0
T_12_10_wire_logic_cluster/lc_7/in_0

End 

Net : p_hLED_cl_11_iZ0Z_0
T_12_9_wire_logic_cluster/lc_4/out
T_12_1_sp12_v_t_23
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_0/in_3

End 

Net : p_hLED_cl_12_iZ0Z_0
T_11_9_wire_logic_cluster/lc_6/out
T_9_9_sp4_h_l_9
T_12_9_sp4_v_t_39
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_5/in_3

End 

Net : p_hLED_cl_13_iZ0Z_0
T_12_9_wire_logic_cluster/lc_7/out
T_12_10_lc_trk_g1_7
T_12_10_wire_logic_cluster/lc_4/in_0

End 

Net : p_hLED_cl_14_iZ0Z_0
T_12_7_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g0_6
T_12_8_wire_logic_cluster/lc_0/in_0

End 

Net : p_hLED_cl_1_iZ0Z_0
T_12_7_wire_logic_cluster/lc_4/out
T_13_7_span12_horz_0
T_12_7_sp12_v_t_23
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_4/in_3

End 

Net : p_hLED_cl_2_iZ0Z_0
T_12_7_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g1_3
T_12_8_wire_logic_cluster/lc_7/in_3

End 

Net : p_hLED_cl_3_iZ0Z_0
T_12_9_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g0_3
T_12_8_wire_logic_cluster/lc_4/in_3

End 

Net : p_hLED_cl_4_iZ0Z_0
T_11_9_wire_logic_cluster/lc_2/out
T_12_8_lc_trk_g3_2
T_12_8_wire_logic_cluster/lc_2/in_3

End 

Net : p_hLED_cl_5_iZ0Z_0
T_12_9_wire_logic_cluster/lc_6/out
T_12_3_sp12_v_t_23
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_0/in_3

End 

Net : p_hLED_cl_6_iZ0Z_0
T_11_9_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g1_0
T_11_8_wire_logic_cluster/lc_5/in_0

End 

Net : p_hLED_cl_7_iZ0Z_0
T_12_7_wire_logic_cluster/lc_1/out
T_12_5_sp4_v_t_47
T_12_1_sp4_v_t_47
T_11_2_lc_trk_g3_7
T_11_2_wire_logic_cluster/lc_1/in_3

End 

Net : p_hLED_cl_8_iZ0Z_0
T_11_9_wire_logic_cluster/lc_7/out
T_12_10_lc_trk_g3_7
T_12_10_wire_logic_cluster/lc_5/in_3

End 

Net : p_hLED_cl_9_iZ0Z_0
T_12_9_wire_logic_cluster/lc_1/out
T_12_6_sp12_v_t_22
T_12_11_lc_trk_g2_6
T_12_11_wire_logic_cluster/lc_1/in_3

End 

Net : p_hLED_cl_iZ0Z_0
T_12_7_wire_logic_cluster/lc_2/out
T_12_3_sp4_v_t_41
T_12_4_lc_trk_g2_1
T_12_4_wire_logic_cluster/lc_5/in_0

End 

Net : N_421_i
T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp12_v_t_22
T_12_7_sp4_v_t_42
T_13_7_span4_horz_7
T_13_7_lc_trk_g0_7
T_13_7_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_422_i
T_11_5_wire_logic_cluster/lc_0/out
T_12_5_sp4_h_l_0
T_13_5_span4_vert_t_14
T_13_6_lc_trk_g0_6
T_13_6_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_423_i
T_11_6_wire_logic_cluster/lc_5/out
T_11_6_sp12_h_l_1
T_13_6_lc_trk_g0_5
T_13_6_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_424_i
T_11_4_wire_logic_cluster/lc_5/out
T_11_4_sp12_h_l_1
T_13_4_lc_trk_g1_5
T_13_4_wire_io_cluster/io_1/OUT_ENB

End 

Net : p_vLED_cl_1_iZ0Z_0
T_9_5_wire_logic_cluster/lc_1/out
T_8_5_sp4_h_l_10
T_11_5_sp4_v_t_47
T_11_6_lc_trk_g3_7
T_11_6_wire_logic_cluster/lc_5/in_3

End 

Net : p_vLED_cl_2_iZ0Z_0
T_9_4_wire_logic_cluster/lc_5/out
T_9_0_span4_vert_47
T_9_2_lc_trk_g3_2
T_9_2_wire_logic_cluster/lc_4/in_3

End 

Net : p_vLED_cl_3_iZ0Z_0
T_9_5_wire_logic_cluster/lc_6/out
T_9_5_sp4_h_l_1
T_11_5_lc_trk_g3_4
T_11_5_wire_logic_cluster/lc_0/in_3

End 

Net : p_vLED_cl_4_iZ0Z_0
T_9_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_7
T_12_0_span4_vert_42
T_12_2_lc_trk_g3_7
T_12_2_wire_logic_cluster/lc_3/in_3

End 

Net : p_vLED_cl_5_iZ0Z_0
T_9_5_wire_logic_cluster/lc_4/out
T_10_5_sp12_h_l_0
T_12_5_lc_trk_g1_7
T_12_5_wire_logic_cluster/lc_3/in_3

End 

Net : p_vLED_cl_6_iZ0Z_0
T_9_4_wire_logic_cluster/lc_7/out
T_9_4_sp4_h_l_3
T_11_4_lc_trk_g2_6
T_11_4_wire_logic_cluster/lc_3/in_3

End 

Net : p_vLED_cl_7_iZ0Z_0
T_9_4_wire_logic_cluster/lc_4/out
T_9_3_sp4_v_t_40
T_10_3_sp4_h_l_5
T_12_3_lc_trk_g3_0
T_12_3_wire_logic_cluster/lc_6/in_3

End 

Net : p_vLED_cl_8_iZ0Z_0
T_9_4_wire_logic_cluster/lc_6/out
T_9_4_sp4_h_l_1
T_11_4_lc_trk_g3_4
T_11_4_wire_logic_cluster/lc_5/in_0

End 

Net : p_vLED_cl_9_iZ0Z_0
T_9_5_wire_logic_cluster/lc_3/out
T_9_0_span12_vert_14
T_9_1_lc_trk_g3_6
T_9_1_wire_logic_cluster/lc_2/in_3

End 

Net : p_vLED_cl_iZ0Z_0
T_9_4_wire_logic_cluster/lc_2/out
T_9_4_sp4_h_l_9
T_12_0_span4_vert_44
T_11_2_lc_trk_g2_1
T_11_2_wire_logic_cluster/lc_7/in_0

End 

Net : N_425_i
T_11_4_wire_logic_cluster/lc_3/out
T_11_4_sp4_h_l_11
T_13_4_lc_trk_g0_3
T_13_4_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_427_i
T_12_2_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g1_3
T_13_2_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_428_i
T_9_2_wire_logic_cluster/lc_4/out
T_10_2_sp12_h_l_0
T_13_2_lc_trk_g0_7
T_13_2_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_429_i
T_11_2_wire_logic_cluster/lc_7/out
T_11_1_sp4_v_t_46
T_12_1_sp4_h_l_11
T_13_1_lc_trk_g0_6
T_13_1_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_430_i
T_9_1_wire_logic_cluster/lc_2/out
T_4_1_sp12_h_l_0
T_13_1_lc_trk_g0_3
T_13_1_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_426_i
T_12_3_wire_logic_cluster/lc_6/out
T_13_3_lc_trk_g0_6
T_13_3_wire_io_cluster/io_1/OUT_ENB

End 

Net : bfn_9_7_0_
