#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Fri Apr 11 03:01:25 2025
# Process ID         : 84725
# Current directory  : /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.runs/synth_1
# Command line       : vivado -log alchitry_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl
# Log file           : /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.runs/synth_1/alchitry_top.vds
# Journal file       : /home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.runs/synth_1/vivado.jou
# Running On         : fedora
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11300H @ 3.10GHz
# CPU Frequency      : 3315.242 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16487 MB
# Swap memory        : 8589 MB
# Total Virtual      : 25077 MB
# Available Virtual  : 18268 MB
#-----------------------------------------------------------
source alchitry_top.tcl -notrace
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 84736
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2044.164 ; gain = 354.855 ; free physical = 1387 ; free virtual = 16402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/uart_rx.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter BAUD bound to: 20'b11110100001001000000 
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/uart_rx.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/uart_rx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/uart_tx.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter BAUD bound to: 20'b11110100001001000000 
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/uart_tx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'debugger' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/debugger.sv:7]
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/debugger.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'debugger' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/debugger.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2116.133 ; gain = 426.824 ; free physical = 1294 ; free virtual = 16310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2130.977 ; gain = 441.668 ; free physical = 1290 ; free virtual = 16306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2130.977 ; gain = 441.668 ; free physical = 1290 ; free virtual = 16306
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2130.977 ; gain = 0.000 ; free physical = 1290 ; free virtual = 16306
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/constraint/au_props.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2280.727 ; gain = 0.000 ; free physical = 1268 ; free virtual = 16284
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2280.727 ; gain = 0.000 ; free physical = 1268 ; free virtual = 16284
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.727 ; gain = 591.418 ; free physical = 1280 ; free virtual = 16296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2288.730 ; gain = 599.422 ; free physical = 1280 ; free virtual = 16296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2288.730 ; gain = 599.422 ; free physical = 1280 ; free virtual = 16296
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'debugger'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'debugger'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2288.730 ; gain = 599.422 ; free physical = 1282 ; free virtual = 16300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.730 ; gain = 599.422 ; free physical = 1256 ; free virtual = 16278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------------------------+---------------+----------------+
|Module Name  | RTL Object                   | Depth x Width | Implemented As | 
+-------------+------------------------------+---------------+----------------+
|debugger     | TEXT_CORRECT_BUTTON          | 32x7          | LUT            | 
|alchitry_top | debugger/TEXT_CORRECT_BUTTON | 32x7          | LUT            | 
+-------------+------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2310.730 ; gain = 621.422 ; free physical = 1219 ; free virtual = 16241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2340.777 ; gain = 651.469 ; free physical = 1188 ; free virtual = 16209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2341.785 ; gain = 652.477 ; free physical = 1188 ; free virtual = 16209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2483.598 ; gain = 794.289 ; free physical = 1078 ; free virtual = 16100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2483.598 ; gain = 794.289 ; free physical = 1078 ; free virtual = 16100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2483.598 ; gain = 794.289 ; free physical = 1078 ; free virtual = 16101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2483.598 ; gain = 794.289 ; free physical = 1078 ; free virtual = 16101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2483.598 ; gain = 794.289 ; free physical = 1078 ; free virtual = 16101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2483.598 ; gain = 794.289 ; free physical = 1078 ; free virtual = 16101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     8|
|4     |LUT3 |     9|
|5     |LUT4 |    12|
|6     |LUT5 |    19|
|7     |LUT6 |    28|
|8     |FDRE |    54|
|9     |FDSE |     4|
|10    |IBUF |     3|
|11    |OBUF |     9|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2483.598 ; gain = 794.289 ; free physical = 1078 ; free virtual = 16101
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2483.598 ; gain = 644.539 ; free physical = 1082 ; free virtual = 16104
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2483.605 ; gain = 794.289 ; free physical = 1082 ; free virtual = 16104
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.605 ; gain = 0.000 ; free physical = 1079 ; free virtual = 16101
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.625 ; gain = 0.000 ; free physical = 1253 ; free virtual = 16278
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ac6ebb8
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2539.625 ; gain = 850.324 ; free physical = 1253 ; free virtual = 16278
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1488.427; main = 1488.427; forked = 269.533
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3853.758; main = 2539.629; forked = 1565.023
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.637 ; gain = 0.000 ; free physical = 1253 ; free virtual = 16278
INFO: [Common 17-1381] The checkpoint '/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/test_module/project_debugger/build/vivado/project_debugger.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 03:01:49 2025...
