Info: Generated by version: 22.2 build 94
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ed_synth.qsys --synthesis=VERILOG --output-directory=C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ed_synth --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading qii/ed_synth.qsys
Progress: Reading input file
Progress: Parameterizing module emif_cal
Progress: Parameterizing module emif_fm_0
Progress: Parameterizing module local_reset_combiner
Progress: Parameterizing module ninit_done
Progress: Parameterizing module tg
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ed_synth: "Transforming system: ed_synth"
Info: Interconnect is inserted between master tg.ctrl_amm_0 and slave emif_fm_0.ctrl_amm_0 because the master has address signal 34 bit wide, but the slave is 27 bit wide.
Info: ed_synth: "Naming system components in system: ed_synth"
Info: ed_synth: "Processing generation queue"
Info: ed_synth: "Generating: ed_synth"
Info: ed_synth: "Generating: ed_synth_emif_cal"
Info: ed_synth: "Generating: ed_synth_emif_fm_0"
Info: ed_synth: "Generating: ed_synth_local_reset_combiner"
Info: ed_synth: "Generating: ed_synth_ninit_done"
Info: ed_synth: "Generating: ed_synth_tg"
Info: ed_synth: "Generating: ed_synth_altera_mm_interconnect_1920_2l4tnfq"
Info: ed_synth: "Generating: altera_reset_controller"
Info: ed_synth: "Generating: ed_synth_altera_merlin_master_translator_191_g7h47bq"
Info: ed_synth: "Generating: ed_synth_altera_merlin_slave_translator_191_x56fcki"
Info: ed_synth: Done "ed_synth" with 10 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
