###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Wed May  4 19:23:16 2016
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix encryptor_chip_postRoute -outDir timingReports
###############################################################
Path 1: MET Recovery Check with Pin I0/ENCRYPTED/\state_reg[2] /CLK 
Endpoint:   I0/ENCRYPTED/\state_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.085
+ Phase Shift                 100.000
= Required Time               100.085
- Arrival Time                  7.149
= Slack Time                   92.936
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |   94.036 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.301 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.544 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.752 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.219 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.483 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   95.891 | 
     | I0/FE_OFC17_nn_rst             | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.898 | 
     | I0/FE_OFC56_nn_rst             | A ^ -> Y v     | INVX4   | 0.887 | 0.734 |   4.696 |   97.632 | 
     | I0/ENCRYPTED/FE_OFC69_nn_rst   | A v -> Y ^     | INVX8   | 0.607 | 0.581 |   5.277 |   98.213 | 
     | I0/ENCRYPTED/FE_OFC76_nn_rst   | A ^ -> Y v     | INVX1   | 0.475 | 0.543 |   5.819 |   98.755 | 
     | I0/ENCRYPTED/FE_OFC79_nn_rst   | A v -> Y ^     | INVX8   | 0.802 | 0.541 |   6.360 |   99.296 | 
     | I0/ENCRYPTED/FE_OFC8829_nn_rst | A ^ -> Y ^     | BUFX2   | 0.790 | 0.705 |   7.066 |  100.002 | 
     | I0/ENCRYPTED/\state_reg[2]     | R ^            | DFFSR   | 0.807 | 0.084 |   7.149 |  100.085 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.000 |       |   0.000 |  -92.936 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.936 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.936 | 
     | nclk__L2_I0                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.936 | 
     | nclk__L3_I0                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.936 | 
     | nclk__L4_I1                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.936 | 
     | nclk__L5_I3                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.936 | 
     | nclk__L6_I6                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.936 | 
     | nclk__L7_I15               | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.936 | 
     | nclk__L8_I65               | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.936 | 
     | I0/ENCRYPTED/\state_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.936 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin I0/ENCRYPTED/\state_reg[3] /CLK 
Endpoint:   I0/ENCRYPTED/\state_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.085
+ Phase Shift                 100.000
= Required Time               100.085
- Arrival Time                  7.149
= Slack Time                   92.937
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |   94.037 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.302 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.544 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.752 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.219 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.484 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   95.892 | 
     | I0/FE_OFC17_nn_rst             | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.899 | 
     | I0/FE_OFC56_nn_rst             | A ^ -> Y v     | INVX4   | 0.887 | 0.734 |   4.696 |   97.632 | 
     | I0/ENCRYPTED/FE_OFC69_nn_rst   | A v -> Y ^     | INVX8   | 0.607 | 0.581 |   5.277 |   98.213 | 
     | I0/ENCRYPTED/FE_OFC76_nn_rst   | A ^ -> Y v     | INVX1   | 0.475 | 0.543 |   5.819 |   98.756 | 
     | I0/ENCRYPTED/FE_OFC79_nn_rst   | A v -> Y ^     | INVX8   | 0.802 | 0.541 |   6.360 |   99.297 | 
     | I0/ENCRYPTED/FE_OFC8829_nn_rst | A ^ -> Y ^     | BUFX2   | 0.790 | 0.705 |   7.066 |  100.002 | 
     | I0/ENCRYPTED/\state_reg[3]     | R ^            | DFFSR   | 0.806 | 0.083 |   7.149 |  100.085 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.000 |       |   0.000 |  -92.937 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.937 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.937 | 
     | nclk__L2_I0                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.937 | 
     | nclk__L3_I0                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.937 | 
     | nclk__L4_I1                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.937 | 
     | nclk__L5_I3                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.937 | 
     | nclk__L6_I6                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.937 | 
     | nclk__L7_I15               | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.937 | 
     | nclk__L8_I65               | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.937 | 
     | I0/ENCRYPTED/\state_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.937 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin I0/ENCRYPTED/\state_reg[4] /CLK 
Endpoint:   I0/ENCRYPTED/\state_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.085
+ Phase Shift                 100.000
= Required Time               100.085
- Arrival Time                  7.147
= Slack Time                   92.938
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |   94.039 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.304 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.546 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.754 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.221 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.486 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   95.894 | 
     | I0/FE_OFC17_nn_rst             | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.901 | 
     | I0/FE_OFC56_nn_rst             | A ^ -> Y v     | INVX4   | 0.887 | 0.734 |   4.696 |   97.634 | 
     | I0/ENCRYPTED/FE_OFC69_nn_rst   | A v -> Y ^     | INVX8   | 0.607 | 0.581 |   5.277 |   98.215 | 
     | I0/ENCRYPTED/FE_OFC76_nn_rst   | A ^ -> Y v     | INVX1   | 0.475 | 0.543 |   5.819 |   98.758 | 
     | I0/ENCRYPTED/FE_OFC79_nn_rst   | A v -> Y ^     | INVX8   | 0.802 | 0.541 |   6.360 |   99.299 | 
     | I0/ENCRYPTED/FE_OFC8829_nn_rst | A ^ -> Y ^     | BUFX2   | 0.790 | 0.705 |   7.066 |  100.004 | 
     | I0/ENCRYPTED/\state_reg[4]     | R ^            | DFFSR   | 0.806 | 0.081 |   7.147 |  100.085 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.000 |       |   0.000 |  -92.938 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.938 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.938 | 
     | nclk__L2_I0                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.938 | 
     | nclk__L3_I0                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.938 | 
     | nclk__L4_I1                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.938 | 
     | nclk__L5_I3                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.938 | 
     | nclk__L6_I6                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.938 | 
     | nclk__L7_I15               | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.938 | 
     | nclk__L8_I65               | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.938 | 
     | I0/ENCRYPTED/\state_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.938 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin I0/ENCRYPTED/\state_reg[0] /CLK 
Endpoint:   I0/ENCRYPTED/\state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.086
+ Phase Shift                 100.000
= Required Time               100.086
- Arrival Time                  7.144
= Slack Time                   92.942
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |   94.042 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.307 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.549 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.757 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.224 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.489 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   95.897 | 
     | I0/FE_OFC17_nn_rst             | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.904 | 
     | I0/FE_OFC56_nn_rst             | A ^ -> Y v     | INVX4   | 0.887 | 0.734 |   4.696 |   97.637 | 
     | I0/ENCRYPTED/FE_OFC69_nn_rst   | A v -> Y ^     | INVX8   | 0.607 | 0.581 |   5.277 |   98.218 | 
     | I0/ENCRYPTED/FE_OFC76_nn_rst   | A ^ -> Y v     | INVX1   | 0.475 | 0.543 |   5.819 |   98.761 | 
     | I0/ENCRYPTED/FE_OFC79_nn_rst   | A v -> Y ^     | INVX8   | 0.802 | 0.541 |   6.360 |   99.302 | 
     | I0/ENCRYPTED/FE_OFC8829_nn_rst | A ^ -> Y ^     | BUFX2   | 0.790 | 0.705 |   7.066 |  100.007 | 
     | I0/ENCRYPTED/\state_reg[0]     | R ^            | DFFSR   | 0.804 | 0.078 |   7.144 |  100.086 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.000 |       |   0.000 |  -92.942 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L2_I0                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L3_I0                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L4_I1                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L5_I3                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L6_I6                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L7_I15               | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L8_I65               | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | I0/ENCRYPTED/\state_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin I0/ENCRYPTED/\state_reg[1] /CLK 
Endpoint:   I0/ENCRYPTED/\state_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.086
+ Phase Shift                 100.000
= Required Time               100.086
- Arrival Time                  7.143
= Slack Time                   92.942
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |   94.042 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.308 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.550 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.758 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.225 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.489 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   95.898 | 
     | I0/FE_OFC17_nn_rst             | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.904 | 
     | I0/FE_OFC56_nn_rst             | A ^ -> Y v     | INVX4   | 0.887 | 0.734 |   4.696 |   97.638 | 
     | I0/ENCRYPTED/FE_OFC69_nn_rst   | A v -> Y ^     | INVX8   | 0.607 | 0.581 |   5.277 |   98.219 | 
     | I0/ENCRYPTED/FE_OFC76_nn_rst   | A ^ -> Y v     | INVX1   | 0.475 | 0.543 |   5.819 |   98.762 | 
     | I0/ENCRYPTED/FE_OFC79_nn_rst   | A v -> Y ^     | INVX8   | 0.802 | 0.541 |   6.360 |   99.303 | 
     | I0/ENCRYPTED/FE_OFC8829_nn_rst | A ^ -> Y ^     | BUFX2   | 0.790 | 0.705 |   7.066 |  100.008 | 
     | I0/ENCRYPTED/\state_reg[1]     | R ^            | DFFSR   | 0.804 | 0.078 |   7.143 |  100.086 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.000 |       |   0.000 |  -92.942 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L2_I0                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L3_I0                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L4_I1                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L5_I3                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L6_I6                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L7_I15               | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | nclk__L8_I65               | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     | I0/ENCRYPTED/\state_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.942 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[44][1] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[44][1] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.154
= Slack Time                   92.968
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.068 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.334 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.576 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.784 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.251 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.515 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   95.924 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.930 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.461 | 
     | I0/NONDATA/CALL/FE_OFC47_nn_rst    | A v -> Y ^     | INVX8   | 0.912 | 1.341 |   5.834 |   98.802 | 
     | I0/NONDATA/CALL/FE_OFC8832_nn_rst  | A ^ -> Y ^     | BUFX4   | 0.567 | 0.595 |   6.429 |   99.397 | 
     | I0/NONDATA/CALL/FE_OFC65_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.644 | 0.719 |   7.148 |  100.116 | 
     | I0/NONDATA/CALL/\memory_reg[44][1] | R ^            | DFFSR   | 0.644 | 0.006 |   7.154 |  100.122 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -92.968 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.968 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.968 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.968 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.968 | 
     | nclk__L4_I1                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.968 | 
     | nclk__L5_I2                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.968 | 
     | nclk__L6_I5                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.968 | 
     | nclk__L7_I14                       | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.968 | 
     | nclk__L8_I59                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.968 | 
     | I0/NONDATA/CALL/\memory_reg[44][1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.968 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[44][0] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[44][0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.154
= Slack Time                   92.969
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.069 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.334 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.576 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.784 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.251 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.516 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   95.924 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.931 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.462 | 
     | I0/NONDATA/CALL/FE_OFC47_nn_rst    | A v -> Y ^     | INVX8   | 0.912 | 1.341 |   5.834 |   98.802 | 
     | I0/NONDATA/CALL/FE_OFC8832_nn_rst  | A ^ -> Y ^     | BUFX4   | 0.567 | 0.595 |   6.429 |   99.398 | 
     | I0/NONDATA/CALL/FE_OFC65_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.644 | 0.719 |   7.148 |  100.117 | 
     | I0/NONDATA/CALL/\memory_reg[44][0] | R ^            | DFFSR   | 0.644 | 0.005 |   7.154 |  100.122 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -92.969 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L4_I1                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L5_I2                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L6_I5                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L7_I14                       | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L8_I59                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | I0/NONDATA/CALL/\memory_reg[44][0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[40][0] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[40][0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.153
= Slack Time                   92.969
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.069 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.334 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.577 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.785 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.252 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.516 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   95.924 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.931 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.462 | 
     | I0/NONDATA/CALL/FE_OFC47_nn_rst    | A v -> Y ^     | INVX8   | 0.912 | 1.341 |   5.834 |   98.803 | 
     | I0/NONDATA/CALL/FE_OFC8832_nn_rst  | A ^ -> Y ^     | BUFX4   | 0.567 | 0.595 |   6.429 |   99.398 | 
     | I0/NONDATA/CALL/FE_OFC65_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.644 | 0.719 |   7.148 |  100.117 | 
     | I0/NONDATA/CALL/\memory_reg[40][0] | R ^            | DFFSR   | 0.644 | 0.005 |   7.153 |  100.122 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -92.969 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L4_I1                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L5_I2                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L6_I5                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L7_I14                       | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L8_I59                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | I0/NONDATA/CALL/\memory_reg[40][0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[42][5] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[42][5] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.153
= Slack Time                   92.969
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.069 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.334 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.577 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.785 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.252 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.516 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   95.924 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.931 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.462 | 
     | I0/NONDATA/CALL/FE_OFC47_nn_rst    | A v -> Y ^     | INVX8   | 0.912 | 1.341 |   5.834 |   98.803 | 
     | I0/NONDATA/CALL/FE_OFC8832_nn_rst  | A ^ -> Y ^     | BUFX4   | 0.567 | 0.595 |   6.429 |   99.398 | 
     | I0/NONDATA/CALL/FE_OFC65_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.644 | 0.719 |   7.148 |  100.117 | 
     | I0/NONDATA/CALL/\memory_reg[42][5] | R ^            | DFFSR   | 0.644 | 0.005 |   7.153 |  100.122 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -92.969 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L4_I1                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L5_I2                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L6_I5                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L7_I14                       | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L8_I58                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | I0/NONDATA/CALL/\memory_reg[42][5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[42][1] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[42][1] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.153
= Slack Time                   92.969
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.069 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.335 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.577 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.785 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.252 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.516 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   95.925 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.931 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.462 | 
     | I0/NONDATA/CALL/FE_OFC47_nn_rst    | A v -> Y ^     | INVX8   | 0.912 | 1.341 |   5.834 |   98.803 | 
     | I0/NONDATA/CALL/FE_OFC8832_nn_rst  | A ^ -> Y ^     | BUFX4   | 0.567 | 0.595 |   6.429 |   99.398 | 
     | I0/NONDATA/CALL/FE_OFC65_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.644 | 0.719 |   7.148 |  100.117 | 
     | I0/NONDATA/CALL/\memory_reg[42][1] | R ^            | DFFSR   | 0.644 | 0.005 |   7.153 |  100.122 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -92.969 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L4_I1                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L5_I2                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L6_I5                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L7_I14                       | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L8_I58                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | I0/NONDATA/CALL/\memory_reg[42][1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[42][0] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[42][0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.153
= Slack Time                   92.969
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.069 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.335 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.577 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.785 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.252 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.516 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   95.925 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.931 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.462 | 
     | I0/NONDATA/CALL/FE_OFC47_nn_rst    | A v -> Y ^     | INVX8   | 0.912 | 1.341 |   5.834 |   98.803 | 
     | I0/NONDATA/CALL/FE_OFC8832_nn_rst  | A ^ -> Y ^     | BUFX4   | 0.567 | 0.595 |   6.429 |   99.398 | 
     | I0/NONDATA/CALL/FE_OFC65_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.644 | 0.719 |   7.148 |  100.117 | 
     | I0/NONDATA/CALL/\memory_reg[42][0] | R ^            | DFFSR   | 0.644 | 0.005 |   7.153 |  100.122 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -92.969 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L4_I1                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L5_I2                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L6_I5                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L7_I14                       | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | nclk__L8_I59                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     | I0/NONDATA/CALL/\memory_reg[42][0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.969 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[40][7] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[40][7] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.151
= Slack Time                   92.971
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.071 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.336 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.578 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.786 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.253 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.518 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   95.926 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.933 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.464 | 
     | I0/NONDATA/CALL/FE_OFC47_nn_rst    | A v -> Y ^     | INVX8   | 0.912 | 1.341 |   5.834 |   98.804 | 
     | I0/NONDATA/CALL/FE_OFC8832_nn_rst  | A ^ -> Y ^     | BUFX4   | 0.567 | 0.595 |   6.429 |   99.400 | 
     | I0/NONDATA/CALL/FE_OFC65_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.644 | 0.719 |   7.148 |  100.119 | 
     | I0/NONDATA/CALL/\memory_reg[40][7] | R ^            | DFFSR   | 0.644 | 0.003 |   7.151 |  100.122 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -92.971 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L4_I1                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L5_I2                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L6_I5                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L7_I14                       | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L8_I59                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | I0/NONDATA/CALL/\memory_reg[40][7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[42][7] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[42][7] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.151
= Slack Time                   92.971
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.071 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.336 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.578 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.786 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.253 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.518 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   95.926 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.933 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.464 | 
     | I0/NONDATA/CALL/FE_OFC47_nn_rst    | A v -> Y ^     | INVX8   | 0.912 | 1.341 |   5.834 |   98.804 | 
     | I0/NONDATA/CALL/FE_OFC8832_nn_rst  | A ^ -> Y ^     | BUFX4   | 0.567 | 0.595 |   6.429 |   99.400 | 
     | I0/NONDATA/CALL/FE_OFC65_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.644 | 0.719 |   7.148 |  100.119 | 
     | I0/NONDATA/CALL/\memory_reg[42][7] | R ^            | DFFSR   | 0.644 | 0.003 |   7.151 |  100.122 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -92.971 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L4_I1                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L5_I2                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L6_I5                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L7_I14                       | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L8_I59                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | I0/NONDATA/CALL/\memory_reg[42][7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[40][5] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[40][5] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.151
= Slack Time                   92.971
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.071 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.336 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.579 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.787 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.254 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.518 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   95.926 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   96.933 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.464 | 
     | I0/NONDATA/CALL/FE_OFC47_nn_rst    | A v -> Y ^     | INVX8   | 0.912 | 1.341 |   5.834 |   98.805 | 
     | I0/NONDATA/CALL/FE_OFC8832_nn_rst  | A ^ -> Y ^     | BUFX4   | 0.567 | 0.595 |   6.429 |   99.400 | 
     | I0/NONDATA/CALL/FE_OFC65_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.644 | 0.719 |   7.148 |  100.119 | 
     | I0/NONDATA/CALL/\memory_reg[40][5] | R ^            | DFFSR   | 0.644 | 0.003 |   7.151 |  100.122 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -92.971 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L4_I1                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L5_I2                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L6_I5                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L7_I14                       | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | nclk__L8_I58                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     | I0/NONDATA/CALL/\memory_reg[40][5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -92.971 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin I0/EXTRACT/\state_reg[4] /CLK 
Endpoint:   I0/EXTRACT/\state_reg[4] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                       (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.020
= Slack Time                   93.102
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                |         |       |       |  Time   |   Time   | 
     |------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                              | n_rst ^        |         | 0.161 |       |   1.100 |   94.202 | 
     | U12                          | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.468 | 
     | I0/FE_PHC8822_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.710 | 
     | I0/FE_PHC8819_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.918 | 
     | I0/FE_PHC8816_nn_rst         | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.385 | 
     | I0/FE_PHC8813_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.649 | 
     | I0/FE_OFC11_nn_rst           | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.058 | 
     | I0/FE_OFC17_nn_rst           | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.064 | 
     | I0/FE_OFC19_nn_rst           | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.595 | 
     | I0/EXTRACT/FE_OFC6969_nn_rst | A v -> Y v     | BUFX4   | 0.693 | 0.868 |   5.361 |   98.463 | 
     | I0/EXTRACT/FE_OFC35_nn_rst   | A v -> Y ^     | INVX8   | 0.883 | 0.755 |   6.116 |   99.218 | 
     | I0/EXTRACT/FE_OFC49_nn_rst   | A ^ -> Y ^     | BUFX2   | 0.644 | 0.892 |   7.008 |  100.110 | 
     | I0/EXTRACT/\state_reg[4]     | R ^            | DFFSR   | 0.644 | 0.012 |   7.020 |  100.122 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.000 |       |   0.000 |  -93.102 | 
     | U7                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.102 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.102 | 
     | nclk__L2_I0              | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.102 | 
     | nclk__L3_I1              | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.102 | 
     | nclk__L4_I4              | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.102 | 
     | nclk__L5_I15             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.102 | 
     | nclk__L6_I27             | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.102 | 
     | nclk__L7_I47             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.102 | 
     | nclk__L8_I183            | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.102 | 
     | I0/EXTRACT/\state_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.102 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin I0/EXTRACT/\state_reg[1] /CLK 
Endpoint:   I0/EXTRACT/\state_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                       (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.019
= Slack Time                   93.103
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                |         |       |       |  Time   |   Time   | 
     |------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                              | n_rst ^        |         | 0.161 |       |   1.100 |   94.203 | 
     | U12                          | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.468 | 
     | I0/FE_PHC8822_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.710 | 
     | I0/FE_PHC8819_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.918 | 
     | I0/FE_PHC8816_nn_rst         | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.385 | 
     | I0/FE_PHC8813_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.650 | 
     | I0/FE_OFC11_nn_rst           | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.058 | 
     | I0/FE_OFC17_nn_rst           | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.065 | 
     | I0/FE_OFC19_nn_rst           | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.596 | 
     | I0/EXTRACT/FE_OFC6969_nn_rst | A v -> Y v     | BUFX4   | 0.693 | 0.868 |   5.361 |   98.463 | 
     | I0/EXTRACT/FE_OFC35_nn_rst   | A v -> Y ^     | INVX8   | 0.883 | 0.755 |   6.116 |   99.218 | 
     | I0/EXTRACT/FE_OFC49_nn_rst   | A ^ -> Y ^     | BUFX2   | 0.644 | 0.892 |   7.008 |  100.110 | 
     | I0/EXTRACT/\state_reg[1]     | R ^            | DFFSR   | 0.644 | 0.012 |   7.019 |  100.122 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.000 |       |   0.000 |  -93.103 | 
     | U7                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L2_I0              | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L3_I1              | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L4_I4              | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L5_I15             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L6_I27             | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L7_I47             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L8_I183            | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | I0/EXTRACT/\state_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin I0/EXTRACT/\state_reg[3] /CLK 
Endpoint:   I0/EXTRACT/\state_reg[3] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                       (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.019
= Slack Time                   93.103
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                |         |       |       |  Time   |   Time   | 
     |------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                              | n_rst ^        |         | 0.161 |       |   1.100 |   94.203 | 
     | U12                          | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.468 | 
     | I0/FE_PHC8822_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.711 | 
     | I0/FE_PHC8819_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.919 | 
     | I0/FE_PHC8816_nn_rst         | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.386 | 
     | I0/FE_PHC8813_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.650 | 
     | I0/FE_OFC11_nn_rst           | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.058 | 
     | I0/FE_OFC17_nn_rst           | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.065 | 
     | I0/FE_OFC19_nn_rst           | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.596 | 
     | I0/EXTRACT/FE_OFC6969_nn_rst | A v -> Y v     | BUFX4   | 0.693 | 0.868 |   5.361 |   98.464 | 
     | I0/EXTRACT/FE_OFC35_nn_rst   | A v -> Y ^     | INVX8   | 0.883 | 0.755 |   6.116 |   99.219 | 
     | I0/EXTRACT/FE_OFC49_nn_rst   | A ^ -> Y ^     | BUFX2   | 0.644 | 0.892 |   7.008 |  100.111 | 
     | I0/EXTRACT/\state_reg[3]     | R ^            | DFFSR   | 0.644 | 0.011 |   7.019 |  100.122 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.000 |       |   0.000 |  -93.103 | 
     | U7                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L2_I0              | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L3_I1              | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L4_I4              | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L5_I15             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L6_I27             | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L7_I47             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | nclk__L8_I183            | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     | I0/EXTRACT/\state_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.103 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin I0/EXTRACT/\out_reg[77] /CLK 
Endpoint:   I0/EXTRACT/\out_reg[77] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.014
= Slack Time                   93.108
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                |         |       |       |  Time   |   Time   | 
     |------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                              | n_rst ^        |         | 0.161 |       |   1.100 |   94.208 | 
     | U12                          | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.473 | 
     | I0/FE_PHC8822_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.716 | 
     | I0/FE_PHC8819_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.924 | 
     | I0/FE_PHC8816_nn_rst         | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.391 | 
     | I0/FE_PHC8813_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.655 | 
     | I0/FE_OFC11_nn_rst           | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.064 | 
     | I0/FE_OFC17_nn_rst           | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.070 | 
     | I0/FE_OFC19_nn_rst           | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.601 | 
     | I0/EXTRACT/FE_OFC6969_nn_rst | A v -> Y v     | BUFX4   | 0.693 | 0.868 |   5.361 |   98.469 | 
     | I0/EXTRACT/FE_OFC35_nn_rst   | A v -> Y ^     | INVX8   | 0.883 | 0.755 |   6.116 |   99.224 | 
     | I0/EXTRACT/FE_OFC49_nn_rst   | A ^ -> Y ^     | BUFX2   | 0.644 | 0.892 |   7.008 |  100.116 | 
     | I0/EXTRACT/\out_reg[77]      | R ^            | DFFSR   | 0.644 | 0.006 |   7.014 |  100.122 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.000 |       |   0.000 |  -93.108 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.108 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.108 | 
     | nclk__L2_I0             | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.108 | 
     | nclk__L3_I1             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.108 | 
     | nclk__L4_I4             | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.108 | 
     | nclk__L5_I15            | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.108 | 
     | nclk__L6_I27            | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.108 | 
     | nclk__L7_I47            | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.108 | 
     | nclk__L8_I184           | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.108 | 
     | I0/EXTRACT/\out_reg[77] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.108 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin I0/EXTRACT/\out_reg[72] /CLK 
Endpoint:   I0/EXTRACT/\out_reg[72] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.013
= Slack Time                   93.109
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                |         |       |       |  Time   |   Time   | 
     |------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                              | n_rst ^        |         | 0.161 |       |   1.100 |   94.209 | 
     | U12                          | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.474 | 
     | I0/FE_PHC8822_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.717 | 
     | I0/FE_PHC8819_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.925 | 
     | I0/FE_PHC8816_nn_rst         | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.391 | 
     | I0/FE_PHC8813_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.656 | 
     | I0/FE_OFC11_nn_rst           | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.064 | 
     | I0/FE_OFC17_nn_rst           | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.071 | 
     | I0/FE_OFC19_nn_rst           | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.602 | 
     | I0/EXTRACT/FE_OFC6969_nn_rst | A v -> Y v     | BUFX4   | 0.693 | 0.868 |   5.361 |   98.469 | 
     | I0/EXTRACT/FE_OFC35_nn_rst   | A v -> Y ^     | INVX8   | 0.883 | 0.755 |   6.116 |   99.225 | 
     | I0/EXTRACT/FE_OFC49_nn_rst   | A ^ -> Y ^     | BUFX2   | 0.644 | 0.892 |   7.008 |  100.117 | 
     | I0/EXTRACT/\out_reg[72]      | R ^            | DFFSR   | 0.644 | 0.005 |   7.013 |  100.122 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.000 |       |   0.000 |  -93.109 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L2_I0             | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L3_I1             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L4_I4             | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L5_I15            | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L6_I27            | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L7_I47            | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L8_I184           | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | I0/EXTRACT/\out_reg[72] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin I0/EXTRACT/\state_reg[2] /CLK 
Endpoint:   I0/EXTRACT/\state_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                       (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.013
= Slack Time                   93.109
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                |         |       |       |  Time   |   Time   | 
     |------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                              | n_rst ^        |         | 0.161 |       |   1.100 |   94.209 | 
     | U12                          | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.474 | 
     | I0/FE_PHC8822_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.717 | 
     | I0/FE_PHC8819_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.925 | 
     | I0/FE_PHC8816_nn_rst         | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.392 | 
     | I0/FE_PHC8813_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.656 | 
     | I0/FE_OFC11_nn_rst           | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.065 | 
     | I0/FE_OFC17_nn_rst           | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.071 | 
     | I0/FE_OFC19_nn_rst           | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.602 | 
     | I0/EXTRACT/FE_OFC6969_nn_rst | A v -> Y v     | BUFX4   | 0.693 | 0.868 |   5.361 |   98.470 | 
     | I0/EXTRACT/FE_OFC35_nn_rst   | A v -> Y ^     | INVX8   | 0.883 | 0.755 |   6.116 |   99.225 | 
     | I0/EXTRACT/FE_OFC49_nn_rst   | A ^ -> Y ^     | BUFX2   | 0.644 | 0.892 |   7.008 |  100.117 | 
     | I0/EXTRACT/\state_reg[2]     | R ^            | DFFSR   | 0.644 | 0.005 |   7.013 |  100.122 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.000 |       |   0.000 |  -93.109 | 
     | U7                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L2_I0              | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L3_I1              | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L4_I4              | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L5_I15             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L6_I27             | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L7_I47             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | nclk__L8_I184            | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     | I0/EXTRACT/\state_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.109 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin I0/EXTRACT/\state_reg[0] /CLK 
Endpoint:   I0/EXTRACT/\state_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                       (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.122
+ Phase Shift                 100.000
= Required Time               100.122
- Arrival Time                  7.010
= Slack Time                   93.112
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                |         |       |       |  Time   |   Time   | 
     |------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                              | n_rst ^        |         | 0.161 |       |   1.100 |   94.212 | 
     | U12                          | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.477 | 
     | I0/FE_PHC8822_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.719 | 
     | I0/FE_PHC8819_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   94.927 | 
     | I0/FE_PHC8816_nn_rst         | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.394 | 
     | I0/FE_PHC8813_nn_rst         | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.659 | 
     | I0/FE_OFC11_nn_rst           | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.067 | 
     | I0/FE_OFC17_nn_rst           | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.074 | 
     | I0/FE_OFC19_nn_rst           | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.605 | 
     | I0/EXTRACT/FE_OFC6969_nn_rst | A v -> Y v     | BUFX4   | 0.693 | 0.868 |   5.361 |   98.472 | 
     | I0/EXTRACT/FE_OFC35_nn_rst   | A v -> Y ^     | INVX8   | 0.883 | 0.755 |   6.116 |   99.227 | 
     | I0/EXTRACT/FE_OFC49_nn_rst   | A ^ -> Y ^     | BUFX2   | 0.644 | 0.892 |   7.008 |  100.119 | 
     | I0/EXTRACT/\state_reg[0]     | R ^            | DFFSR   | 0.644 | 0.003 |   7.010 |  100.122 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.000 |       |   0.000 |  -93.112 | 
     | U7                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.112 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.112 | 
     | nclk__L2_I0              | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.112 | 
     | nclk__L3_I1              | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.112 | 
     | nclk__L4_I4              | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.112 | 
     | nclk__L5_I15             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.112 | 
     | nclk__L6_I27             | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.112 | 
     | nclk__L7_I47             | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.112 | 
     | nclk__L8_I184            | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.112 | 
     | I0/EXTRACT/\state_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.112 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[28][5] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[28][5] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.129
+ Phase Shift                 100.000
= Required Time               100.129
- Arrival Time                  6.835
= Slack Time                   93.294
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.394 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.659 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.902 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.110 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.577 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.841 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.250 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.256 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.787 | 
     | I0/NONDATA/CALL/FE_OFC45_nn_rst    | A v -> Y ^     | INVX8   | 1.054 | 1.414 |   5.907 |   99.201 | 
     | I0/NONDATA/CALL/FE_OFC57_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.612 | 0.917 |   6.825 |  100.119 | 
     | I0/NONDATA/CALL/\memory_reg[28][5] | R ^            | DFFSR   | 0.612 | 0.011 |   6.835 |  100.129 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -93.294 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L4_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L5_I1                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L6_I2                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L7_I8                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L8_I36                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | I0/NONDATA/CALL/\memory_reg[28][5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[28][7] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[28][7] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.129
+ Phase Shift                 100.000
= Required Time               100.129
- Arrival Time                  6.835
= Slack Time                   93.294
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.394 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.660 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.902 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.110 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.577 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.841 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.250 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.256 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.787 | 
     | I0/NONDATA/CALL/FE_OFC45_nn_rst    | A v -> Y ^     | INVX8   | 1.054 | 1.414 |   5.907 |   99.202 | 
     | I0/NONDATA/CALL/FE_OFC57_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.612 | 0.917 |   6.825 |  100.119 | 
     | I0/NONDATA/CALL/\memory_reg[28][7] | R ^            | DFFSR   | 0.612 | 0.010 |   6.835 |  100.129 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -93.294 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L4_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L5_I1                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L6_I2                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L7_I8                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | nclk__L8_I36                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     | I0/NONDATA/CALL/\memory_reg[28][7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.294 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[28][3] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[28][3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.129
+ Phase Shift                 100.000
= Required Time               100.129
- Arrival Time                  6.834
= Slack Time                   93.295
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.395 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.661 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.903 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.111 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.578 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.842 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.251 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.257 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.788 | 
     | I0/NONDATA/CALL/FE_OFC45_nn_rst    | A v -> Y ^     | INVX8   | 1.054 | 1.414 |   5.907 |   99.203 | 
     | I0/NONDATA/CALL/FE_OFC57_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.612 | 0.917 |   6.825 |  100.120 | 
     | I0/NONDATA/CALL/\memory_reg[28][3] | R ^            | DFFSR   | 0.612 | 0.009 |   6.834 |  100.129 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -93.295 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.295 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.295 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.295 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.295 | 
     | nclk__L4_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.295 | 
     | nclk__L5_I1                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.295 | 
     | nclk__L6_I2                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.295 | 
     | nclk__L7_I8                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.295 | 
     | nclk__L8_I36                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.295 | 
     | I0/NONDATA/CALL/\memory_reg[28][3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.295 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[30][2] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[30][2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.129
+ Phase Shift                 100.000
= Required Time               100.129
- Arrival Time                  6.833
= Slack Time                   93.296
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.396 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.661 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.904 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.112 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.579 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.843 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.252 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.258 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.789 | 
     | I0/NONDATA/CALL/FE_OFC45_nn_rst    | A v -> Y ^     | INVX8   | 1.054 | 1.414 |   5.907 |   99.203 | 
     | I0/NONDATA/CALL/FE_OFC57_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.612 | 0.917 |   6.825 |  100.121 | 
     | I0/NONDATA/CALL/\memory_reg[30][2] | R ^            | DFFSR   | 0.612 | 0.009 |   6.833 |  100.129 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -93.296 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.296 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.296 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.296 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.296 | 
     | nclk__L4_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.296 | 
     | nclk__L5_I1                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.296 | 
     | nclk__L6_I2                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.296 | 
     | nclk__L7_I8                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.296 | 
     | nclk__L8_I36                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.296 | 
     | I0/NONDATA/CALL/\memory_reg[30][2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.296 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[28][2] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[28][2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.129
+ Phase Shift                 100.000
= Required Time               100.129
- Arrival Time                  6.830
= Slack Time                   93.299
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.399 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.664 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.907 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.115 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.582 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.846 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.255 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.261 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.792 | 
     | I0/NONDATA/CALL/FE_OFC45_nn_rst    | A v -> Y ^     | INVX8   | 1.054 | 1.414 |   5.907 |   99.206 | 
     | I0/NONDATA/CALL/FE_OFC57_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.612 | 0.917 |   6.825 |  100.124 | 
     | I0/NONDATA/CALL/\memory_reg[28][2] | R ^            | DFFSR   | 0.612 | 0.006 |   6.830 |  100.129 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -93.299 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L4_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L5_I1                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L6_I2                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L7_I8                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L8_I34                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | I0/NONDATA/CALL/\memory_reg[28][2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[28][4] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[28][4] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.129
+ Phase Shift                 100.000
= Required Time               100.129
- Arrival Time                  6.830
= Slack Time                   93.299
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.400 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.665 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.907 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.115 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.582 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.847 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.255 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.262 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.793 | 
     | I0/NONDATA/CALL/FE_OFC45_nn_rst    | A v -> Y ^     | INVX8   | 1.054 | 1.414 |   5.907 |   99.207 | 
     | I0/NONDATA/CALL/FE_OFC57_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.612 | 0.917 |   6.825 |  100.124 | 
     | I0/NONDATA/CALL/\memory_reg[28][4] | R ^            | DFFSR   | 0.612 | 0.005 |   6.830 |  100.129 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -93.299 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L4_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L5_I1                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L6_I2                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L7_I8                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | nclk__L8_I36                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     | I0/NONDATA/CALL/\memory_reg[28][4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.299 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[33][2] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[33][2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.129
+ Phase Shift                 100.000
= Required Time               100.129
- Arrival Time                  6.830
= Slack Time                   93.300
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.400 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.665 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.907 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.115 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.582 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.847 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.255 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.262 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.793 | 
     | I0/NONDATA/CALL/FE_OFC45_nn_rst    | A v -> Y ^     | INVX8   | 1.054 | 1.414 |   5.907 |   99.207 | 
     | I0/NONDATA/CALL/FE_OFC57_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.612 | 0.917 |   6.825 |  100.124 | 
     | I0/NONDATA/CALL/\memory_reg[33][2] | R ^            | DFFSR   | 0.612 | 0.005 |   6.830 |  100.129 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -93.300 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L4_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L5_I1                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L6_I2                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L7_I8                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L8_I34                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | I0/NONDATA/CALL/\memory_reg[33][2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin I0/NONDATA/CALL/\memory_reg[31][3] /CLK 
Endpoint:   I0/NONDATA/CALL/\memory_reg[31][3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.129
+ Phase Shift                 100.000
= Required Time               100.129
- Arrival Time                  6.829
= Slack Time                   93.300
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.400 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.665 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   94.908 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.116 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.583 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.847 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.256 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.262 | 
     | I0/FE_OFC19_nn_rst                 | A ^ -> Y v     | INVX8   | 0.810 | 0.531 |   4.493 |   97.793 | 
     | I0/NONDATA/CALL/FE_OFC45_nn_rst    | A v -> Y ^     | INVX8   | 1.054 | 1.414 |   5.907 |   99.207 | 
     | I0/NONDATA/CALL/FE_OFC57_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.612 | 0.917 |   6.825 |  100.125 | 
     | I0/NONDATA/CALL/\memory_reg[31][3] | R ^            | DFFSR   | 0.612 | 0.005 |   6.829 |  100.129 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -93.300 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L4_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L5_I1                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L6_I2                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L7_I8                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | nclk__L8_I34                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     | I0/NONDATA/CALL/\memory_reg[31][3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.300 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[12][1] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[12][1] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.089
+ Phase Shift                 100.000
= Required Time               100.089
- Arrival Time                  6.654
= Slack Time                   93.435
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.535 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.801 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.043 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.251 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.718 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.982 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.391 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.397 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.933 | 
     | I0/FE_OFC60_nn_rst              | A v -> Y ^     | INVX8   | 0.918 | 1.248 |   5.745 |   99.180 | 
     | I0/DATA/CALL/FE_OFC8831_nn_rst  | A ^ -> Y ^     | BUFX2   | 0.790 | 0.898 |   6.643 |  100.078 | 
     | I0/DATA/CALL/\memory_reg[12][1] | R ^            | DFFSR   | 0.790 | 0.011 |   6.654 |  100.089 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.435 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.435 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.435 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.435 | 
     | nclk__L3_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.435 | 
     | nclk__L4_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.435 | 
     | nclk__L5_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.435 | 
     | nclk__L6_I1                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.435 | 
     | nclk__L7_I4                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.435 | 
     | nclk__L8_I18                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.435 | 
     | I0/DATA/CALL/\memory_reg[12][1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.435 | 
     +------------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[12][2] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[12][2] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.089
+ Phase Shift                 100.000
= Required Time               100.089
- Arrival Time                  6.653
= Slack Time                   93.436
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.536 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.801 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.043 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.251 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.718 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.983 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.391 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.398 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.933 | 
     | I0/FE_OFC60_nn_rst              | A v -> Y ^     | INVX8   | 0.918 | 1.248 |   5.745 |   99.181 | 
     | I0/DATA/CALL/FE_OFC8831_nn_rst  | A ^ -> Y ^     | BUFX2   | 0.790 | 0.898 |   6.643 |  100.078 | 
     | I0/DATA/CALL/\memory_reg[12][2] | R ^            | DFFSR   | 0.790 | 0.011 |   6.653 |  100.089 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.436 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L3_I1                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L4_I4                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L5_I15                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L6_I28                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L7_I49                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L8_I193                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | I0/DATA/CALL/\memory_reg[12][2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[10][4] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[10][4] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.089
+ Phase Shift                 100.000
= Required Time               100.089
- Arrival Time                  6.653
= Slack Time                   93.436
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.536 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.801 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.044 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.252 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.719 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.983 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.392 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.398 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.498 |   97.934 | 
     | I0/FE_OFC60_nn_rst              | A v -> Y ^     | INVX8   | 0.918 | 1.248 |   5.745 |   99.181 | 
     | I0/DATA/CALL/FE_OFC8831_nn_rst  | A ^ -> Y ^     | BUFX2   | 0.790 | 0.898 |   6.643 |  100.079 | 
     | I0/DATA/CALL/\memory_reg[10][4] | R ^            | DFFSR   | 0.790 | 0.010 |   6.653 |  100.089 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.436 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L3_I1                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L4_I4                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L5_I15                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L6_I28                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L7_I49                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L8_I193                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | I0/DATA/CALL/\memory_reg[10][4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     +------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[10][1] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[10][1] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.089
+ Phase Shift                 100.000
= Required Time               100.089
- Arrival Time                  6.653
= Slack Time                   93.436
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.536 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.802 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.044 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.252 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.719 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.983 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.392 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.398 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.934 | 
     | I0/FE_OFC60_nn_rst              | A v -> Y ^     | INVX8   | 0.918 | 1.248 |   5.745 |   99.181 | 
     | I0/DATA/CALL/FE_OFC8831_nn_rst  | A ^ -> Y ^     | BUFX2   | 0.790 | 0.898 |   6.643 |  100.079 | 
     | I0/DATA/CALL/\memory_reg[10][1] | R ^            | DFFSR   | 0.790 | 0.010 |   6.653 |  100.089 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.436 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L3_I1                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L4_I4                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L5_I15                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L6_I28                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L7_I49                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | nclk__L8_I193                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     | I0/DATA/CALL/\memory_reg[10][1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.436 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[14][0] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[14][0] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.089
+ Phase Shift                 100.000
= Required Time               100.089
- Arrival Time                  6.652
= Slack Time                   93.437
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.537 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.803 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.045 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.253 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.720 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.984 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.393 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.399 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.498 |   97.935 | 
     | I0/FE_OFC60_nn_rst              | A v -> Y ^     | INVX8   | 0.918 | 1.248 |   5.745 |   99.182 | 
     | I0/DATA/CALL/FE_OFC8831_nn_rst  | A ^ -> Y ^     | BUFX2   | 0.790 | 0.898 |   6.643 |  100.080 | 
     | I0/DATA/CALL/\memory_reg[14][0] | R ^            | DFFSR   | 0.790 | 0.009 |   6.652 |  100.089 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.437 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L3_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L4_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L5_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L6_I1                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L7_I4                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L8_I18                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | I0/DATA/CALL/\memory_reg[14][0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[12][7] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[12][7] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.089
+ Phase Shift                 100.000
= Required Time               100.089
- Arrival Time                  6.652
= Slack Time                   93.437
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.537 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.803 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.045 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.253 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.720 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.984 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.393 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.399 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.935 | 
     | I0/FE_OFC60_nn_rst              | A v -> Y ^     | INVX8   | 0.918 | 1.248 |   5.745 |   99.182 | 
     | I0/DATA/CALL/FE_OFC8831_nn_rst  | A ^ -> Y ^     | BUFX2   | 0.790 | 0.898 |   6.643 |  100.080 | 
     | I0/DATA/CALL/\memory_reg[12][7] | R ^            | DFFSR   | 0.790 | 0.009 |   6.652 |  100.089 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.437 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L3_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L4_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L5_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L6_I1                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L7_I4                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | nclk__L8_I18                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     | I0/DATA/CALL/\memory_reg[12][7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.437 | 
     +------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[8][5] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[8][5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.089
+ Phase Shift                 100.000
= Required Time               100.089
- Arrival Time                  6.651
= Slack Time                   93.438
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |   94.538 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.803 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.046 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.254 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.721 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.985 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.393 | 
     | I0/FE_OFC17_nn_rst             | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.400 | 
     | I0/FE_OFC30_nn_rst             | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.935 | 
     | I0/FE_OFC60_nn_rst             | A v -> Y ^     | INVX8   | 0.918 | 1.248 |   5.745 |   99.183 | 
     | I0/DATA/CALL/FE_OFC8831_nn_rst | A ^ -> Y ^     | BUFX2   | 0.790 | 0.898 |   6.643 |  100.081 | 
     | I0/DATA/CALL/\memory_reg[8][5] | R ^            | DFFSR   | 0.790 | 0.008 |   6.651 |  100.089 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |  -93.438 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L3_I1                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L4_I4                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L5_I15                   | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L6_I28                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L7_I49                   | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L8_I193                  | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | I0/DATA/CALL/\memory_reg[8][5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[14][3] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[14][3] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.089
+ Phase Shift                 100.000
= Required Time               100.089
- Arrival Time                  6.651
= Slack Time                   93.438
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.538 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.804 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.046 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.254 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.721 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.985 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.394 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.400 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.498 |   97.936 | 
     | I0/FE_OFC60_nn_rst              | A v -> Y ^     | INVX8   | 0.918 | 1.248 |   5.745 |   99.183 | 
     | I0/DATA/CALL/FE_OFC8831_nn_rst  | A ^ -> Y ^     | BUFX2   | 0.790 | 0.898 |   6.643 |  100.081 | 
     | I0/DATA/CALL/\memory_reg[14][3] | R ^            | DFFSR   | 0.790 | 0.008 |   6.651 |  100.089 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.438 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L3_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L4_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L5_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L6_I1                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L7_I4                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | nclk__L8_I18                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     | I0/DATA/CALL/\memory_reg[14][3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.438 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[10][6] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[10][6] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.089
+ Phase Shift                 100.000
= Required Time               100.089
- Arrival Time                  6.650
= Slack Time                   93.439
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.539 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.804 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.046 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.254 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.721 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.986 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.394 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.401 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.498 |   97.936 | 
     | I0/FE_OFC60_nn_rst              | A v -> Y ^     | INVX8   | 0.918 | 1.248 |   5.745 |   99.184 | 
     | I0/DATA/CALL/FE_OFC8831_nn_rst  | A ^ -> Y ^     | BUFX2   | 0.790 | 0.898 |   6.643 |  100.081 | 
     | I0/DATA/CALL/\memory_reg[10][6] | R ^            | DFFSR   | 0.790 | 0.008 |   6.650 |  100.089 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.439 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L3_I1                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L4_I4                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L5_I15                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L6_I28                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L7_I49                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L8_I193                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | I0/DATA/CALL/\memory_reg[10][6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     +------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[10][5] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[10][5] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.089
+ Phase Shift                 100.000
= Required Time               100.089
- Arrival Time                  6.650
= Slack Time                   93.439
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.539 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.804 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.047 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.255 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.721 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.986 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.394 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.401 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.936 | 
     | I0/FE_OFC60_nn_rst              | A v -> Y ^     | INVX8   | 0.918 | 1.248 |   5.745 |   99.184 | 
     | I0/DATA/CALL/FE_OFC8831_nn_rst  | A ^ -> Y ^     | BUFX2   | 0.790 | 0.898 |   6.643 |  100.081 | 
     | I0/DATA/CALL/\memory_reg[10][5] | R ^            | DFFSR   | 0.790 | 0.008 |   6.650 |  100.089 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.439 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L3_I1                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L4_I4                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L5_I15                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L6_I28                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L7_I49                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L8_I193                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | I0/DATA/CALL/\memory_reg[10][5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     +------------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[13][7] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[13][7] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.102
+ Phase Shift                 100.000
= Required Time               100.102
- Arrival Time                  6.663
= Slack Time                   93.439
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.539 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.804 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.047 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.255 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.721 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.986 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.394 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.401 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.936 | 
     | I0/FE_OFC63_nn_rst              | A v -> Y ^     | INVX8   | 0.943 | 1.259 |   5.757 |   99.196 | 
     | I0/DATA/CALL/FE_OFC68_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.735 | 0.893 |   6.650 |  100.089 | 
     | I0/DATA/CALL/\memory_reg[13][7] | R ^            | DFFSR   | 0.735 | 0.012 |   6.663 |  100.102 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.439 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L3_I1                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L4_I4                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L5_I15                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L6_I28                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L7_I49                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L8_I191                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | I0/DATA/CALL/\memory_reg[13][7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[6][5] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[6][5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.102
+ Phase Shift                 100.000
= Required Time               100.102
- Arrival Time                  6.662
= Slack Time                   93.439
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |   94.539 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.804 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.047 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.255 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.722 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.986 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.395 | 
     | I0/FE_OFC17_nn_rst             | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.401 | 
     | I0/FE_OFC30_nn_rst             | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.937 | 
     | I0/FE_OFC63_nn_rst             | A v -> Y ^     | INVX8   | 0.943 | 1.259 |   5.757 |   99.196 | 
     | I0/DATA/CALL/FE_OFC68_nn_rst   | A ^ -> Y ^     | BUFX2   | 0.735 | 0.893 |   6.650 |  100.089 | 
     | I0/DATA/CALL/\memory_reg[6][5] | R ^            | DFFSR   | 0.735 | 0.012 |   6.662 |  100.102 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |  -93.439 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L3_I1                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L4_I4                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L5_I15                   | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L6_I28                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L7_I49                   | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L8_I191                  | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | I0/DATA/CALL/\memory_reg[6][5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[14][2] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[14][2] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.089
+ Phase Shift                 100.000
= Required Time               100.089
- Arrival Time                  6.650
= Slack Time                   93.439
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.539 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.804 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.047 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.255 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.722 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.986 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.395 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.401 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.937 | 
     | I0/FE_OFC60_nn_rst              | A v -> Y ^     | INVX8   | 0.918 | 1.248 |   5.745 |   99.184 | 
     | I0/DATA/CALL/FE_OFC8831_nn_rst  | A ^ -> Y ^     | BUFX2   | 0.790 | 0.898 |   6.643 |  100.082 | 
     | I0/DATA/CALL/\memory_reg[14][2] | R ^            | DFFSR   | 0.790 | 0.007 |   6.650 |  100.089 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.439 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L3_I1                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L4_I4                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L5_I15                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L6_I28                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L7_I49                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | nclk__L8_I193                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     | I0/DATA/CALL/\memory_reg[14][2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.439 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[13][4] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[13][4] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.102
+ Phase Shift                 100.000
= Required Time               100.102
- Arrival Time                  6.659
= Slack Time                   93.443
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.543 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.808 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.050 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.258 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.725 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.990 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.398 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.405 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.940 | 
     | I0/FE_OFC63_nn_rst              | A v -> Y ^     | INVX8   | 0.943 | 1.259 |   5.757 |   99.199 | 
     | I0/DATA/CALL/FE_OFC68_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.735 | 0.893 |   6.650 |  100.093 | 
     | I0/DATA/CALL/\memory_reg[13][4] | R ^            | DFFSR   | 0.735 | 0.009 |   6.659 |  100.102 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.443 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.443 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.443 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.443 | 
     | nclk__L3_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.443 | 
     | nclk__L4_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.443 | 
     | nclk__L5_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.443 | 
     | nclk__L6_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.443 | 
     | nclk__L7_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.443 | 
     | nclk__L8_I3                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.443 | 
     | I0/DATA/CALL/\memory_reg[13][4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.443 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[13][0] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[13][0] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.102
+ Phase Shift                 100.000
= Required Time               100.102
- Arrival Time                  6.658
= Slack Time                   93.444
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.544 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.809 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.052 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.260 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.726 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.991 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.399 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.406 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.941 | 
     | I0/FE_OFC63_nn_rst              | A v -> Y ^     | INVX8   | 0.943 | 1.259 |   5.757 |   99.201 | 
     | I0/DATA/CALL/FE_OFC68_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.735 | 0.893 |   6.650 |  100.094 | 
     | I0/DATA/CALL/\memory_reg[13][0] | R ^            | DFFSR   | 0.735 | 0.008 |   6.658 |  100.102 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.444 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.444 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.444 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.444 | 
     | nclk__L3_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.444 | 
     | nclk__L4_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.444 | 
     | nclk__L5_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.444 | 
     | nclk__L6_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.444 | 
     | nclk__L7_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.444 | 
     | nclk__L8_I3                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.444 | 
     | I0/DATA/CALL/\memory_reg[13][0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.444 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[15][5] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[15][5] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.102
+ Phase Shift                 100.000
= Required Time               100.102
- Arrival Time                  6.655
= Slack Time                   93.446
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.546 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.812 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.054 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.262 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.729 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.993 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.956 |   96.402 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.408 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.498 |   97.944 | 
     | I0/FE_OFC63_nn_rst              | A v -> Y ^     | INVX8   | 0.943 | 1.259 |   5.757 |   99.203 | 
     | I0/DATA/CALL/FE_OFC68_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.735 | 0.893 |   6.650 |  100.096 | 
     | I0/DATA/CALL/\memory_reg[15][5] | R ^            | DFFSR   | 0.735 | 0.005 |   6.655 |  100.102 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.446 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.446 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.446 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.446 | 
     | nclk__L3_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.446 | 
     | nclk__L4_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.446 | 
     | nclk__L5_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.446 | 
     | nclk__L6_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.446 | 
     | nclk__L7_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.446 | 
     | nclk__L8_I1                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.446 | 
     | I0/DATA/CALL/\memory_reg[15][5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.446 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[15][4] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[15][4] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.102
+ Phase Shift                 100.000
= Required Time               100.102
- Arrival Time                  6.655
= Slack Time                   93.447
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.547 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.812 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.054 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.262 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.729 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.994 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.402 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.409 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.944 | 
     | I0/FE_OFC63_nn_rst              | A v -> Y ^     | INVX8   | 0.943 | 1.259 |   5.757 |   99.203 | 
     | I0/DATA/CALL/FE_OFC68_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.735 | 0.893 |   6.650 |  100.097 | 
     | I0/DATA/CALL/\memory_reg[15][4] | R ^            | DFFSR   | 0.735 | 0.005 |   6.655 |  100.102 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.447 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L3_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L4_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L5_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L6_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L7_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L8_I3                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | I0/DATA/CALL/\memory_reg[15][4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     +------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[13][5] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[13][5] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.102
+ Phase Shift                 100.000
= Required Time               100.102
- Arrival Time                  6.655
= Slack Time                   93.447
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.547 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.812 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.055 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.263 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.729 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.994 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.402 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.409 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.944 | 
     | I0/FE_OFC63_nn_rst              | A v -> Y ^     | INVX8   | 0.943 | 1.259 |   5.757 |   99.203 | 
     | I0/DATA/CALL/FE_OFC68_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.735 | 0.893 |   6.650 |  100.097 | 
     | I0/DATA/CALL/\memory_reg[13][5] | R ^            | DFFSR   | 0.735 | 0.004 |   6.655 |  100.102 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.447 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L3_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L4_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L5_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L6_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L7_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | nclk__L8_I1                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     | I0/DATA/CALL/\memory_reg[13][5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.447 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[13][6] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[13][6] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                              (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.102
+ Phase Shift                 100.000
= Required Time               100.102
- Arrival Time                  6.654
= Slack Time                   93.448
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                |         |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                 | n_rst ^        |         | 0.161 |       |   1.100 |   94.548 | 
     | U12                             | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.813 | 
     | I0/FE_PHC8822_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.056 | 
     | I0/FE_PHC8819_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.264 | 
     | I0/FE_PHC8816_nn_rst            | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.731 | 
     | I0/FE_PHC8813_nn_rst            | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.995 | 
     | I0/FE_OFC11_nn_rst              | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.403 | 
     | I0/FE_OFC17_nn_rst              | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.410 | 
     | I0/FE_OFC30_nn_rst              | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.945 | 
     | I0/FE_OFC63_nn_rst              | A v -> Y ^     | INVX8   | 0.943 | 1.259 |   5.757 |   99.205 | 
     | I0/DATA/CALL/FE_OFC68_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.735 | 0.893 |   6.650 |  100.098 | 
     | I0/DATA/CALL/\memory_reg[13][6] | R ^            | DFFSR   | 0.735 | 0.003 |   6.654 |  100.102 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |  -93.448 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L2_I0                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L3_I1                     | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L4_I4                     | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L5_I15                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L6_I28                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L7_I49                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L8_I191                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | I0/DATA/CALL/\memory_reg[13][6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin I0/DATA/CALL/\memory_reg[5][7] /CLK 
Endpoint:   I0/DATA/CALL/\memory_reg[5][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                             (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.102
+ Phase Shift                 100.000
= Required Time               100.102
- Arrival Time                  6.653
= Slack Time                   93.448
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | n_rst ^        |         | 0.161 |       |   1.100 |   94.548 | 
     | U12                            | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.814 | 
     | I0/FE_PHC8822_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.056 | 
     | I0/FE_PHC8819_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.264 | 
     | I0/FE_PHC8816_nn_rst           | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.731 | 
     | I0/FE_PHC8813_nn_rst           | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   95.995 | 
     | I0/FE_OFC11_nn_rst             | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.404 | 
     | I0/FE_OFC17_nn_rst             | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.410 | 
     | I0/FE_OFC30_nn_rst             | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.946 | 
     | I0/FE_OFC63_nn_rst             | A v -> Y ^     | INVX8   | 0.943 | 1.259 |   5.757 |   99.205 | 
     | I0/DATA/CALL/FE_OFC68_nn_rst   | A ^ -> Y ^     | BUFX2   | 0.735 | 0.893 |   6.650 |  100.098 | 
     | I0/DATA/CALL/\memory_reg[5][7] | R ^            | DFFSR   | 0.735 | 0.003 |   6.653 |  100.102 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |  -93.448 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L2_I0                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L3_I1                    | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L4_I4                    | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L5_I15                   | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L6_I28                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L7_I49                   | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | nclk__L8_I191                  | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     | I0/DATA/CALL/\memory_reg[5][7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.448 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin I0/PADDING/CALL/\memory_reg[52][7] /CLK 
Endpoint:   I0/PADDING/CALL/\memory_reg[52][7] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.000
- Recovery                     -0.116
+ Phase Shift                 100.000
= Required Time               100.116
- Arrival Time                  6.619
= Slack Time                   93.497
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | n_rst ^        |         | 0.161 |       |   1.100 |   94.597 | 
     | U12                                | YPAD ^ -> DI ^ | PADINC  | 0.317 | 0.265 |   1.365 |   94.863 | 
     | I0/FE_PHC8822_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.072 | 0.242 |   1.608 |   95.105 | 
     | I0/FE_PHC8819_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.117 | 0.208 |   1.816 |   95.313 | 
     | I0/FE_PHC8816_nn_rst               | A ^ -> Y ^     | CLKBUF3 | 0.038 | 0.467 |   2.283 |   95.780 | 
     | I0/FE_PHC8813_nn_rst               | A ^ -> Y ^     | BUFX2   | 0.200 | 0.264 |   2.547 |   96.044 | 
     | I0/FE_OFC11_nn_rst                 | A ^ -> Y v     | INVX8   | 0.680 | 0.408 |   2.955 |   96.453 | 
     | I0/FE_OFC17_nn_rst                 | A v -> Y ^     | INVX2   | 0.704 | 1.007 |   3.962 |   97.459 | 
     | I0/FE_OFC30_nn_rst                 | A ^ -> Y v     | INVX8   | 0.802 | 0.536 |   4.497 |   97.995 | 
     | I0/FE_OFC58_nn_rst                 | A v -> Y ^     | INVX8   | 0.975 | 1.200 |   5.698 |   99.195 | 
     | I0/PADDING/CALL/FE_OFC67_nn_rst    | A ^ -> Y ^     | BUFX2   | 0.670 | 0.908 |   6.606 |  100.103 | 
     | I0/PADDING/CALL/\memory_reg[52][7] | R ^            | DFFSR   | 0.670 | 0.013 |   6.619 |  100.116 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.000 |       |   0.000 |  -93.497 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |  -93.497 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.497 | 
     | nclk__L2_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.497 | 
     | nclk__L3_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.497 | 
     | nclk__L4_I0                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.497 | 
     | nclk__L5_I0                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.497 | 
     | nclk__L6_I1                        | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.497 | 
     | nclk__L7_I5                        | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.497 | 
     | nclk__L8_I24                       | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |  -93.497 | 
     | I0/PADDING/CALL/\memory_reg[52][7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |  -93.497 | 
     +---------------------------------------------------------------------------------------------------+ 

