Analysis & Synthesis report for display
Wed Apr  2 22:05:54 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |display
 13. Parameter Settings for User Entity Instance: ip:ip1|altpll:altpll_component
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 22. altpll Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "letter:letter9"
 24. Port Connectivity Checks: "letter:letter8"
 25. Port Connectivity Checks: "letter:letter7"
 26. Port Connectivity Checks: "letter:letter6"
 27. Port Connectivity Checks: "letter:letter5"
 28. Port Connectivity Checks: "letter:letter4"
 29. Port Connectivity Checks: "letter:letter3"
 30. Port Connectivity Checks: "letter:letter2"
 31. Port Connectivity Checks: "letter:letter1"
 32. Port Connectivity Checks: "ip:ip1"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr  2 22:05:53 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; display                                        ;
; Top-level Entity Name              ; display                                        ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,436                                          ;
;     Total combinational functions  ; 1,436                                          ;
;     Dedicated logic registers      ; 22                                             ;
; Total registers                    ; 22                                             ;
; Total pins                         ; 50                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; display            ; display            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; letter.v                         ; yes             ; User Verilog HDL File        ; N:/373Final/letter.v                                                          ;         ;
; digit.v                          ; yes             ; User Verilog HDL File        ; N:/373Final/digit.v                                                           ;         ;
; ip.v                             ; yes             ; User Wizard-Generated File   ; N:/373Final/ip.v                                                              ;         ;
; display.v                        ; yes             ; User Verilog HDL File        ; N:/373Final/display.v                                                         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/ip_altpll.v                   ; yes             ; Auto-Generated Megafunction  ; N:/373Final/db/ip_altpll.v                                                    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; db/lpm_divide_n9m.tdf            ; yes             ; Auto-Generated Megafunction  ; N:/373Final/db/lpm_divide_n9m.tdf                                             ;         ;
; db/sign_div_unsign_ckh.tdf       ; yes             ; Auto-Generated Megafunction  ; N:/373Final/db/sign_div_unsign_ckh.tdf                                        ;         ;
; db/alt_u_div_c4f.tdf             ; yes             ; Auto-Generated Megafunction  ; N:/373Final/db/alt_u_div_c4f.tdf                                              ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; N:/373Final/db/add_sub_7pc.tdf                                                ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; N:/373Final/db/add_sub_8pc.tdf                                                ;         ;
; db/lpm_divide_q9m.tdf            ; yes             ; Auto-Generated Megafunction  ; N:/373Final/db/lpm_divide_q9m.tdf                                             ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; N:/373Final/db/sign_div_unsign_fkh.tdf                                        ;         ;
; db/alt_u_div_i4f.tdf             ; yes             ; Auto-Generated Megafunction  ; N:/373Final/db/alt_u_div_i4f.tdf                                              ;         ;
; db/lpm_divide_ihm.tdf            ; yes             ; Auto-Generated Megafunction  ; N:/373Final/db/lpm_divide_ihm.tdf                                             ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; N:/373Final/db/sign_div_unsign_akh.tdf                                        ;         ;
; db/alt_u_div_84f.tdf             ; yes             ; Auto-Generated Megafunction  ; N:/373Final/db/alt_u_div_84f.tdf                                              ;         ;
; db/lpm_divide_nhm.tdf            ; yes             ; Auto-Generated Megafunction  ; N:/373Final/db/lpm_divide_nhm.tdf                                             ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 1,436        ;
;                                             ;              ;
; Total combinational functions               ; 1436         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 691          ;
;     -- 3 input functions                    ; 375          ;
;     -- <=2 input functions                  ; 370          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 1185         ;
;     -- arithmetic mode                      ; 251          ;
;                                             ;              ;
; Total registers                             ; 22           ;
;     -- Dedicated logic registers            ; 22           ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 50           ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; counter_x[1] ;
; Maximum fan-out                             ; 150          ;
; Total fan-out                               ; 4712         ;
; Average fan-out                             ; 3.01         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |display                               ; 1436 (844)          ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 50   ; 0            ; |display                                                                                                 ; display             ; work         ;
;    |digit:digit1|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|digit:digit1                                                                                    ; digit               ; work         ;
;    |digit:digit2|                      ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|digit:digit2                                                                                    ; digit               ; work         ;
;    |digit:digit3|                      ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|digit:digit3                                                                                    ; digit               ; work         ;
;    |digit:digit4|                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|digit:digit4                                                                                    ; digit               ; work         ;
;    |digit:digit5|                      ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|digit:digit5                                                                                    ; digit               ; work         ;
;    |digit:digit6|                      ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|digit:digit6                                                                                    ; digit               ; work         ;
;    |ip:ip1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|ip:ip1                                                                                          ; ip                  ; work         ;
;       |altpll:altpll_component|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|ip:ip1|altpll:altpll_component                                                                  ; altpll              ; work         ;
;          |ip_altpll:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|ip:ip1|altpll:altpll_component|ip_altpll:auto_generated                                         ; ip_altpll           ; work         ;
;    |lpm_divide:Div0|                   ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_nhm:auto_generated|  ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div0|lpm_divide_nhm:auto_generated                                                   ; lpm_divide_nhm      ; work         ;
;          |sign_div_unsign_fkh:divider| ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh ; work         ;
;             |alt_u_div_i4f:divider|    ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider ; alt_u_div_i4f       ; work         ;
;    |lpm_divide:Div1|                   ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ihm:auto_generated|  ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div1|lpm_divide_ihm:auto_generated                                                   ; lpm_divide_ihm      ; work         ;
;          |sign_div_unsign_akh:divider| ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;             |alt_u_div_84f:divider|    ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f       ; work         ;
;    |lpm_divide:Div2|                   ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_nhm:auto_generated|  ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div2|lpm_divide_nhm:auto_generated                                                   ; lpm_divide_nhm      ; work         ;
;          |sign_div_unsign_fkh:divider| ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div2|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh ; work         ;
;             |alt_u_div_i4f:divider|    ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div2|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider ; alt_u_div_i4f       ; work         ;
;    |lpm_divide:Div3|                   ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ihm:auto_generated|  ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div3|lpm_divide_ihm:auto_generated                                                   ; lpm_divide_ihm      ; work         ;
;          |sign_div_unsign_akh:divider| ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;             |alt_u_div_84f:divider|    ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f       ; work         ;
;    |lpm_divide:Mod0|                   ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_q9m:auto_generated|  ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                   ; lpm_divide_q9m      ; work         ;
;          |sign_div_unsign_fkh:divider| ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh ; work         ;
;             |alt_u_div_i4f:divider|    ; 54 (54)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider ; alt_u_div_i4f       ; work         ;
;    |lpm_divide:Mod1|                   ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_n9m:auto_generated|  ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod1|lpm_divide_n9m:auto_generated                                                   ; lpm_divide_n9m      ; work         ;
;          |sign_div_unsign_ckh:divider| ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod1|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                       ; sign_div_unsign_ckh ; work         ;
;             |alt_u_div_c4f:divider|    ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod1|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider ; alt_u_div_c4f       ; work         ;
;    |lpm_divide:Mod2|                   ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_q9m:auto_generated|  ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod2|lpm_divide_q9m:auto_generated                                                   ; lpm_divide_q9m      ; work         ;
;          |sign_div_unsign_fkh:divider| ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh ; work         ;
;             |alt_u_div_i4f:divider|    ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider ; alt_u_div_i4f       ; work         ;
;    |lpm_divide:Mod3|                   ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_n9m:auto_generated|  ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod3|lpm_divide_n9m:auto_generated                                                   ; lpm_divide_n9m      ; work         ;
;          |sign_div_unsign_ckh:divider| ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod3|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                       ; sign_div_unsign_ckh ; work         ;
;             |alt_u_div_c4f:divider|    ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod3|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider ; alt_u_div_c4f       ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; digit:digit3|digit[4][15]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][9]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][8]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][17]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][18]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][19]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][16]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][5]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][6]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][7]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][4]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][1]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][2]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][3]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[4][0]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][17]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][18]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][19]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][16]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][9]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][5]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][13]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][1]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][6]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][10]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][14]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][2]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][7]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][11]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][15]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][3]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][8]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][4]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][12]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[5][0]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][17]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][18]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][19]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][16]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][9]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][5]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][13]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][1]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][6]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][10]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][14]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][2]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][7]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][11]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][15]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][3]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][8]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][4]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][12]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[3][0]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][17]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][18]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][19]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][16]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][9]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][5]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][13]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][1]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][6]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][10]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][14]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][2]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][7]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][11]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][15]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][3]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][8]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][4]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][12]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[2][0]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][17]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][18]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][19]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][16]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][9]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][5]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][13]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][1]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][6]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][10]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][14]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][2]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][7]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][11]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][15]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][3]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][8]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][4]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][12]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[1][0]                             ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[0][17]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[0][18]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[0][19]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[0][16]                            ; digit:digit3|Mux19  ; yes                    ;
; digit:digit3|digit[0][11]                            ; digit:digit3|Mux19  ; yes                    ;
; Number of user-specified and inferred latches = 440  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------+
; Registers Removed During Synthesis                             ;
+----------------------------------------+-----------------------+
; Register name                          ; Reason for Removal    ;
+----------------------------------------+-----------------------+
; r_red[1..7]                            ; Merged with r_red[0]  ;
; r_blue[1..7]                           ; Merged with r_blue[0] ;
; r_green[0..7]                          ; Merged with r_blue[0] ;
; Total Number of Removed Registers = 22 ;                       ;
+----------------------------------------+-----------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 22    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 162:1              ; 2 bits    ; 216 LEs       ; 20 LEs               ; 196 LEs                ; Yes        ; |display|r_red[0]          ;
; 20:1               ; 4 bits    ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |display|Mux5              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |display|Mux33             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |display|Mux17             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |display|Mux21             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |display|Mux11             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |display|Mux29             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |display ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DOT_RADIUS     ; 3     ; Signed Integer                                 ;
; origin_x       ; 170   ; Signed Integer                                 ;
; origin_y       ; 141   ; Signed Integer                                 ;
; max_x          ; 580   ; Signed Integer                                 ;
; max_y          ; 218   ; Signed Integer                                 ;
; letter_G       ; 71    ; Signed Integer                                 ;
; letter_E       ; 69    ; Signed Integer                                 ;
; letter_S       ; 83    ; Signed Integer                                 ;
; letter_T       ; 84    ; Signed Integer                                 ;
; letter_U       ; 85    ; Signed Integer                                 ;
; letter_R       ; 82    ; Signed Integer                                 ;
; letter_A       ; 65    ; Signed Integer                                 ;
; letter_P       ; 80    ; Signed Integer                                 ;
; letter_D       ; 68    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip:ip1|altpll:altpll_component ;
+-------------------------------+----------------------+----------------------+
; Parameter Name                ; Value                ; Type                 ;
+-------------------------------+----------------------+----------------------+
; OPERATION_MODE                ; NORMAL               ; Untyped              ;
; PLL_TYPE                      ; AUTO                 ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ip ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                  ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                 ; Untyped              ;
; SCAN_CHAIN                    ; LONG                 ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0               ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                    ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                   ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                    ; Untyped              ;
; LOCK_HIGH                     ; 1                    ; Untyped              ;
; LOCK_LOW                      ; 1                    ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                    ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                    ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                  ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                  ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                  ; Untyped              ;
; SKIP_VCO                      ; OFF                  ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                    ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                 ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0              ; Untyped              ;
; BANDWIDTH                     ; 0                    ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                 ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                    ; Untyped              ;
; DOWN_SPREAD                   ; 0                    ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                  ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                  ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                    ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                    ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                    ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                    ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                    ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                    ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                    ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                    ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                    ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK0_DIVIDE_BY                ; 2                    ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                   ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED               ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED               ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED               ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                    ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                    ; Untyped              ;
; DPA_DIVIDER                   ; 0                    ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                    ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                    ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                    ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                    ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                    ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                    ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                    ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                    ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                    ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                    ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                    ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                    ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                    ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                    ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                    ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                    ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                   ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                   ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                   ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                   ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                    ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                    ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                    ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                    ; Untyped              ;
; VCO_MIN                       ; 0                    ; Untyped              ;
; VCO_MAX                       ; 0                    ; Untyped              ;
; VCO_CENTER                    ; 0                    ; Untyped              ;
; PFD_MIN                       ; 0                    ; Untyped              ;
; PFD_MAX                       ; 0                    ; Untyped              ;
; M_INITIAL                     ; 0                    ; Untyped              ;
; M                             ; 0                    ; Untyped              ;
; N                             ; 1                    ; Untyped              ;
; M2                            ; 1                    ; Untyped              ;
; N2                            ; 1                    ; Untyped              ;
; SS                            ; 1                    ; Untyped              ;
; C0_HIGH                       ; 0                    ; Untyped              ;
; C1_HIGH                       ; 0                    ; Untyped              ;
; C2_HIGH                       ; 0                    ; Untyped              ;
; C3_HIGH                       ; 0                    ; Untyped              ;
; C4_HIGH                       ; 0                    ; Untyped              ;
; C5_HIGH                       ; 0                    ; Untyped              ;
; C6_HIGH                       ; 0                    ; Untyped              ;
; C7_HIGH                       ; 0                    ; Untyped              ;
; C8_HIGH                       ; 0                    ; Untyped              ;
; C9_HIGH                       ; 0                    ; Untyped              ;
; C0_LOW                        ; 0                    ; Untyped              ;
; C1_LOW                        ; 0                    ; Untyped              ;
; C2_LOW                        ; 0                    ; Untyped              ;
; C3_LOW                        ; 0                    ; Untyped              ;
; C4_LOW                        ; 0                    ; Untyped              ;
; C5_LOW                        ; 0                    ; Untyped              ;
; C6_LOW                        ; 0                    ; Untyped              ;
; C7_LOW                        ; 0                    ; Untyped              ;
; C8_LOW                        ; 0                    ; Untyped              ;
; C9_LOW                        ; 0                    ; Untyped              ;
; C0_INITIAL                    ; 0                    ; Untyped              ;
; C1_INITIAL                    ; 0                    ; Untyped              ;
; C2_INITIAL                    ; 0                    ; Untyped              ;
; C3_INITIAL                    ; 0                    ; Untyped              ;
; C4_INITIAL                    ; 0                    ; Untyped              ;
; C5_INITIAL                    ; 0                    ; Untyped              ;
; C6_INITIAL                    ; 0                    ; Untyped              ;
; C7_INITIAL                    ; 0                    ; Untyped              ;
; C8_INITIAL                    ; 0                    ; Untyped              ;
; C9_INITIAL                    ; 0                    ; Untyped              ;
; C0_MODE                       ; BYPASS               ; Untyped              ;
; C1_MODE                       ; BYPASS               ; Untyped              ;
; C2_MODE                       ; BYPASS               ; Untyped              ;
; C3_MODE                       ; BYPASS               ; Untyped              ;
; C4_MODE                       ; BYPASS               ; Untyped              ;
; C5_MODE                       ; BYPASS               ; Untyped              ;
; C6_MODE                       ; BYPASS               ; Untyped              ;
; C7_MODE                       ; BYPASS               ; Untyped              ;
; C8_MODE                       ; BYPASS               ; Untyped              ;
; C9_MODE                       ; BYPASS               ; Untyped              ;
; C0_PH                         ; 0                    ; Untyped              ;
; C1_PH                         ; 0                    ; Untyped              ;
; C2_PH                         ; 0                    ; Untyped              ;
; C3_PH                         ; 0                    ; Untyped              ;
; C4_PH                         ; 0                    ; Untyped              ;
; C5_PH                         ; 0                    ; Untyped              ;
; C6_PH                         ; 0                    ; Untyped              ;
; C7_PH                         ; 0                    ; Untyped              ;
; C8_PH                         ; 0                    ; Untyped              ;
; C9_PH                         ; 0                    ; Untyped              ;
; L0_HIGH                       ; 1                    ; Untyped              ;
; L1_HIGH                       ; 1                    ; Untyped              ;
; G0_HIGH                       ; 1                    ; Untyped              ;
; G1_HIGH                       ; 1                    ; Untyped              ;
; G2_HIGH                       ; 1                    ; Untyped              ;
; G3_HIGH                       ; 1                    ; Untyped              ;
; E0_HIGH                       ; 1                    ; Untyped              ;
; E1_HIGH                       ; 1                    ; Untyped              ;
; E2_HIGH                       ; 1                    ; Untyped              ;
; E3_HIGH                       ; 1                    ; Untyped              ;
; L0_LOW                        ; 1                    ; Untyped              ;
; L1_LOW                        ; 1                    ; Untyped              ;
; G0_LOW                        ; 1                    ; Untyped              ;
; G1_LOW                        ; 1                    ; Untyped              ;
; G2_LOW                        ; 1                    ; Untyped              ;
; G3_LOW                        ; 1                    ; Untyped              ;
; E0_LOW                        ; 1                    ; Untyped              ;
; E1_LOW                        ; 1                    ; Untyped              ;
; E2_LOW                        ; 1                    ; Untyped              ;
; E3_LOW                        ; 1                    ; Untyped              ;
; L0_INITIAL                    ; 1                    ; Untyped              ;
; L1_INITIAL                    ; 1                    ; Untyped              ;
; G0_INITIAL                    ; 1                    ; Untyped              ;
; G1_INITIAL                    ; 1                    ; Untyped              ;
; G2_INITIAL                    ; 1                    ; Untyped              ;
; G3_INITIAL                    ; 1                    ; Untyped              ;
; E0_INITIAL                    ; 1                    ; Untyped              ;
; E1_INITIAL                    ; 1                    ; Untyped              ;
; E2_INITIAL                    ; 1                    ; Untyped              ;
; E3_INITIAL                    ; 1                    ; Untyped              ;
; L0_MODE                       ; BYPASS               ; Untyped              ;
; L1_MODE                       ; BYPASS               ; Untyped              ;
; G0_MODE                       ; BYPASS               ; Untyped              ;
; G1_MODE                       ; BYPASS               ; Untyped              ;
; G2_MODE                       ; BYPASS               ; Untyped              ;
; G3_MODE                       ; BYPASS               ; Untyped              ;
; E0_MODE                       ; BYPASS               ; Untyped              ;
; E1_MODE                       ; BYPASS               ; Untyped              ;
; E2_MODE                       ; BYPASS               ; Untyped              ;
; E3_MODE                       ; BYPASS               ; Untyped              ;
; L0_PH                         ; 0                    ; Untyped              ;
; L1_PH                         ; 0                    ; Untyped              ;
; G0_PH                         ; 0                    ; Untyped              ;
; G1_PH                         ; 0                    ; Untyped              ;
; G2_PH                         ; 0                    ; Untyped              ;
; G3_PH                         ; 0                    ; Untyped              ;
; E0_PH                         ; 0                    ; Untyped              ;
; E1_PH                         ; 0                    ; Untyped              ;
; E2_PH                         ; 0                    ; Untyped              ;
; E3_PH                         ; 0                    ; Untyped              ;
; M_PH                          ; 0                    ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                  ; Untyped              ;
; CLK0_COUNTER                  ; G0                   ; Untyped              ;
; CLK1_COUNTER                  ; G0                   ; Untyped              ;
; CLK2_COUNTER                  ; G0                   ; Untyped              ;
; CLK3_COUNTER                  ; G0                   ; Untyped              ;
; CLK4_COUNTER                  ; G0                   ; Untyped              ;
; CLK5_COUNTER                  ; G0                   ; Untyped              ;
; CLK6_COUNTER                  ; E0                   ; Untyped              ;
; CLK7_COUNTER                  ; E1                   ; Untyped              ;
; CLK8_COUNTER                  ; E2                   ; Untyped              ;
; CLK9_COUNTER                  ; E3                   ; Untyped              ;
; L0_TIME_DELAY                 ; 0                    ; Untyped              ;
; L1_TIME_DELAY                 ; 0                    ; Untyped              ;
; G0_TIME_DELAY                 ; 0                    ; Untyped              ;
; G1_TIME_DELAY                 ; 0                    ; Untyped              ;
; G2_TIME_DELAY                 ; 0                    ; Untyped              ;
; G3_TIME_DELAY                 ; 0                    ; Untyped              ;
; E0_TIME_DELAY                 ; 0                    ; Untyped              ;
; E1_TIME_DELAY                 ; 0                    ; Untyped              ;
; E2_TIME_DELAY                 ; 0                    ; Untyped              ;
; E3_TIME_DELAY                 ; 0                    ; Untyped              ;
; M_TIME_DELAY                  ; 0                    ; Untyped              ;
; N_TIME_DELAY                  ; 0                    ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                   ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                   ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                   ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                   ; Untyped              ;
; ENABLE0_COUNTER               ; L0                   ; Untyped              ;
; ENABLE1_COUNTER               ; L0                   ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                    ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000            ; Untyped              ;
; LOOP_FILTER_C                 ; 5                    ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                 ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                 ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                 ; Untyped              ;
; VCO_POST_SCALE                ; 0                    ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                    ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                    ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                    ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10               ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED          ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED          ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED          ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED          ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK0                     ; PORT_USED            ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED          ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED          ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED          ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED            ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED          ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED          ; Untyped              ;
; PORT_ARESET                   ; PORT_USED            ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED          ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED            ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED          ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED          ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED          ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED          ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED          ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY    ; Untyped              ;
; M_TEST_SOURCE                 ; 5                    ; Untyped              ;
; C0_TEST_SOURCE                ; 5                    ; Untyped              ;
; C1_TEST_SOURCE                ; 5                    ; Untyped              ;
; C2_TEST_SOURCE                ; 5                    ; Untyped              ;
; C3_TEST_SOURCE                ; 5                    ; Untyped              ;
; C4_TEST_SOURCE                ; 5                    ; Untyped              ;
; C5_TEST_SOURCE                ; 5                    ; Untyped              ;
; C6_TEST_SOURCE                ; 5                    ; Untyped              ;
; C7_TEST_SOURCE                ; 5                    ; Untyped              ;
; C8_TEST_SOURCE                ; 5                    ; Untyped              ;
; C9_TEST_SOURCE                ; 5                    ; Untyped              ;
; CBXI_PARAMETER                ; ip_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                 ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                    ; Untyped              ;
; WIDTH_CLOCK                   ; 5                    ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                    ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                  ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E         ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED               ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                  ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                  ; IGNORE_CASCADE       ;
+-------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; ip:ip1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter9"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[5..3] ; Input ; Info     ; Stuck at GND ;
; number[1..0] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[2]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter8"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[3..0] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[5]    ; Input ; Info     ; Stuck at GND ;
; number[4]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter7"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[5..1] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[0]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter6"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[3..2] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[5]    ; Input ; Info     ; Stuck at GND ;
; number[4]    ; Input ; Info     ; Stuck at VCC ;
; number[1]    ; Input ; Info     ; Stuck at VCC ;
; number[0]    ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "letter:letter5"  ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; number[7] ; Input ; Info     ; Stuck at GND ;
; number[6] ; Input ; Info     ; Stuck at VCC ;
; number[5] ; Input ; Info     ; Stuck at GND ;
; number[4] ; Input ; Info     ; Stuck at VCC ;
; number[3] ; Input ; Info     ; Stuck at GND ;
; number[2] ; Input ; Info     ; Stuck at VCC ;
; number[1] ; Input ; Info     ; Stuck at GND ;
; number[0] ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter4"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[1..0] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[5]    ; Input ; Info     ; Stuck at GND ;
; number[4]    ; Input ; Info     ; Stuck at VCC ;
; number[3]    ; Input ; Info     ; Stuck at GND ;
; number[2]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter3"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[1..0] ; Input ; Info     ; Stuck at VCC ;
; number[3..2] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[5]    ; Input ; Info     ; Stuck at GND ;
; number[4]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter2"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[5..3] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[2]    ; Input ; Info     ; Stuck at VCC ;
; number[1]    ; Input ; Info     ; Stuck at GND ;
; number[0]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter1"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[2..0] ; Input ; Info     ; Stuck at VCC ;
; number[5..3] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ip:ip1"                  ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; areset ; Input  ; Info     ; Stuck at GND           ;
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 50                          ;
; cycloneiii_ff         ; 22                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 1443                        ;
;     arith             ; 251                         ;
;         2 data inputs ; 95                          ;
;         3 data inputs ; 156                         ;
;     normal            ; 1192                        ;
;         0 data inputs ; 36                          ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 235                         ;
;         3 data inputs ; 219                         ;
;         4 data inputs ; 691                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 21.70                       ;
; Average LUT depth     ; 14.93                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Apr  2 22:05:31 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file letter.v
    Info (12023): Found entity 1: letter File: N:/373Final/letter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file digit.v
    Info (12023): Found entity 1: digit File: N:/373Final/digit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ip.v
    Info (12023): Found entity 1: ip File: N:/373Final/ip.v Line: 40
Warning (10229): Verilog HDL Expression warning at display.v(147): truncated literal to match 8 bits File: N:/373Final/display.v Line: 147
Warning (10229): Verilog HDL Expression warning at display.v(148): truncated literal to match 8 bits File: N:/373Final/display.v Line: 148
Warning (10229): Verilog HDL Expression warning at display.v(149): truncated literal to match 8 bits File: N:/373Final/display.v Line: 149
Warning (10229): Verilog HDL Expression warning at display.v(158): truncated literal to match 8 bits File: N:/373Final/display.v Line: 158
Warning (10229): Verilog HDL Expression warning at display.v(159): truncated literal to match 8 bits File: N:/373Final/display.v Line: 159
Warning (10229): Verilog HDL Expression warning at display.v(160): truncated literal to match 8 bits File: N:/373Final/display.v Line: 160
Warning (10229): Verilog HDL Expression warning at display.v(170): truncated literal to match 8 bits File: N:/373Final/display.v Line: 170
Warning (10229): Verilog HDL Expression warning at display.v(171): truncated literal to match 8 bits File: N:/373Final/display.v Line: 171
Warning (10229): Verilog HDL Expression warning at display.v(172): truncated literal to match 8 bits File: N:/373Final/display.v Line: 172
Warning (10229): Verilog HDL Expression warning at display.v(182): truncated literal to match 8 bits File: N:/373Final/display.v Line: 182
Warning (10229): Verilog HDL Expression warning at display.v(183): truncated literal to match 8 bits File: N:/373Final/display.v Line: 183
Warning (10229): Verilog HDL Expression warning at display.v(184): truncated literal to match 8 bits File: N:/373Final/display.v Line: 184
Warning (10229): Verilog HDL Expression warning at display.v(194): truncated literal to match 8 bits File: N:/373Final/display.v Line: 194
Warning (10229): Verilog HDL Expression warning at display.v(195): truncated literal to match 8 bits File: N:/373Final/display.v Line: 195
Warning (10229): Verilog HDL Expression warning at display.v(196): truncated literal to match 8 bits File: N:/373Final/display.v Line: 196
Warning (10229): Verilog HDL Expression warning at display.v(206): truncated literal to match 8 bits File: N:/373Final/display.v Line: 206
Warning (10229): Verilog HDL Expression warning at display.v(207): truncated literal to match 8 bits File: N:/373Final/display.v Line: 207
Warning (10229): Verilog HDL Expression warning at display.v(208): truncated literal to match 8 bits File: N:/373Final/display.v Line: 208
Warning (10229): Verilog HDL Expression warning at display.v(218): truncated literal to match 8 bits File: N:/373Final/display.v Line: 218
Warning (10229): Verilog HDL Expression warning at display.v(219): truncated literal to match 8 bits File: N:/373Final/display.v Line: 219
Warning (10229): Verilog HDL Expression warning at display.v(220): truncated literal to match 8 bits File: N:/373Final/display.v Line: 220
Warning (10229): Verilog HDL Expression warning at display.v(230): truncated literal to match 8 bits File: N:/373Final/display.v Line: 230
Warning (10229): Verilog HDL Expression warning at display.v(231): truncated literal to match 8 bits File: N:/373Final/display.v Line: 231
Warning (10229): Verilog HDL Expression warning at display.v(232): truncated literal to match 8 bits File: N:/373Final/display.v Line: 232
Warning (10229): Verilog HDL Expression warning at display.v(240): truncated literal to match 8 bits File: N:/373Final/display.v Line: 240
Warning (10229): Verilog HDL Expression warning at display.v(241): truncated literal to match 8 bits File: N:/373Final/display.v Line: 241
Warning (10229): Verilog HDL Expression warning at display.v(242): truncated literal to match 8 bits File: N:/373Final/display.v Line: 242
Warning (10229): Verilog HDL Expression warning at display.v(249): truncated literal to match 8 bits File: N:/373Final/display.v Line: 249
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display File: N:/373Final/display.v Line: 6
Info (12127): Elaborating entity "display" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at display.v(43): truncated value with size 32 to match size of target (10) File: N:/373Final/display.v Line: 43
Warning (10230): Verilog HDL assignment warning at display.v(53): truncated value with size 32 to match size of target (10) File: N:/373Final/display.v Line: 53
Warning (10230): Verilog HDL assignment warning at display.v(62): truncated value with size 32 to match size of target (1) File: N:/373Final/display.v Line: 62
Warning (10230): Verilog HDL assignment warning at display.v(63): truncated value with size 32 to match size of target (1) File: N:/373Final/display.v Line: 63
Warning (10230): Verilog HDL assignment warning at display.v(76): truncated value with size 32 to match size of target (10) File: N:/373Final/display.v Line: 76
Warning (10230): Verilog HDL assignment warning at display.v(77): truncated value with size 32 to match size of target (10) File: N:/373Final/display.v Line: 77
Warning (10230): Verilog HDL assignment warning at display.v(83): truncated value with size 32 to match size of target (4) File: N:/373Final/display.v Line: 83
Warning (10230): Verilog HDL assignment warning at display.v(84): truncated value with size 32 to match size of target (4) File: N:/373Final/display.v Line: 84
Warning (10230): Verilog HDL assignment warning at display.v(85): truncated value with size 32 to match size of target (4) File: N:/373Final/display.v Line: 85
Warning (10230): Verilog HDL assignment warning at display.v(95): truncated value with size 32 to match size of target (4) File: N:/373Final/display.v Line: 95
Warning (10230): Verilog HDL assignment warning at display.v(96): truncated value with size 32 to match size of target (4) File: N:/373Final/display.v Line: 96
Warning (10230): Verilog HDL assignment warning at display.v(97): truncated value with size 32 to match size of target (4) File: N:/373Final/display.v Line: 97
Info (12128): Elaborating entity "ip" for hierarchy "ip:ip1" File: N:/373Final/display.v Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "ip:ip1|altpll:altpll_component" File: N:/373Final/ip.v Line: 104
Info (12130): Elaborated megafunction instantiation "ip:ip1|altpll:altpll_component" File: N:/373Final/ip.v Line: 104
Info (12133): Instantiated megafunction "ip:ip1|altpll:altpll_component" with the following parameter: File: N:/373Final/ip.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ip"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip_altpll.v
    Info (12023): Found entity 1: ip_altpll File: N:/373Final/db/ip_altpll.v Line: 31
Info (12128): Elaborating entity "ip_altpll" for hierarchy "ip:ip1|altpll:altpll_component|ip_altpll:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "digit" for hierarchy "digit:digit1" File: N:/373Final/display.v Line: 87
Warning (10270): Verilog HDL Case Statement warning at digit.v(8): incomplete case statement has no default case item File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][0]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][1]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][2]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][3]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][4]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][5]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][6]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][7]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][8]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][9]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][10]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][11]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][12]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][13]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][14]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][15]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][16]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][17]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][18]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[5][19]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][0]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][1]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][2]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][3]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][4]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][5]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][6]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][7]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][8]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][9]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][10]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][11]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][12]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][13]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][14]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][15]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][16]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][17]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][18]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[4][19]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][0]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][1]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][2]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][3]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][4]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][5]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][6]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][7]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][8]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][9]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][10]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][11]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][12]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][13]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][14]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][15]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][16]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][17]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][18]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][19]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][0]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][1]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][2]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][3]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][4]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][5]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][6]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][7]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][8]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][9]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][10]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][11]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][12]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][13]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][14]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][15]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][16]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][17]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][18]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][19]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][0]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][1]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][2]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][3]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][4]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][5]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][6]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][7]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][8]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][9]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][10]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][11]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][12]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][13]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][14]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][15]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][16]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][17]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][18]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][19]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][0]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][1]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][2]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][3]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][4]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][5]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][6]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][7]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][8]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][9]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][10]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][11]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][12]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][13]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][14]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][15]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][16]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][17]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][18]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][19]" at digit.v(8) File: N:/373Final/digit.v Line: 8
Info (12128): Elaborating entity "letter" for hierarchy "letter:letter1" File: N:/373Final/display.v Line: 105
Warning (10270): Verilog HDL Case Statement warning at letter.v(8): incomplete case statement has no default case item File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][0]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][1]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][2]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][3]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][4]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][5]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][6]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][7]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][8]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][9]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][10]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][11]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][12]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][13]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][14]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][15]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][16]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][17]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][18]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[5][19]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][0]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][1]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][2]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][3]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][4]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][5]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][6]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][7]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][8]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][9]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][10]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][11]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][12]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][13]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][14]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][15]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][16]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][17]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][18]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[4][19]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][0]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][1]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][2]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][3]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][4]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][5]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][6]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][7]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][8]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][9]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][10]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][11]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][12]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][13]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][14]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][15]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][16]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][17]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][18]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][19]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][0]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][1]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][2]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][3]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][4]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][5]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][6]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][7]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][8]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][9]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][10]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][11]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][12]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][13]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][14]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][15]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][16]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][17]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][18]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][19]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][0]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][1]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][2]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][3]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][4]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][5]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][6]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][7]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][8]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][9]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][10]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][11]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][12]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][13]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][14]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][15]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][16]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][17]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][18]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][19]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][0]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][1]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][2]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][3]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][4]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][5]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][6]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][7]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][8]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][9]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][10]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][11]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][12]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][13]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][14]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][15]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][16]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][17]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][18]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][19]" at letter.v(8) File: N:/373Final/letter.v Line: 8
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: N:/373Final/display.v Line: 85
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: N:/373Final/display.v Line: 84
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: N:/373Final/display.v Line: 84
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: N:/373Final/display.v Line: 83
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: N:/373Final/display.v Line: 97
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: N:/373Final/display.v Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: N:/373Final/display.v Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: N:/373Final/display.v Line: 95
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: N:/373Final/display.v Line: 85
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: N:/373Final/display.v Line: 85
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf
    Info (12023): Found entity 1: lpm_divide_n9m File: N:/373Final/db/lpm_divide_n9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: N:/373Final/db/sign_div_unsign_ckh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf
    Info (12023): Found entity 1: alt_u_div_c4f File: N:/373Final/db/alt_u_div_c4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: N:/373Final/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: N:/373Final/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: N:/373Final/display.v Line: 84
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: N:/373Final/display.v Line: 84
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf
    Info (12023): Found entity 1: lpm_divide_q9m File: N:/373Final/db/lpm_divide_q9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: N:/373Final/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: N:/373Final/db/alt_u_div_i4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: N:/373Final/display.v Line: 84
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: N:/373Final/display.v Line: 84
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: N:/373Final/db/lpm_divide_ihm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: N:/373Final/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: N:/373Final/db/alt_u_div_84f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: N:/373Final/display.v Line: 83
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: N:/373Final/display.v Line: 83
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info (12023): Found entity 1: lpm_divide_nhm File: N:/373Final/db/lpm_divide_nhm.tdf Line: 25
Warning (14026): LATCH primitive "digit:digit1|digit[4][7]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][4]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][5]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][6]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][19]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][16]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][17]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][18]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][3]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][0]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][1]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][2]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][9]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][8]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[4][15]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][19]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][16]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][17]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][18]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][7]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][11]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][15]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][3]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][4]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][8]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][12]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][0]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][5]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][9]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][13]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][1]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][6]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][10]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][14]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[5][2]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][19]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][16]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][17]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][18]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][7]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][11]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][15]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][3]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][4]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][8]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][12]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][0]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][5]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][9]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][13]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][1]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][6]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][10]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][14]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[3][2]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][19]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][16]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][17]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][18]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][7]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][11]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][15]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][3]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][4]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][8]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][12]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][0]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][5]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][9]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][13]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][1]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][6]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][10]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][14]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[2][2]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][19]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][16]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][17]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][18]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][7]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][11]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][15]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][3]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][4]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][8]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][12]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][0]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][5]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][9]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][13]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][1]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][6]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][10]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][14]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[1][2]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][19]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][16]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][17]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][18]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][4]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][11]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][10]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][15]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][12]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][13]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][14]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][3]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][0]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][1]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit1|digit[0][2]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][15]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][9]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][8]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][5]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][6]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][7]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][4]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][1]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][2]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][3]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][0]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][17]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][18]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][19]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[4][16]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][9]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][5]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][13]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][1]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][6]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][10]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][14]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][2]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][7]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][11]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][15]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][3]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][8]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][4]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][12]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][0]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][17]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][18]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][19]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[5][16]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][9]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][5]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][13]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][1]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][6]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][10]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][14]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][2]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][7]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][11]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][15]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][3]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][8]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][4]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][12]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][0]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][17]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][18]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][19]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[3][16]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][9]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][5]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][13]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][1]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][6]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][10]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][14]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][2]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][7]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][11]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][15]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][3]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][8]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][4]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][12]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][0]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][17]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][18]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][19]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[2][16]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][9]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][5]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][13]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][1]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][10]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][6]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][14]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][2]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][11]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][7]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][15]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][3]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][8]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][4]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][12]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][0]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][17]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][18]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][19]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[1][16]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][11]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][10]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][4]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][13]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][14]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][15]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][12]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][1]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][2]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][3]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][0]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][17]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][18]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][19]" is permanently enabled File: N:/373Final/digit.v Line: 8
Warning (14026): LATCH primitive "digit:digit4|digit[0][16]" is permanently enabled File: N:/373Final/digit.v Line: 8
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][14]" merged with LATCH primitive "digit:digit3|digit[4][15]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][13]" merged with LATCH primitive "digit:digit3|digit[4][15]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][12]" merged with LATCH primitive "digit:digit3|digit[4][15]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][11]" merged with LATCH primitive "digit:digit3|digit[4][15]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][10]" merged with LATCH primitive "digit:digit3|digit[4][15]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[4][19]" merged with LATCH primitive "digit:digit3|digit[4][15]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[4][18]" merged with LATCH primitive "digit:digit3|digit[4][15]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[4][17]" merged with LATCH primitive "digit:digit3|digit[4][15]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[4][16]" merged with LATCH primitive "digit:digit3|digit[4][15]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][9]" merged with LATCH primitive "digit:digit3|digit[4][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][8]" merged with LATCH primitive "digit:digit3|digit[4][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][7]" merged with LATCH primitive "digit:digit3|digit[4][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][6]" merged with LATCH primitive "digit:digit3|digit[4][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][5]" merged with LATCH primitive "digit:digit3|digit[4][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[4][8]" merged with LATCH primitive "digit:digit3|digit[4][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[4][7]" merged with LATCH primitive "digit:digit3|digit[4][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[4][6]" merged with LATCH primitive "digit:digit3|digit[4][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[4][5]" merged with LATCH primitive "digit:digit3|digit[4][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[4][3]" merged with LATCH primitive "digit:digit3|digit[4][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[4][2]" merged with LATCH primitive "digit:digit3|digit[4][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[4][1]" merged with LATCH primitive "digit:digit3|digit[4][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[4][0]" merged with LATCH primitive "digit:digit3|digit[4][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][19]" merged with LATCH primitive "digit:digit3|digit[5][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][18]" merged with LATCH primitive "digit:digit3|digit[5][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][16]" merged with LATCH primitive "digit:digit3|digit[5][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][15]" merged with LATCH primitive "digit:digit3|digit[5][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][14]" merged with LATCH primitive "digit:digit3|digit[5][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][13]" merged with LATCH primitive "digit:digit3|digit[5][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][12]" merged with LATCH primitive "digit:digit3|digit[5][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][11]" merged with LATCH primitive "digit:digit3|digit[5][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][10]" merged with LATCH primitive "digit:digit3|digit[5][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][8]" merged with LATCH primitive "digit:digit3|digit[5][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][7]" merged with LATCH primitive "digit:digit3|digit[5][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][6]" merged with LATCH primitive "digit:digit3|digit[5][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][5]" merged with LATCH primitive "digit:digit3|digit[5][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][4]" merged with LATCH primitive "digit:digit3|digit[5][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][3]" merged with LATCH primitive "digit:digit3|digit[5][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][2]" merged with LATCH primitive "digit:digit3|digit[5][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[5][0]" merged with LATCH primitive "digit:digit3|digit[5][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][19]" merged with LATCH primitive "digit:digit3|digit[3][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][18]" merged with LATCH primitive "digit:digit3|digit[3][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][16]" merged with LATCH primitive "digit:digit3|digit[3][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][15]" merged with LATCH primitive "digit:digit3|digit[3][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][8]" merged with LATCH primitive "digit:digit3|digit[3][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][7]" merged with LATCH primitive "digit:digit3|digit[3][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][6]" merged with LATCH primitive "digit:digit3|digit[3][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][5]" merged with LATCH primitive "digit:digit3|digit[3][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][14]" merged with LATCH primitive "digit:digit3|digit[3][13]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][12]" merged with LATCH primitive "digit:digit3|digit[3][13]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][11]" merged with LATCH primitive "digit:digit3|digit[3][13]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][10]" merged with LATCH primitive "digit:digit3|digit[3][13]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][4]" merged with LATCH primitive "digit:digit3|digit[3][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][3]" merged with LATCH primitive "digit:digit3|digit[3][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][2]" merged with LATCH primitive "digit:digit3|digit[3][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][0]" merged with LATCH primitive "digit:digit3|digit[3][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][19]" merged with LATCH primitive "digit:digit3|digit[2][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][18]" merged with LATCH primitive "digit:digit3|digit[2][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][16]" merged with LATCH primitive "digit:digit3|digit[2][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][15]" merged with LATCH primitive "digit:digit3|digit[2][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][8]" merged with LATCH primitive "digit:digit3|digit[2][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][7]" merged with LATCH primitive "digit:digit3|digit[2][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][6]" merged with LATCH primitive "digit:digit3|digit[2][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][5]" merged with LATCH primitive "digit:digit3|digit[2][9]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][14]" merged with LATCH primitive "digit:digit3|digit[2][13]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][12]" merged with LATCH primitive "digit:digit3|digit[2][13]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][11]" merged with LATCH primitive "digit:digit3|digit[2][13]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][10]" merged with LATCH primitive "digit:digit3|digit[2][13]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][4]" merged with LATCH primitive "digit:digit3|digit[2][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][3]" merged with LATCH primitive "digit:digit3|digit[2][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][2]" merged with LATCH primitive "digit:digit3|digit[2][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][0]" merged with LATCH primitive "digit:digit3|digit[2][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][19]" merged with LATCH primitive "digit:digit3|digit[1][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][18]" merged with LATCH primitive "digit:digit3|digit[1][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][16]" merged with LATCH primitive "digit:digit3|digit[1][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][15]" merged with LATCH primitive "digit:digit3|digit[1][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][14]" merged with LATCH primitive "digit:digit3|digit[1][13]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][12]" merged with LATCH primitive "digit:digit3|digit[1][13]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][11]" merged with LATCH primitive "digit:digit3|digit[1][13]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][10]" merged with LATCH primitive "digit:digit3|digit[1][13]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][4]" merged with LATCH primitive "digit:digit3|digit[1][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][3]" merged with LATCH primitive "digit:digit3|digit[1][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][2]" merged with LATCH primitive "digit:digit3|digit[1][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][0]" merged with LATCH primitive "digit:digit3|digit[1][1]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][19]" merged with LATCH primitive "digit:digit3|digit[0][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][18]" merged with LATCH primitive "digit:digit3|digit[0][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][16]" merged with LATCH primitive "digit:digit3|digit[0][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][15]" merged with LATCH primitive "digit:digit3|digit[0][17]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][3]" merged with LATCH primitive "digit:digit3|digit[0][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][2]" merged with LATCH primitive "digit:digit3|digit[0][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][1]" merged with LATCH primitive "digit:digit3|digit[0][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][0]" merged with LATCH primitive "digit:digit3|digit[0][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[4][3]" merged with LATCH primitive "digit:digit2|digit[4][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[4][2]" merged with LATCH primitive "digit:digit2|digit[4][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[4][1]" merged with LATCH primitive "digit:digit2|digit[4][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[4][0]" merged with LATCH primitive "digit:digit2|digit[4][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][9]" merged with LATCH primitive "digit:digit2|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][8]" merged with LATCH primitive "digit:digit2|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][7]" merged with LATCH primitive "digit:digit2|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][6]" merged with LATCH primitive "digit:digit2|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][5]" merged with LATCH primitive "digit:digit2|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[4][9]" merged with LATCH primitive "digit:digit2|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[4][8]" merged with LATCH primitive "digit:digit2|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[4][7]" merged with LATCH primitive "digit:digit2|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[4][5]" merged with LATCH primitive "digit:digit2|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][14]" merged with LATCH primitive "digit:digit2|digit[4][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][13]" merged with LATCH primitive "digit:digit2|digit[4][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][12]" merged with LATCH primitive "digit:digit2|digit[4][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][11]" merged with LATCH primitive "digit:digit2|digit[4][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][10]" merged with LATCH primitive "digit:digit2|digit[4][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[4][19]" merged with LATCH primitive "digit:digit2|digit[4][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[4][18]" merged with LATCH primitive "digit:digit2|digit[4][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[4][17]" merged with LATCH primitive "digit:digit2|digit[4][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[4][15]" merged with LATCH primitive "digit:digit2|digit[4][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][19]" merged with LATCH primitive "digit:digit2|digit[5][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][18]" merged with LATCH primitive "digit:digit2|digit[5][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][17]" merged with LATCH primitive "digit:digit2|digit[5][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][15]" merged with LATCH primitive "digit:digit2|digit[5][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][4]" merged with LATCH primitive "digit:digit2|digit[5][0]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][3]" merged with LATCH primitive "digit:digit2|digit[5][0]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][2]" merged with LATCH primitive "digit:digit2|digit[5][0]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][1]" merged with LATCH primitive "digit:digit2|digit[5][0]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][14]" merged with LATCH primitive "digit:digit2|digit[5][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][13]" merged with LATCH primitive "digit:digit2|digit[5][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][11]" merged with LATCH primitive "digit:digit2|digit[5][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][10]" merged with LATCH primitive "digit:digit2|digit[5][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][9]" merged with LATCH primitive "digit:digit2|digit[5][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][8]" merged with LATCH primitive "digit:digit2|digit[5][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][7]" merged with LATCH primitive "digit:digit2|digit[5][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][6]" merged with LATCH primitive "digit:digit2|digit[5][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[5][5]" merged with LATCH primitive "digit:digit2|digit[5][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][19]" merged with LATCH primitive "digit:digit2|digit[3][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][18]" merged with LATCH primitive "digit:digit2|digit[3][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][17]" merged with LATCH primitive "digit:digit2|digit[3][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][15]" merged with LATCH primitive "digit:digit2|digit[3][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][4]" merged with LATCH primitive "digit:digit2|digit[3][0]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][3]" merged with LATCH primitive "digit:digit2|digit[3][0]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][2]" merged with LATCH primitive "digit:digit2|digit[3][0]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][1]" merged with LATCH primitive "digit:digit2|digit[3][0]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][14]" merged with LATCH primitive "digit:digit2|digit[3][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][13]" merged with LATCH primitive "digit:digit2|digit[3][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][11]" merged with LATCH primitive "digit:digit2|digit[3][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][10]" merged with LATCH primitive "digit:digit2|digit[3][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][9]" merged with LATCH primitive "digit:digit2|digit[3][8]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][7]" merged with LATCH primitive "digit:digit2|digit[3][8]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][6]" merged with LATCH primitive "digit:digit2|digit[3][8]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][5]" merged with LATCH primitive "digit:digit2|digit[3][8]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][19]" merged with LATCH primitive "digit:digit2|digit[2][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][18]" merged with LATCH primitive "digit:digit2|digit[2][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][17]" merged with LATCH primitive "digit:digit2|digit[2][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][15]" merged with LATCH primitive "digit:digit2|digit[2][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][14]" merged with LATCH primitive "digit:digit2|digit[2][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][13]" merged with LATCH primitive "digit:digit2|digit[2][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][11]" merged with LATCH primitive "digit:digit2|digit[2][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][10]" merged with LATCH primitive "digit:digit2|digit[2][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][3]" merged with LATCH primitive "digit:digit2|digit[2][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][2]" merged with LATCH primitive "digit:digit2|digit[2][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][1]" merged with LATCH primitive "digit:digit2|digit[2][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][0]" merged with LATCH primitive "digit:digit2|digit[2][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][9]" merged with LATCH primitive "digit:digit2|digit[2][8]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][7]" merged with LATCH primitive "digit:digit2|digit[2][8]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][6]" merged with LATCH primitive "digit:digit2|digit[2][8]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][5]" merged with LATCH primitive "digit:digit2|digit[2][8]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][19]" merged with LATCH primitive "digit:digit2|digit[1][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][18]" merged with LATCH primitive "digit:digit2|digit[1][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][17]" merged with LATCH primitive "digit:digit2|digit[1][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][15]" merged with LATCH primitive "digit:digit2|digit[1][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][14]" merged with LATCH primitive "digit:digit2|digit[1][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][13]" merged with LATCH primitive "digit:digit2|digit[1][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][11]" merged with LATCH primitive "digit:digit2|digit[1][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][10]" merged with LATCH primitive "digit:digit2|digit[1][12]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][3]" merged with LATCH primitive "digit:digit2|digit[1][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][2]" merged with LATCH primitive "digit:digit2|digit[1][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][1]" merged with LATCH primitive "digit:digit2|digit[1][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][0]" merged with LATCH primitive "digit:digit2|digit[1][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][19]" merged with LATCH primitive "digit:digit2|digit[0][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][18]" merged with LATCH primitive "digit:digit2|digit[0][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][17]" merged with LATCH primitive "digit:digit2|digit[0][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][15]" merged with LATCH primitive "digit:digit2|digit[0][16]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][3]" merged with LATCH primitive "digit:digit2|digit[0][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][2]" merged with LATCH primitive "digit:digit2|digit[0][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][1]" merged with LATCH primitive "digit:digit2|digit[0][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][0]" merged with LATCH primitive "digit:digit2|digit[0][4]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[4][4]" merged with LATCH primitive "digit:digit6|digit[4][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[4][2]" merged with LATCH primitive "digit:digit6|digit[4][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[4][1]" merged with LATCH primitive "digit:digit6|digit[4][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[4][0]" merged with LATCH primitive "digit:digit6|digit[4][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][14]" merged with LATCH primitive "digit:digit6|digit[4][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][13]" merged with LATCH primitive "digit:digit6|digit[4][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][12]" merged with LATCH primitive "digit:digit6|digit[4][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][11]" merged with LATCH primitive "digit:digit6|digit[4][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][10]" merged with LATCH primitive "digit:digit6|digit[4][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[4][18]" merged with LATCH primitive "digit:digit6|digit[4][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[4][17]" merged with LATCH primitive "digit:digit6|digit[4][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[4][16]" merged with LATCH primitive "digit:digit6|digit[4][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[4][15]" merged with LATCH primitive "digit:digit6|digit[4][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][9]" merged with LATCH primitive "digit:digit6|digit[4][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][8]" merged with LATCH primitive "digit:digit6|digit[4][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][7]" merged with LATCH primitive "digit:digit6|digit[4][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][6]" merged with LATCH primitive "digit:digit6|digit[4][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][5]" merged with LATCH primitive "digit:digit6|digit[4][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[4][9]" merged with LATCH primitive "digit:digit6|digit[4][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[4][8]" merged with LATCH primitive "digit:digit6|digit[4][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[4][6]" merged with LATCH primitive "digit:digit6|digit[4][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[4][5]" merged with LATCH primitive "digit:digit6|digit[4][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][18]" merged with LATCH primitive "digit:digit6|digit[5][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][17]" merged with LATCH primitive "digit:digit6|digit[5][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][16]" merged with LATCH primitive "digit:digit6|digit[5][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][15]" merged with LATCH primitive "digit:digit6|digit[5][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][14]" merged with LATCH primitive "digit:digit6|digit[5][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][13]" merged with LATCH primitive "digit:digit6|digit[5][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][12]" merged with LATCH primitive "digit:digit6|digit[5][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][10]" merged with LATCH primitive "digit:digit6|digit[5][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][9]" merged with LATCH primitive "digit:digit6|digit[5][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][8]" merged with LATCH primitive "digit:digit6|digit[5][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][7]" merged with LATCH primitive "digit:digit6|digit[5][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][6]" merged with LATCH primitive "digit:digit6|digit[5][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][5]" merged with LATCH primitive "digit:digit6|digit[5][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][4]" merged with LATCH primitive "digit:digit6|digit[5][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][2]" merged with LATCH primitive "digit:digit6|digit[5][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][1]" merged with LATCH primitive "digit:digit6|digit[5][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[5][0]" merged with LATCH primitive "digit:digit6|digit[5][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][18]" merged with LATCH primitive "digit:digit6|digit[3][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][17]" merged with LATCH primitive "digit:digit6|digit[3][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][16]" merged with LATCH primitive "digit:digit6|digit[3][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][15]" merged with LATCH primitive "digit:digit6|digit[3][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][14]" merged with LATCH primitive "digit:digit6|digit[3][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][13]" merged with LATCH primitive "digit:digit6|digit[3][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][12]" merged with LATCH primitive "digit:digit6|digit[3][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][10]" merged with LATCH primitive "digit:digit6|digit[3][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][4]" merged with LATCH primitive "digit:digit6|digit[3][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][2]" merged with LATCH primitive "digit:digit6|digit[3][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][1]" merged with LATCH primitive "digit:digit6|digit[3][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][0]" merged with LATCH primitive "digit:digit6|digit[3][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][9]" merged with LATCH primitive "digit:digit6|digit[3][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][8]" merged with LATCH primitive "digit:digit6|digit[3][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][6]" merged with LATCH primitive "digit:digit6|digit[3][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][5]" merged with LATCH primitive "digit:digit6|digit[3][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][18]" merged with LATCH primitive "digit:digit6|digit[2][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][17]" merged with LATCH primitive "digit:digit6|digit[2][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][16]" merged with LATCH primitive "digit:digit6|digit[2][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][15]" merged with LATCH primitive "digit:digit6|digit[2][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][14]" merged with LATCH primitive "digit:digit6|digit[2][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][13]" merged with LATCH primitive "digit:digit6|digit[2][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][12]" merged with LATCH primitive "digit:digit6|digit[2][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][10]" merged with LATCH primitive "digit:digit6|digit[2][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][4]" merged with LATCH primitive "digit:digit6|digit[2][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][2]" merged with LATCH primitive "digit:digit6|digit[2][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][1]" merged with LATCH primitive "digit:digit6|digit[2][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][0]" merged with LATCH primitive "digit:digit6|digit[2][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][9]" merged with LATCH primitive "digit:digit6|digit[2][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][8]" merged with LATCH primitive "digit:digit6|digit[2][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][6]" merged with LATCH primitive "digit:digit6|digit[2][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][5]" merged with LATCH primitive "digit:digit6|digit[2][7]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][18]" merged with LATCH primitive "digit:digit6|digit[1][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][17]" merged with LATCH primitive "digit:digit6|digit[1][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][16]" merged with LATCH primitive "digit:digit6|digit[1][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][15]" merged with LATCH primitive "digit:digit6|digit[1][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][14]" merged with LATCH primitive "digit:digit6|digit[1][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][13]" merged with LATCH primitive "digit:digit6|digit[1][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][12]" merged with LATCH primitive "digit:digit6|digit[1][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][10]" merged with LATCH primitive "digit:digit6|digit[1][11]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][4]" merged with LATCH primitive "digit:digit6|digit[1][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][2]" merged with LATCH primitive "digit:digit6|digit[1][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][1]" merged with LATCH primitive "digit:digit6|digit[1][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][0]" merged with LATCH primitive "digit:digit6|digit[1][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][18]" merged with LATCH primitive "digit:digit6|digit[0][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][17]" merged with LATCH primitive "digit:digit6|digit[0][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][16]" merged with LATCH primitive "digit:digit6|digit[0][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][15]" merged with LATCH primitive "digit:digit6|digit[0][19]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][4]" merged with LATCH primitive "digit:digit6|digit[0][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][2]" merged with LATCH primitive "digit:digit6|digit[0][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][1]" merged with LATCH primitive "digit:digit6|digit[0][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][0]" merged with LATCH primitive "digit:digit6|digit[0][3]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][14]" merged with LATCH primitive "digit:digit5|digit[4][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][13]" merged with LATCH primitive "digit:digit5|digit[4][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][12]" merged with LATCH primitive "digit:digit5|digit[4][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][11]" merged with LATCH primitive "digit:digit5|digit[4][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][10]" merged with LATCH primitive "digit:digit5|digit[4][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[4][19]" merged with LATCH primitive "digit:digit5|digit[4][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[4][17]" merged with LATCH primitive "digit:digit5|digit[4][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[4][16]" merged with LATCH primitive "digit:digit5|digit[4][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[4][15]" merged with LATCH primitive "digit:digit5|digit[4][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[4][4]" merged with LATCH primitive "digit:digit5|digit[4][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[4][3]" merged with LATCH primitive "digit:digit5|digit[4][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[4][1]" merged with LATCH primitive "digit:digit5|digit[4][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[4][0]" merged with LATCH primitive "digit:digit5|digit[4][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][9]" merged with LATCH primitive "digit:digit5|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][8]" merged with LATCH primitive "digit:digit5|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][7]" merged with LATCH primitive "digit:digit5|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][6]" merged with LATCH primitive "digit:digit5|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][5]" merged with LATCH primitive "digit:digit5|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[4][9]" merged with LATCH primitive "digit:digit5|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[4][8]" merged with LATCH primitive "digit:digit5|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[4][7]" merged with LATCH primitive "digit:digit5|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[4][5]" merged with LATCH primitive "digit:digit5|digit[4][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][19]" merged with LATCH primitive "digit:digit5|digit[5][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][17]" merged with LATCH primitive "digit:digit5|digit[5][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][16]" merged with LATCH primitive "digit:digit5|digit[5][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][15]" merged with LATCH primitive "digit:digit5|digit[5][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][4]" merged with LATCH primitive "digit:digit5|digit[5][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][3]" merged with LATCH primitive "digit:digit5|digit[5][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][1]" merged with LATCH primitive "digit:digit5|digit[5][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][0]" merged with LATCH primitive "digit:digit5|digit[5][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][14]" merged with LATCH primitive "digit:digit5|digit[5][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][13]" merged with LATCH primitive "digit:digit5|digit[5][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][12]" merged with LATCH primitive "digit:digit5|digit[5][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][11]" merged with LATCH primitive "digit:digit5|digit[5][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][9]" merged with LATCH primitive "digit:digit5|digit[5][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][8]" merged with LATCH primitive "digit:digit5|digit[5][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][7]" merged with LATCH primitive "digit:digit5|digit[5][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][6]" merged with LATCH primitive "digit:digit5|digit[5][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[5][5]" merged with LATCH primitive "digit:digit5|digit[5][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][19]" merged with LATCH primitive "digit:digit5|digit[3][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][17]" merged with LATCH primitive "digit:digit5|digit[3][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][16]" merged with LATCH primitive "digit:digit5|digit[3][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][15]" merged with LATCH primitive "digit:digit5|digit[3][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][4]" merged with LATCH primitive "digit:digit5|digit[3][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][3]" merged with LATCH primitive "digit:digit5|digit[3][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][1]" merged with LATCH primitive "digit:digit5|digit[3][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][0]" merged with LATCH primitive "digit:digit5|digit[3][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][14]" merged with LATCH primitive "digit:digit5|digit[3][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][13]" merged with LATCH primitive "digit:digit5|digit[3][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][12]" merged with LATCH primitive "digit:digit5|digit[3][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][11]" merged with LATCH primitive "digit:digit5|digit[3][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][9]" merged with LATCH primitive "digit:digit5|digit[3][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][8]" merged with LATCH primitive "digit:digit5|digit[3][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][7]" merged with LATCH primitive "digit:digit5|digit[3][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][5]" merged with LATCH primitive "digit:digit5|digit[3][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][19]" merged with LATCH primitive "digit:digit5|digit[2][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][17]" merged with LATCH primitive "digit:digit5|digit[2][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][16]" merged with LATCH primitive "digit:digit5|digit[2][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][15]" merged with LATCH primitive "digit:digit5|digit[2][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][4]" merged with LATCH primitive "digit:digit5|digit[2][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][3]" merged with LATCH primitive "digit:digit5|digit[2][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][1]" merged with LATCH primitive "digit:digit5|digit[2][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][0]" merged with LATCH primitive "digit:digit5|digit[2][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][14]" merged with LATCH primitive "digit:digit5|digit[2][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][13]" merged with LATCH primitive "digit:digit5|digit[2][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][12]" merged with LATCH primitive "digit:digit5|digit[2][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][11]" merged with LATCH primitive "digit:digit5|digit[2][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][9]" merged with LATCH primitive "digit:digit5|digit[2][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][8]" merged with LATCH primitive "digit:digit5|digit[2][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][7]" merged with LATCH primitive "digit:digit5|digit[2][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][5]" merged with LATCH primitive "digit:digit5|digit[2][6]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][19]" merged with LATCH primitive "digit:digit5|digit[1][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][17]" merged with LATCH primitive "digit:digit5|digit[1][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][16]" merged with LATCH primitive "digit:digit5|digit[1][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][15]" merged with LATCH primitive "digit:digit5|digit[1][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][4]" merged with LATCH primitive "digit:digit5|digit[1][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][3]" merged with LATCH primitive "digit:digit5|digit[1][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][1]" merged with LATCH primitive "digit:digit5|digit[1][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][0]" merged with LATCH primitive "digit:digit5|digit[1][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][14]" merged with LATCH primitive "digit:digit5|digit[1][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][13]" merged with LATCH primitive "digit:digit5|digit[1][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][12]" merged with LATCH primitive "digit:digit5|digit[1][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][11]" merged with LATCH primitive "digit:digit5|digit[1][10]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][19]" merged with LATCH primitive "digit:digit5|digit[0][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][17]" merged with LATCH primitive "digit:digit5|digit[0][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][16]" merged with LATCH primitive "digit:digit5|digit[0][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][15]" merged with LATCH primitive "digit:digit5|digit[0][18]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][4]" merged with LATCH primitive "digit:digit5|digit[0][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][3]" merged with LATCH primitive "digit:digit5|digit[0][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][1]" merged with LATCH primitive "digit:digit5|digit[0][2]" File: N:/373Final/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][0]" merged with LATCH primitive "digit:digit5|digit[0][2]" File: N:/373Final/digit.v Line: 8
Warning (13012): Latch digit:digit3|digit[4][15] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[4][9] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[4][4] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[5][17] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[5][9] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[5][1] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[3][17] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[3][9] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[3][13] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[3][1] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[2][17] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[2][9] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[12] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[2][13] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[2][1] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[1][17] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[1][13] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[1][1] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[0][17] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[11] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit3|digit[0][4] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[10] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit2|digit[4][4] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[4][6] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[4][16] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[5][16] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[5][0] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[5][12] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit2|digit[3][16] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[3][0] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[3][12] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit2|digit[3][8] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[2][16] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[2][12] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[2][4] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[2][8] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_3_result_int[4]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 42
Warning (13012): Latch digit:digit2|digit[1][16] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[1][12] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[1][4] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[0][16] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit2|digit[0][4] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit6|digit[4][3] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[4][19] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[4][7] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[5][19] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[5][11] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[5][3] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[3][19] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[3][11] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[3][3] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[3][7] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[2][19] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[2][11] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[2][3] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[2][7] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[1][19] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[1][11] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[1][3] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[0][19] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[2] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit6|digit[0][3] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: N:/373Final/display.v Line: 8
Warning (13012): Latch digit:digit5|digit[4][18] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[4][2] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[4][6] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[5][18] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[5][2] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[5][10] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit5|digit[3][18] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[3][2] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[3][10] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit5|digit[3][6] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[2][18] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[2][2] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[2][10] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[2][6] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_3_result_int[4]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 42
Warning (13012): Latch digit:digit5|digit[1][18] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[1][2] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[1][10] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[0][18] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit5|digit[0][2] has unsafe behavior File: N:/373Final/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/373Final/db/alt_u_div_84f.tdf Line: 47
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Div2|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_7_result_int[1]~14" File: N:/373Final/db/alt_u_div_i4f.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_7_result_int[1]~14" File: N:/373Final/db/alt_u_div_i4f.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_7_result_int[1]~14" File: N:/373Final/db/alt_u_div_i4f.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_8_result_int[1]~14" File: N:/373Final/db/alt_u_div_i4f.tdf Line: 67
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_7_result_int[1]~14" File: N:/373Final/db/alt_u_div_i4f.tdf Line: 62
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_8_result_int[1]~14" File: N:/373Final/db/alt_u_div_i4f.tdf Line: 67
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: N:/373Final/display.v Line: 9
    Warning (15610): No output dependent on input pin "KEY[3]" File: N:/373Final/display.v Line: 9
Info (21057): Implemented 1493 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 1442 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 418 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Wed Apr  2 22:05:54 2025
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:25


