dpp_block_design_DPP_module_top_0_0_0.vhd,vhdl,xil_defaultlib,../../../bd/dpp_block_design/ip/dpp_block_design_DPP_module_top_0_0_0/sim/dpp_block_design_DPP_module_top_0_0_0.vhd,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
dpp_block_design_axi_smc_0_sim_netlist.vhdl,vhdl,xil_defaultlib,/home/argo49/smr3891/labs/project2/project2.gen/sources_1/bd/dpp_block_design/ip/dpp_block_design_axi_smc_0/dpp_block_design_axi_smc_0_sim_netlist.vhdl,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
axil.vhdl,vhdl,xil_defaultlib,../../../bd/dpp_block_design/ipshared/7b64/hdl/axil.vhdl,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
axif.vhdl,vhdl,xil_defaultlib,../../../bd/dpp_block_design/ipshared/7b64/hdl/axif.vhdl,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
tdpram.vhdl,vhdl,xil_defaultlib,../../../bd/dpp_block_design/ipshared/7b64/hdl/tdpram.vhdl,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
graysync.vhdl,vhdl,xil_defaultlib,../../../bd/dpp_block_design/ipshared/7b64/hdl/graysync.vhdl,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
fifo.vhdl,vhdl,xil_defaultlib,../../../bd/dpp_block_design/ipshared/7b64/hdl/fifo.vhdl,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
comblock.vhdl,vhdl,xil_defaultlib,../../../bd/dpp_block_design/ipshared/7b64/hdl/comblock.vhdl,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
axi_comblock.vhdl,vhdl,xil_defaultlib,../../../bd/dpp_block_design/ipshared/7b64/hdl/axi_comblock.vhdl,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
dpp_block_design_comblock_0_0.vhd,vhdl,xil_defaultlib,../../../bd/dpp_block_design/ip/dpp_block_design_comblock_0_0/sim/dpp_block_design_comblock_0_0.vhd,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
dpp_block_design_processing_system7_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,/home/argo49/smr3891/labs/project2/project2.gen/sources_1/bd/dpp_block_design/ip/dpp_block_design_processing_system7_0_0/dpp_block_design_processing_system7_0_0_sim_netlist.vhdl,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
dpp_block_design_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/dpp_block_design/ip/dpp_block_design_rst_ps7_0_100M_0/sim/dpp_block_design_rst_ps7_0_100M_0.vhd,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
dpp_block_design_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/dpp_block_design/ip/dpp_block_design_xlslice_0_0/sim/dpp_block_design_xlslice_0_0.v,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
dpp_block_design_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/dpp_block_design/ip/dpp_block_design_xlslice_1_0/sim/dpp_block_design_xlslice_1_0.v,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
dpp_block_design_xlslice_2_0.v,verilog,xil_defaultlib,../../../bd/dpp_block_design/ip/dpp_block_design_xlslice_2_0/sim/dpp_block_design_xlslice_2_0.v,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
dpp_block_design.vhd,vhdl,xil_defaultlib,../../../bd/dpp_block_design/sim/dpp_block_design.vhd,incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl"incdir="../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
