
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   356008500                       # Number of ticks simulated
final_tick                               2263603503000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               45288999                       # Simulator instruction rate (inst/s)
host_op_rate                                 45287778                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              115981737                       # Simulator tick rate (ticks/s)
host_mem_usage                                 777628                       # Number of bytes of host memory used
host_seconds                                     3.07                       # Real time elapsed on the host
sim_insts                                   139008448                       # Number of instructions simulated
sim_ops                                     139008448                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus4.inst        91328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data        27776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst        30272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data        19008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst        97856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data        56768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            323008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst        91328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst        30272                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst        97856                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       219456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       103744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         103744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1427                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data          434                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst          473                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data          297                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst         1529                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data          887                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               5047                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus4.inst    256533201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data     78020609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst     85031678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data     53391984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst    274869842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data    159456867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            907304180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst    256533201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst     85031678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst    274869842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       616434720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      291408773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           291408773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      291408773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst    256533201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data     78020609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst     85031678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data     53391984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst    274869842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data    159456867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1198712952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus4.inst        28864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       150976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data        59904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data       516864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            771072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        28864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        43328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       484288                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         484288                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         2359                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data          936                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data         8076                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12048                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         7567                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              7567                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus4.inst     81076716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data    424079762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst      9168320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data    168265645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst     31459923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data   1451830504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2165880871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst     81076716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst      9168320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst     31459923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       121704959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1360327071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1360327071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1360327071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst     81076716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data    424079762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst      9168320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data    168265645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst     31459923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data   1451830504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3526207942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358644000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358808500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          376.608435                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    1                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   376.030419                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578016                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.734434                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.735563                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu0.dcache.writebacks::total                1                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               358644000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358808500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          409.898448                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.320790                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577658                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799455                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800583                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               358644000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           358808500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          254.057889                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   253.480589                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577299                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.495079                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.496207                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               358590000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           358754500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          447.090530                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   446.513589                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.576941                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.872097                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873224                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.dcache.writebacks::total                1                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139174500     91.88%     91.88% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     91.99% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12129500      8.01%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151468500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61914500     75.49%     75.49% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4869                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          435.833103                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              65219                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4869                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            13.394742                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    24.991236                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   410.841867                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.048811                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.802426                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.851237                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129914                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129914                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30699                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30699                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25627                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25627                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          500                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          500                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          585                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56326                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56326                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56326                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56326                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2798                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2798                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2164                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2164                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          111                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           25                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4962                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4962                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4962                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4962                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33497                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33497                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27791                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27791                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61288                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61288                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61288                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61288                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.083530                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.083530                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.077867                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.077867                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080962                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080962                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080962                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080962                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3040                       # number of writebacks
system.cpu4.dcache.writebacks::total             3040                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2453                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999367                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             277276                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2453                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           113.035467                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    27.567936                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   484.431431                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.053844                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.946155                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           336174                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          336174                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164406                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164406                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164406                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164406                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164406                       # number of overall hits
system.cpu4.icache.overall_hits::total         164406                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2454                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2454                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2454                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2454                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2454                       # number of overall misses
system.cpu4.icache.overall_misses::total         2454                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166860                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166860                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166860                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166860                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166860                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166860                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014707                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014707                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014707                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014707                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014707                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014707                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2453                       # number of writebacks
system.cpu4.icache.writebacks::total             2453                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               352512500     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           358950000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1896332000     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2088                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          443.063956                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              46019                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2088                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            22.039751                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    82.598348                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   360.465609                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.161325                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.704034                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.865359                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79595                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79595                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22646                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22646                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12692                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12692                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          432                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          432                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          449                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          449                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35338                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35338                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35338                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35338                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1653                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1653                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          690                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          690                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           41                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           23                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2343                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2343                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2343                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2343                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.068027                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.068027                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.051562                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.051562                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.062180                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.062180                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.062180                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.062180                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          987                       # number of writebacks
system.cpu5.dcache.writebacks::total              987                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1254                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104241                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1254                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.126794                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   188.103410                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   323.896590                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.367389                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.632611                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277376                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277376                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136807                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136807                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136807                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136807                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136807                       # number of overall hits
system.cpu5.icache.overall_hits::total         136807                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1254                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1254                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1254                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1254                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1254                       # number of overall misses
system.cpu5.icache.overall_misses::total         1254                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138061                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138061                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138061                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138061                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009083                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009083                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1254                       # number of writebacks
system.cpu5.icache.writebacks::total             1254                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               553672500     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           563406500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1681169000     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12527                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          421.472172                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             153108                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12527                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.222240                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   100.229253                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.242919                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.195760                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627428                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.823188                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356217                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356217                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76399                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76399                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80034                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80034                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1250                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156433                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156433                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156433                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156433                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5850                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5850                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6868                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6868                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          123                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           25                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12718                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12718                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12718                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12718                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071125                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071125                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079032                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079032                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075187                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075187                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075187                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075187                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8224                       # number of writebacks
system.cpu6.dcache.writebacks::total             8224                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4449                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871728                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             333835                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4449                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            75.035963                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.733191                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.138537                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399870                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.599880                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910964                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910964                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448807                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448807                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448807                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448807                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448807                       # number of overall hits
system.cpu6.icache.overall_hits::total         448807                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4450                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4450                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4450                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4450                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4450                       # number of overall misses
system.cpu6.icache.overall_misses::total         4450                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009818                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009818                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4449                       # number of writebacks
system.cpu6.icache.writebacks::total             4449                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               358599000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           358763500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          370.787060                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   369.635721                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151339                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.721945                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.724193                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          509                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests            26                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2714                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1792                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          922                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp                 16                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  4                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 4                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty            2                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp               8                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq            16                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                     58                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                    1184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            36261                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             35641                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.120591                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.493325                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   32915     92.35%     92.35% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    1800      5.05%     97.40% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     509      1.43%     98.83% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     188      0.53%     99.36% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     229      0.64%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               35641                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         56178                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        25920                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         6460                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           12054                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         8808                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         3246                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              18738                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 14                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                14                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        12251                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         5472                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5807                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              258                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             334                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              9466                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             9466                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           8158                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         10580                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side         6788                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        14773                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         3106                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         6610                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        11894                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        37443                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  80634                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       277376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       507920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       118528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       213144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       476416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side      1345792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2939440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            32188                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             88369                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.371273                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.787557                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   67578     76.47%     76.47% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   13200     14.94%     91.41% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    3810      4.31%     95.72% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    3135      3.55%     99.27% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     646      0.73%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               88369                       # Request fanout histogram
system.l2cache0.tags.replacements                   0                       # number of replacements
system.l2cache0.tags.tagsinuse            3081.104313                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                   0                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                     nan                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1003.051663                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data            5                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst          176                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    43.482856                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst          465                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data   326.439641                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst          485                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.data   577.128578                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.001566                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.244886                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.001221                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042969                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.010616                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.113525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.079697                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.118408                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.data     0.140901                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.752223                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         2876                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2799                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.702148                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                 169                       # Number of tag accesses
system.l2cache0.tags.data_accesses                169                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total                  6                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.l2cache0.overall_hits::total                 6                       # number of overall hits
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total            7                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total                7                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.l2cache0.overall_misses::total               7                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total             13                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total            13                       # number of overall (read+write) accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.538462                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               19147                       # number of replacements
system.l2cache1.tags.tagsinuse            3993.724564                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 22385                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               19147                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.169113                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1785.559714                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst    17.474220                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data    35.526883                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     4.803697                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     4.475298                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu7.inst     0.205900                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   360.198411                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   334.403081                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst   118.423647                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   118.953870                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   446.959697                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   766.740146                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.435928                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.004266                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.008674                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.001173                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.001093                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu7.inst     0.000050                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.087939                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.081641                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.028912                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.029041                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.109121                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.187192                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.975030                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4042                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          984                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2956                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              442565                       # Number of tag accesses
system.l2cache1.tags.data_accesses             442565                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        12251                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        12251                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         5472                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         5472                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data           30                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             37                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          219                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data           99                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data          481                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             799                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst          576                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst          730                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst         2746                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4052                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         1093                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data          844                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data         2670                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         4608                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst          576                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         1312                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst          730                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data          943                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst         2746                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data         3151                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               9459                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst          576                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         1312                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst          730                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data          943                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst         2746                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data         3151                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data            1                       # number of overall hits
system.l2cache1.overall_hits::total              9459                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          127                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data           18                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          150                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           20                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            7                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           33                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         1766                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data          548                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data         6335                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          8649                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1878                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst          524                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst         1704                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         4106                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         1764                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data          770                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data         3214                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         5748                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1878                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data         3530                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst          524                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data         1318                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst         1704                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data         9549                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            18503                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1878                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data         3530                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst          524                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data         1318                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst         1704                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data         9549                       # number of overall misses
system.l2cache1.overall_misses::total           18503                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        12251                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        12251                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          157                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          187                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         1985                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data          647                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data         6816                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         9448                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         2454                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         1254                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst         4450                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         8158                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         2857                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         1614                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data         5884                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        10356                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         2454                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data         4842                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         1254                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         2261                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst         4450                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data        12700                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data            1                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          27962                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         2454                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data         4842                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         1254                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         2261                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst         4450                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data        12700                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data            1                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         27962                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.808917                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.802139                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.889673                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.846986                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.929431                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.915432                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.382921                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.503310                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.617431                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.477076                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.546227                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.555041                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.729038                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.582928                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.382921                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.751890                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.661719                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.729038                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.582928                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.382921                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.751890                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.661719                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           9177                       # number of writebacks
system.l2cache1.writebacks::total                9177                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              4913                       # Transaction distribution
system.membus0.trans_dist::WriteReq                18                       # Transaction distribution
system.membus0.trans_dist::WriteResp               18                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         1621                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            2497                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq              23                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            49                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             28                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              199                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             196                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         4913                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total           35                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        14412                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        14440                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 14475                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total          480                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       430272                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       430384                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 430864                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           26760                       # Total snoops (count)
system.membus0.snoop_fanout::samples            35630                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.710188                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.453681                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  10326     28.98%     28.98% # Request fanout histogram
system.membus0.snoop_fanout::3                  25304     71.02%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              35630                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              9856                       # Transaction distribution
system.membus1.trans_dist::WriteReq                14                       # Transaction distribution
system.membus1.trans_dist::WriteResp               14                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9177                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            6703                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             285                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            80                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            248                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8603                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8585                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         9856                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        37973                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        15439                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        53412                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 53421                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1337728                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       429808                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1767536                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1767664                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           13033                       # Total snoops (count)
system.membus1.snoop_fanout::samples            48632                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.267807                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.442821                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  35608     73.22%     73.22% # Request fanout histogram
system.membus1.snoop_fanout::2                  13024     26.78%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              48632                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements            0                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse     8.568620                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.567923                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.535495                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.535539                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total            2                       # number of overall misses
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         6501                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.881438                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           16                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         6501                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.002461                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.787259                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.inst     0.000251                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.data     0.002160                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.266044                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.481182                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.934222                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.037645                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     4.097850                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     3.274824                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.299204                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.inst     0.000016                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.data     0.000135                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.079128                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.030074                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.058389                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.064853                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.256116                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.204676                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.992590                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        88633                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        88633                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1427                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          454                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst          473                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data          294                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst         1529                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4907                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1427                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data          476                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst          473                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data          301                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst         1529                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5103                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1427                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data          476                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst          473                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data          301                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst         1529                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5103                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data          294                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst         1529                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          731                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4908                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1427                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data          476                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst          473                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data          301                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst         1529                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          898                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5104                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1427                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data          476                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst          473                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data          301                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst         1529                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          898                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5104                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.998632                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.998886                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.998886                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         1620                       # number of writebacks
system.numa_caches_downward1.writebacks::total         1620                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         6510                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.827153                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           17                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         6510                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.002611                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.078977                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.inst     0.002268                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.data     0.004434                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.333374                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.513969                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.958977                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.100151                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     4.405275                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     3.429727                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.254936                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.inst     0.000142                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.data     0.000277                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.083336                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.032123                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.059936                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.068759                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.275330                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.214358                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.989197                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        88714                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        88714                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1427                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          454                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst          473                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data          293                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst         1529                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4906                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1427                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data          476                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst          473                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data          300                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst         1529                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5102                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1427                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data          476                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst          473                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data          300                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst         1529                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5102                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data          294                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst         1529                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          730                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4907                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1427                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data          476                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst          473                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data          301                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst         1529                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          897                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5103                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1427                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data          476                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst          473                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data          301                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst         1529                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          897                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5103                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.996599                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.996678                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.996678                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1621                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1621                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse     6.854537                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.853841                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.428365                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.428409                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::total            2                       # number of overall misses
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526796892                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524450897.384063                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2345994.615938                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526796977                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524450982.340012                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2345994.659988                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526797062                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524451067.295960                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2345994.704039                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526797147                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524451152.251910                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2345994.748090                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33994                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28383                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4596                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62377                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12737                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302243                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166748                       # Number of instructions committed
system.switch_cpus4.committedOps               166748                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160994                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17268                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160994                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       222099                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113709                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62641                       # number of memory refs
system.switch_cpus4.num_load_insts              34198                       # Number of load instructions
system.switch_cpus4.num_store_insts             28443                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231373.378295                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70869.621705                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234479                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765521                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22740                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96775     58.00%     59.68% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35151     21.07%     80.86% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28723     17.21%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166860                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526797516                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137676                       # Number of instructions committed
system.switch_cpus5.committedOps               137676                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132368                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16763                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132368                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175485                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100540                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648263736.337609                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878533779.662391                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194074                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805926                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20540                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88617     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138061                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527207007                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1644309719.549735                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2882897287.450265                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636794                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363206                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526797402                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524451407.119757                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2345994.880243                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4909                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             14                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            14                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         1620                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3503                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq           23                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           45                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           24                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           199                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          196                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4909                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        15447                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        15447                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              15456                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       430384                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       430384                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              430512                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        33306                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         42140                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.755268                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.429933                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               10313     24.47%     24.47% # Request fanout histogram
system.system_bus.snoop_fanout::2               31827     75.53%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           42140                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.177004                       # Number of seconds simulated
sim_ticks                                177004496500                       # Number of ticks simulated
final_tick                               2440965613000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 722699                       # Simulator instruction rate (inst/s)
host_op_rate                                   722699                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              259453568                       # Simulator tick rate (ticks/s)
host_mem_usage                                 795036                       # Number of bytes of host memory used
host_seconds                                   682.22                       # Real time elapsed on the host
sim_insts                                   493039795                       # Number of instructions simulated
sim_ops                                     493039795                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       146176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        60224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        55040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        68096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst     16225536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      6698304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        33728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        17664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data         1728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst         2624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          23320896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       146176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        55040                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst     16225536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        33728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     16468736                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      3770368                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        3770368                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         2284                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          941                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          860                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         1064                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       253524                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data       104661                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          527                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          276                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data           62                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             364389                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        58912                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             58912                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       825832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       340240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       310953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       384713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     91667366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     37842564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       190549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data        99794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst        18440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data        10847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst          362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data         1446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst        13017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data         9762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst        14824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data        22418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            131753128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       825832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       310953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     91667366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       190549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst        18440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst          362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst        13017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst        14824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        93041343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       21300973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            21300973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       21300973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       825832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       340240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       310953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       384713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     91667366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     37842564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       190549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data        99794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst        18440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data        10847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst          362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data         1446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst        13017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data         9762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst        14824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data        22418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           153054101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       167872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        68096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        60672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    144503232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        16448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data        10624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data         3776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data         7360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     48173056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         193051712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        60672                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        97408                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    123040512                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      123040512                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         2623                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         1064                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          948                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data      2257863                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          257                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data          166                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data           59                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data          115                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data           60                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       752704                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3016433                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      1922508                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1922508                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst       185848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data       948405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst        21694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data       384713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       342771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    816381701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data        92924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data        60021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data        21333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data        41581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data        21694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      272157244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1090659931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst       185848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst        21694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       342771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          550314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      695126477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           695126477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      695126477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst       185848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       948405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst        21694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data       384713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       342771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    816381701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data        92924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data        60021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data        21333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data        41581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data        21694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     272157244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1785786408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     185                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      4765                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1136     27.74%     27.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72      1.76%     29.50% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    181      4.42%     33.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     33.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2705     66.06%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4095                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1136     44.97%     44.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72      2.85%     47.82% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     181      7.17%     54.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     55.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1136     44.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2526                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            176808449000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                8869000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              181767000      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        177004649500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.419963                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.616850                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   14      0.33%      0.35% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.05%      0.40% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3569     84.31%     84.72% # number of callpals executed
system.cpu0.kern.callpal::rdps                    364      8.60%     93.31% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.02%     93.34% # number of callpals executed
system.cpu0.kern.callpal::rti                     272      6.43%     99.76% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.21%     99.98% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4233                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              289                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.072664                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.132686                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          63836500     42.98%     42.98% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            84678000     57.02%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             6679                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          490.909856                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             135550                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             6679                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.294954                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   490.909856                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.958808                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.958808                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           568535                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          568535                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       168393                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         168393                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       100162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        100162                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2092                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2092                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1896                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1896                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       268555                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          268555                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       268555                       # number of overall hits
system.cpu0.dcache.overall_hits::total         268555                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         4605                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         4605                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3111                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3111                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          169                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          274                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         7716                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7716                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         7716                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7716                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       172998                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       172998                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       103273                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       103273                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       276271                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       276271                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       276271                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       276271                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.026619                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.026619                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.030124                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030124                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.074746                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074746                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.126267                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.126267                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.027929                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.027929                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.027929                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.027929                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3624                       # number of writebacks
system.cpu0.dcache.writebacks::total             3624                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4696                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             561499                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             4696                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           119.569634                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000601                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999399                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1624438                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1624438                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       805175                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         805175                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       805175                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          805175                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       805175                       # number of overall hits
system.cpu0.icache.overall_hits::total         805175                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4696                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4696                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4696                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4696                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4696                       # number of overall misses
system.cpu0.icache.overall_misses::total         4696                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       809871                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       809871                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       809871                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       809871                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       809871                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       809871                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.005798                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005798                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.005798                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005798                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.005798                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005798                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4696                       # number of writebacks
system.cpu0.icache.writebacks::total             4696                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     186                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      4018                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     850     27.70%     27.70% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    181      5.90%     33.59% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.07%     33.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2036     66.34%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3069                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      850     45.19%     45.19% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     181      9.62%     54.81% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.11%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     848     45.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1881                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            176563343000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                8869000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              103761500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        176676294500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.416503                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.612903                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   57      1.71%      1.71% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.15%      1.87% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2636     79.30%     81.17% # number of callpals executed
system.cpu1.kern.callpal::rdps                    365     10.98%     92.15% # number of callpals executed
system.cpu1.kern.callpal::rti                     250      7.52%     99.67% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.27%     99.94% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3324                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              122                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                185                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.557377                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.005405                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.363636                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          68710000      5.30%      5.30% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8405000      0.65%      5.95% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1218519000     94.05%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             3988                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          436.206884                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              51066                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3988                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.804915                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     5.308164                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   430.898721                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.010368                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.841599                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.851967                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           302353                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          302353                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        91837                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          91837                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        50053                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         50053                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          950                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          950                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          953                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          953                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       141890                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          141890                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       141890                       # number of overall hits
system.cpu1.dcache.overall_hits::total         141890                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3776                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3776                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         1059                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1059                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           84                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           84                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           72                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         4835                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4835                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         4835                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4835                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        95613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        95613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        51112                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        51112                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1025                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1025                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       146725                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       146725                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       146725                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       146725                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.039493                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039493                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.020719                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020719                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.081238                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.081238                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.070244                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.070244                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.032953                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032953                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.032953                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032953                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1614                       # number of writebacks
system.cpu1.dcache.writebacks::total             1614                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3044                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             190347                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3044                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            62.531866                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    29.381045                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   482.618955                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.057385                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.942615                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           953028                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          953028                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       471948                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         471948                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       471948                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          471948                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       471948                       # number of overall hits
system.cpu1.icache.overall_hits::total         471948                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3044                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3044                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3044                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3044                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3044                       # number of overall misses
system.cpu1.icache.overall_misses::total         3044                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       474992                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       474992                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       474992                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       474992                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       474992                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       474992                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.006409                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006409                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.006409                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006409                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.006409                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006409                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3044                       # number of writebacks
system.cpu1.icache.writebacks::total             3044                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1576                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    869798                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   40050     43.80%     43.80% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    514      0.56%     44.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    181      0.20%     44.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  50698     55.44%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               91443                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    36223     49.52%     49.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     514      0.70%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     181      0.25%     50.48% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   36223     49.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                73141                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            170986932500     96.49%     96.49% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               36751000      0.02%     96.51% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                8869000      0.01%     96.51% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             6178965500      3.49%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        177211518000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.904444                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.714486                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.799853                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      3498     95.31%     95.31% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      0.08%     95.40% # number of syscalls executed
system.cpu2.kern.syscall::6                         5      0.14%     95.53% # number of syscalls executed
system.cpu2.kern.syscall::17                      128      3.49%     99.02% # number of syscalls executed
system.cpu2.kern.syscall::45                        6      0.16%     99.18% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.03%     99.21% # number of syscalls executed
system.cpu2.kern.syscall::71                       16      0.44%     99.65% # number of syscalls executed
system.cpu2.kern.syscall::73                        9      0.25%     99.89% # number of syscalls executed
system.cpu2.kern.syscall::144                       2      0.05%     99.95% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.03%     99.97% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.03%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  3670                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  321      0.08%      0.08% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      0.00%      0.09% # number of callpals executed
system.cpu2.kern.callpal::swpipl                79408     20.33%     20.42% # number of callpals executed
system.cpu2.kern.callpal::rdps                   3196      0.82%     21.24% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     21.24% # number of callpals executed
system.cpu2.kern.callpal::rti                   11340      2.90%     24.14% # number of callpals executed
system.cpu2.kern.callpal::callsys                3688      0.94%     25.08% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     25.09% # number of callpals executed
system.cpu2.kern.callpal::rdunique             292570     74.91%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                390538                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            11660                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               7043                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               7042                      
system.cpu2.kern.mode_good::user                 7043                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.603945                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.753088                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       44721888000     25.13%     25.13% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        133272077000     74.87%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     321                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          3244847                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.450234                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           88086508                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3244847                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.146583                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.166099                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.284135                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000324                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998602                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998926                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        186030319                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       186030319                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     47520247                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       47520247                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     38988663                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      38988663                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       804485                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       804485                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       832332                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       832332                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     86508910                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        86508910                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     86508910                       # number of overall hits
system.cpu2.dcache.overall_hits::total       86508910                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1960020                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1960020                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1258242                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1258242                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        28029                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        28029                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          123                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      3218262                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3218262                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      3218262                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3218262                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     49480267                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49480267                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     40246905                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     40246905                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       832514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       832514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       832455                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       832455                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     89727172                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     89727172                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     89727172                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     89727172                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.039612                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.039612                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.031263                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.031263                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.033668                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.033668                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000148                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000148                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.035867                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.035867                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.035867                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035867                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1720430                       # number of writebacks
system.cpu2.dcache.writebacks::total          1720430                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          1289765                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          349574944                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1289765                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           271.037704                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.490385                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.509615                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000958                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999042                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          317                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        703057861                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       703057861                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    349594283                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      349594283                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    349594283                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       349594283                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    349594283                       # number of overall hits
system.cpu2.icache.overall_hits::total      349594283                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1289765                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1289765                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1289765                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1289765                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1289765                       # number of overall misses
system.cpu2.icache.overall_misses::total      1289765                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    350884048                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    350884048                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    350884048                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    350884048                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    350884048                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    350884048                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.003676                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003676                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.003676                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003676                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.003676                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003676                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      1289765                       # number of writebacks
system.cpu2.icache.writebacks::total          1289765                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     186                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      3233                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     748     26.14%     26.14% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    181      6.33%     32.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.07%     32.54% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1930     67.46%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                2861                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      748     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     181     10.79%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.12%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     746     44.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1677                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            176568841500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                8869000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 356000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               98143000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        176676209500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.386528                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.586159                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.10%      0.10% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.03%      0.13% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2495     81.86%     81.99% # number of callpals executed
system.cpu3.kern.callpal::rdps                    365     11.98%     93.96% # number of callpals executed
system.cpu3.kern.callpal::rti                     183      6.00%     99.97% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.03%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3048                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              186                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             1866                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          421.979208                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              14612                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1866                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.830654                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   114.601151                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   307.378057                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.223830                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.600348                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.824178                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           226160                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          226160                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        69888                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          69888                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        37996                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         37996                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          552                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          552                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          537                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          537                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       107884                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          107884                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       107884                       # number of overall hits
system.cpu3.dcache.overall_hits::total         107884                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2217                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2217                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          460                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          460                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           60                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           67                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2677                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2677                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2677                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2677                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        72105                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        72105                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        38456                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        38456                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          604                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          604                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       110561                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       110561                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       110561                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       110561                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.030747                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.030747                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.011962                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.011962                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.098039                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.098039                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.110927                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.110927                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.024213                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.024213                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.024213                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.024213                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          452                       # number of writebacks
system.cpu3.dcache.writebacks::total              452                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2294                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              98832                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2294                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.082825                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    35.462790                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   476.537210                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.069263                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.930737                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           683462                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          683462                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       338290                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         338290                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       338290                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          338290                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       338290                       # number of overall hits
system.cpu3.icache.overall_hits::total         338290                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2294                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2294                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2294                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2294                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2294                       # number of overall misses
system.cpu3.icache.overall_misses::total         2294                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       340584                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       340584                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       340584                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       340584                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       340584                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       340584                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.006735                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006735                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.006735                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006735                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.006735                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006735                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         2294                       # number of writebacks
system.cpu3.icache.writebacks::total             2294                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     182                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      3331                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     804     27.08%     27.08% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    181      6.10%     33.18% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.03%     33.21% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   1983     66.79%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                2969                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      804     44.94%     44.94% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     181     10.12%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.06%     55.11% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     803     44.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 1789                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            176571729000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                8869000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               95404500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        176676167000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.404942                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.602560                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                 2605     82.72%     82.72% # number of callpals executed
system.cpu4.kern.callpal::rdps                    362     11.50%     94.22% # number of callpals executed
system.cpu4.kern.callpal::rti                     182      5.78%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  3149                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              182                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             1435                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          377.698510                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               9815                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             1435                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             6.839721                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   377.698510                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.737692                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.737692                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           218573                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          218573                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        68787                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          68787                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        36013                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         36013                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          528                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          528                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          501                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          501                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       104800                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          104800                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       104800                       # number of overall hits
system.cpu4.dcache.overall_hits::total         104800                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1979                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1979                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          260                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           56                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           69                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2239                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2239                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2239                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2239                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        70766                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        70766                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        36273                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        36273                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          570                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          570                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       107039                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       107039                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       107039                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       107039                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.027965                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.027965                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.007168                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.007168                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.095890                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.095890                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.121053                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.121053                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.020918                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.020918                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.020918                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.020918                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          255                       # number of writebacks
system.cpu4.dcache.writebacks::total              255                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             1322                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              61080                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1322                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            46.202723                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     1.014945                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   510.985055                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.001982                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.998018                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           664482                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          664482                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       330258                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         330258                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       330258                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          330258                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       330258                       # number of overall hits
system.cpu4.icache.overall_hits::total         330258                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         1322                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1322                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         1322                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1322                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         1322                       # number of overall misses
system.cpu4.icache.overall_misses::total         1322                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       331580                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       331580                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       331580                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       331580                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       331580                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       331580                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.003987                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.003987                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.003987                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.003987                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.003987                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.003987                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         1322                       # number of writebacks
system.cpu4.icache.writebacks::total             1322                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     182                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      3181                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     730     25.90%     25.90% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    181      6.42%     32.32% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.04%     32.35% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   1907     67.65%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                2819                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      730     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     181     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.06%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     729     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 1641                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            176573044000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                8869000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 171000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31               94040500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        176676124500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.382276                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.582121                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                 2455     81.86%     81.86% # number of callpals executed
system.cpu5.kern.callpal::rdps                    362     12.07%     93.93% # number of callpals executed
system.cpu5.kern.callpal::rti                     182      6.07%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  2999                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              182                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             1935                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          448.096813                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               8815                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1935                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             4.555556                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   448.096813                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.875189                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.875189                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           214045                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          214045                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        66854                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          66854                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        35175                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         35175                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          386                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          386                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          497                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          497                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       102029                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          102029                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       102029                       # number of overall hits
system.cpu5.dcache.overall_hits::total         102029                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2317                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2317                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          228                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          228                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          189                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          189                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           61                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2545                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2545                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2545                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2545                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        69171                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        69171                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        35403                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        35403                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          558                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          558                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       104574                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       104574                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       104574                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       104574                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.033497                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.033497                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006440                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006440                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.328696                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.328696                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.109319                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.109319                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.024337                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024337                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.024337                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.024337                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          362                       # number of writebacks
system.cpu5.dcache.writebacks::total              362                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1264                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              43423                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1264                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            34.353639                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    78.007774                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   433.992226                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.152359                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.847641                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           648912                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          648912                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       322560                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         322560                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       322560                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          322560                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       322560                       # number of overall hits
system.cpu5.icache.overall_hits::total         322560                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1264                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1264                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1264                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1264                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1264                       # number of overall misses
system.cpu5.icache.overall_misses::total         1264                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       323824                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       323824                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       323824                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       323824                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       323824                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       323824                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003903                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003903                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003903                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003903                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003903                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003903                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1264                       # number of writebacks
system.cpu5.icache.writebacks::total             1264                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     182                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      3193                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     772     27.27%     27.27% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    181      6.39%     33.66% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.04%     33.70% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   1877     66.30%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                2831                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      772     44.75%     44.75% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     181     10.49%     55.25% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.06%     55.30% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     771     44.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 1725                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            176573199000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                8869000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               93849500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        176676082000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.410762                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.609325                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                 2467     81.93%     81.93% # number of callpals executed
system.cpu6.kern.callpal::rdps                    362     12.02%     93.96% # number of callpals executed
system.cpu6.kern.callpal::rti                     182      6.04%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  3011                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              182                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              523                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          453.855970                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               1509                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              523                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             2.885277                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   453.855970                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.886437                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.886437                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           170485                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          170485                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        53291                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          53291                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        29435                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         29435                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          576                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          576                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          504                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          504                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        82726                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           82726                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        82726                       # number of overall hits
system.cpu6.dcache.overall_hits::total          82726                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          767                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          767                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          165                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           16                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           66                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          932                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           932                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          932                       # number of overall misses
system.cpu6.dcache.overall_misses::total          932                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        54058                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        54058                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        29600                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        29600                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          570                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          570                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        83658                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        83658                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        83658                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        83658                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.014188                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.014188                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005574                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005574                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.027027                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.027027                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.115789                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.115789                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011141                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011141                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011141                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011141                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           69                       # number of writebacks
system.cpu6.dcache.writebacks::total               69                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              652                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              28856                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              652                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            44.257669                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           485516                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          485516                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       241780                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         241780                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       241780                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          241780                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       241780                       # number of overall hits
system.cpu6.icache.overall_hits::total         241780                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          652                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          652                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          652                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           652                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          652                       # number of overall misses
system.cpu6.icache.overall_misses::total          652                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       242432                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       242432                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       242432                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       242432                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       242432                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       242432                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.002689                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.002689                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.002689                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.002689                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.002689                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.002689                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          652                       # number of writebacks
system.cpu6.icache.writebacks::total              652                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     182                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      3191                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     733     25.91%     25.91% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    181      6.40%     32.31% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.07%     32.38% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   1913     67.62%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                2829                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      733     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     181     10.98%     55.43% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.12%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     733     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 1649                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            176572715000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                8869000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31               94171000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        176675950000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.383168                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.582891                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                 2465     81.92%     81.92% # number of callpals executed
system.cpu7.kern.callpal::rdps                    362     12.03%     93.95% # number of callpals executed
system.cpu7.kern.callpal::rti                     182      6.05%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  3009                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              182                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements             1477                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          457.157938                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               9336                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1477                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             6.320921                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   457.157938                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.892887                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.892887                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           214231                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          214231                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        67428                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          67428                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        35237                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         35237                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          541                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          541                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          499                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          499                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       102665                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          102665                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       102665                       # number of overall hits
system.cpu7.dcache.overall_hits::total         102665                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1990                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1990                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          235                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          235                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           44                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           60                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2225                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2225                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2225                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2225                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        69418                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        69418                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        35472                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        35472                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          559                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          559                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       104890                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       104890                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       104890                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       104890                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.028667                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.028667                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.006625                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.006625                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.075214                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.075214                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.107335                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.107335                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.021213                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.021213                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.021213                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.021213                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          216                       # number of writebacks
system.cpu7.dcache.writebacks::total              216                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             1353                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              61838                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1353                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            45.704361                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    87.084029                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   421.915971                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.170086                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.824055                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           650839                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          650839                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       323390                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         323390                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       323390                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          323390                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       323390                       # number of overall hits
system.cpu7.icache.overall_hits::total         323390                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst         1353                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1353                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst         1353                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1353                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst         1353                       # number of overall misses
system.cpu7.icache.overall_misses::total         1353                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       324743                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       324743                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       324743                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       324743                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       324743                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       324743                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.004166                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004166                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.004166                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004166                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.004166                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004166                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks         1353                       # number of writebacks
system.cpu7.icache.writebacks::total             1353                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                6058                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 49750016                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       6088                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7313                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7313                       # Transaction distribution
system.iobus.trans_dist::WriteReq              787957                       # Transaction distribution
system.iobus.trans_dist::WriteResp             787957                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          726                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        24672                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        32604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1557936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1557936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1590540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        24640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          363                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        13878                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        41560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     49763008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     49763008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 49804568                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               778968                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               778968                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              7010712                       # Number of tag accesses
system.iocache.tags.data_accesses             7010712                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide         1624                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1624                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       777344                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       777344                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         1624                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1624                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         1624                       # number of overall misses
system.iocache.overall_misses::total             1624                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide         1624                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1624                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       777344                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       777344                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         1624                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1624                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         1624                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1624                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          777344                       # number of writebacks
system.iocache.writebacks::total               777344                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests       9119346                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      4285557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests       712149                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         2880564                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      2723624                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       156940                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                5689                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            3304448                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               9885                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              9885                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      1726120                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      1061324                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          1334058                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             1273                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            536                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            1809                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           1261599                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          1261599                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        1299799                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       1998960                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        11998                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        23776                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         7171                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        13138                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      3636170                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side      9572479                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side         5583                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side         6669                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               13276984                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       467328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       691511                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       264128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       411020                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side    150169920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side    317883465                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       210496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side       197196                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               470295064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         10774559                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          19907958                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.239567                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.561907                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                16151170     81.13%     81.13% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 3050851     15.32%     96.45% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  409799      2.06%     98.51% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  285708      1.44%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::4                   10430      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            19907958                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         23054                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests         6723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        12710                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           64030                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         5754                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        58276                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              11949                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                728                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               728                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty          902                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean          992                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             1254                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              420                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             676                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq               468                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp              468                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4591                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          7358                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side         3042                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side         5849                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         2540                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         6591                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side         1399                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side         2499                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side         3193                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side         5677                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  30790                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       110080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       157744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side        81664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       193008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        47808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        59952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side       117760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side       153712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                  921728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          6660704                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           6683204                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.033924                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.332987                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 6602851     98.80%     98.80% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   12377      0.19%     98.98% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   25830      0.39%     99.37% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    5901      0.09%     99.46% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   36245      0.54%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             6683204                       # Request fanout histogram
system.l2cache0.tags.replacements             2716805                       # number of replacements
system.l2cache0.tags.tagsinuse            4010.481984                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               4511889                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             2716805                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.660733                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   913.042811                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     0.290117                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     0.146766                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst     0.417099                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data     0.153680                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst     0.193070                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst     3.363099                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     1.943005                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     2.048983                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     2.115889                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   263.980208                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data  2820.124324                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst     1.075522                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     1.587411                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.222911                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000071                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000036                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.000102                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.000038                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.000047                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000821                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000474                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000500                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000517                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.064448                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.688507                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.000263                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.000388                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.979122                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4053                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          556                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1545                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         1555                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.989502                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            73361298                       # Number of tag accesses
system.l2cache0.tags.data_accesses           73361298                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      1726120                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      1726120                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      1061324                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      1061324                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data            5                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             11                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            6                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          200                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          114                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data       307912                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data           14                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          308240                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         1898                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         2124                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst      1035280                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst         1767                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      1041069                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         2027                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1893                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data       565093                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data         1023                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total       570036                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         1898                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         2227                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         2124                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         2007                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst      1035280                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data       873005                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst         1767                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data         1037                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            1919345                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         1898                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         2227                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         2124                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         2007                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst      1035280                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data       873005                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst         1767                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data         1037                       # number of overall hits
system.l2cache0.overall_hits::total           1919345                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          742                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          116                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data          119                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data          100                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         1077                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          261                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           53                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data           84                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data           54                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          452                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         2121                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          774                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data       950019                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data          288                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        953202                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         2798                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          920                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst       254485                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst          527                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       258730                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         2210                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         1488                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data      1413843                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data          874                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      1418415                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         2798                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         4331                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          920                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         2262                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst       254485                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data      2363862                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst          527                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data         1162                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          2630347                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         2798                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         4331                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          920                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         2262                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst       254485                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data      2363862                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst          527                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data         1162                       # number of overall misses
system.l2cache0.overall_misses::total         2630347                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      1726120                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      1726120                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      1061324                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      1061324                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          744                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          120                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data          100                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         1088                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          261                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          458                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2321                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          888                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data      1257931                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data          302                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      1261442                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         4696                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         3044                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst      1289765                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst         2294                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      1299799                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         4237                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         3381                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data      1978936                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data         1897                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      1988451                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         4696                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         6558                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         3044                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         4269                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst      1289765                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data      3236867                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst         2294                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data         2199                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        4549692                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         4696                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         6558                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         3044                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         4269                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst      1289765                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data      3236867                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst         2294                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data         2199                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       4549692                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.997312                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.966667                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.959677                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.989890                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.963636                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.954545                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.986900                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.913830                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.871622                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.755223                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.953642                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.755645                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.595826                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.302234                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.197311                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.229730                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.199054                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.521595                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.440106                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.714446                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.460727                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.713327                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.595826                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.660415                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.302234                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.529866                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.197311                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.730293                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.229730                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.528422                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.578137                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.595826                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.660415                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.302234                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.529866                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.197311                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.730293                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.229730                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.528422                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.578137                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        1204711                       # number of writebacks
system.l2cache0.writebacks::total             1204711                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 351                       # number of replacements
system.l2cache1.tags.tagsinuse            3673.002424                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                   529                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                 351                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.507123                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1239.493269                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst    55.006422                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   115.029125                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst     8.996113                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data    21.793496                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   484.710588                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   587.541219                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst   503.032706                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   652.399486                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.302611                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.013429                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.028083                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.002196                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.005321                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.118338                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.143443                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.122811                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.159277                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.896729                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3669                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3662                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.895752                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              124348                       # Number of tag accesses
system.l2cache1.tags.data_accesses             124348                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks          902                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total          902                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks          992                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total          992                       # number of WritebackClean hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total               5                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst         1271                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst         1263                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst          616                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst         1312                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4462                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         1276                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data         2219                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data          657                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data         1316                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         5468                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst         1271                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         1279                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst         1263                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data         2219                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst          616                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data          657                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst         1312                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data         1318                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               9935                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst         1271                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         1279                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst         1263                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data         2219                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst          616                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data          657                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst         1312                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data         1318                       # number of overall hits
system.l2cache1.overall_hits::total              9935                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          106                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data          103                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data          101                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data          106                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          416                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           67                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data           55                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data           57                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data           54                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          233                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data          112                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data           89                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data           61                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data          127                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total           389                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst           51                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst           36                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst           41                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total          129                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data          356                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data           17                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data           88                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data          563                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         1024                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data          468                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data          106                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data          149                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data          690                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             1542                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data          468                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data          106                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data          149                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data          690                       # number of overall misses
system.l2cache1.overall_misses::total            1542                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks          902                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total          902                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks          992                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total          992                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          106                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data          103                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data          101                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data          106                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          416                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          235                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data          115                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data           89                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total          394                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         1322                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         1264                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst          652                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst         1353                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4591                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         1632                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         2236                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data          745                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data         1879                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         6492                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         1322                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data         1747                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         1264                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         2325                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst          652                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data          806                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst         1353                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data         2008                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          11477                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         1322                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data         1747                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         1264                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         2325                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst          652                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data          806                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst         1353                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data         2008                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         11477                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.985294                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.982143                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.991489                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.973913                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.984496                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.987310                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.038578                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.000791                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.055215                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.030303                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.028098                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.218137                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.007603                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.118121                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.299627                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.157733                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.038578                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.267888                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.000791                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.045591                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.055215                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.184864                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.030303                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.343625                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.134356                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.038578                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.267888                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.000791                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.045591                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.055215                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.184864                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.030303                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.343625                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.134356                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            129                       # number of writebacks
system.l2cache1.writebacks::total                 129                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               5689                       # Transaction distribution
system.membus0.trans_dist::ReadResp           1685441                       # Transaction distribution
system.membus0.trans_dist::WriteReq             10613                       # Transaction distribution
system.membus0.trans_dist::WriteResp            10613                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      1982078                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         1239516                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            2062                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           777                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           2553                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           953195                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          952964                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      1679752                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       777344                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       777344                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       923199                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      6785157                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        31148                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total      7739504                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         3701                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         1456                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total         5157                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        73920                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      2261360                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      2335280                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              10079941                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     25569152                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    219856576                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        35736                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    245461464                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        67136                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         5824                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total        72960                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1576960                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     48276992                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     49853952                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              295388376                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         6495636                       # Total snoops (count)
system.membus0.snoop_fanout::samples         13161575                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.493530                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499958                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                6665949     50.65%     50.65% # Request fanout histogram
system.membus0.snoop_fanout::3                6495626     49.35%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           13161575                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           1325866                       # Transaction distribution
system.membus1.trans_dist::WriteReq               728                       # Transaction distribution
system.membus1.trans_dist::WriteResp              728                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      1922532                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         1083337                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             955                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           300                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           1069                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          1692454                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         1692299                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      1325866                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         1079                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         5171                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total         6250                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      9039884                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      9039884                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               9046134                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port        32832                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        73024                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       105856                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    316104576                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    316104576                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              316210432                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          636335                       # Total snoops (count)
system.membus1.snoop_fanout::samples          6662404                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.095333                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.293675                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                6027255     90.47%     90.47% # Request fanout histogram
system.membus1.snoop_fanout::2                 635149      9.53%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            6662404                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      3247757                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.894280                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          519                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      3247757                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000160                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     6.248240                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.001673                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.002063                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000398                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.001278                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.034201                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     9.606268                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     0.000159                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.390515                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000105                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000129                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000025                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.000080                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.002138                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.600392                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.000010                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.993392                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     52389047                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     52389047                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      1923166                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      1923166                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data          207                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total          207                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data          257                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          259                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data          464                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total          466                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data          464                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total          466                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          101                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           16                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data          173                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          294                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         1921                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          527                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data       936786                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data          216                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       939450                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          514                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1335                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           60                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          581                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          948                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data      1321383                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data           42                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      1324863                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       752704                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       752704                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          514                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         3256                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1108                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          948                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data      2258169                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data          258                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      2264313                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          514                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         3256                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1108                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          948                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data      2258169                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data          258                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      2264313                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      1923166                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      1923166                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          101                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data          173                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          294                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         1921                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          527                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data       936993                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data          216                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       939657                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1335                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           60                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          581                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst          949                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data      1321640                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data           43                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      1325122                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       752704                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       752704                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          514                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         3256                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           60                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1108                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst          949                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data      2258633                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data          259                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      2264779                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          514                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         3256                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           60                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1108                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst          949                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data      2258633                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data          259                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      2264779                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999779                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999780                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.998946                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999806                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.976744                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999805                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst     0.998946                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999795                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.996139                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999794                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst     0.998946                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999795                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.996139                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999794                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      1922695                       # number of writebacks
system.numa_caches_downward0.writebacks::total      1922695                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements          285                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     3.601952                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           33                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs          285                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.115789                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.433331                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.209587                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.294172                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.005517                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.016559                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.046645                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     0.106869                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.110639                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     2.378634                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.027083                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.013099                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.018386                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.000345                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.001035                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.002915                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.006679                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.006915                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.148665                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.225122                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        15834                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        15834                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks           24                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total           24                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data          142                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data          136                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data          100                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data          137                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          515                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           66                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data           53                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data           56                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data           53                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          228                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data           36                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           43                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst           51                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          259                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data            6                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst           36                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data           32                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst           41                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data          557                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total          983                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data          264                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data            6                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data           34                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data          593                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         1026                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data          264                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data            6                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data           34                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data          593                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         1026                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks           24                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total           24                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data          137                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data          100                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data          137                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          516                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          228                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data           36                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           43                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst           51                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          259                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst           36                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst           41                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data          557                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total          983                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst           51                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data          264                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data            6                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data           34                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data          593                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         1026                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst           51                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data          264                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data            6                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data           34                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data          593                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         1026                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data     0.992701                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.998062                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           23                       # number of writebacks
system.numa_caches_downward1.writebacks::total           23                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements          291                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     3.640576                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           31                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs          291                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.106529                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.575197                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.248170                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.167256                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.005517                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.016559                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.050791                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.093323                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.132703                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     2.351060                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.035950                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.015511                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.010453                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.000345                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.001035                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.003174                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.005833                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.008294                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.146941                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.227536                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        15817                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        15817                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks           23                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total           23                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data          142                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data          136                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data          100                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data          137                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          515                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           66                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data           53                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data           56                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data           53                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          228                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data           36                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           43                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst           51                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          259                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data            6                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst           36                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data           32                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst           41                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data          557                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total          983                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data          264                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data            6                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data           34                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data          593                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         1026                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data          264                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data            6                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data           34                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data          593                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         1026                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks           23                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total           23                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data          136                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data          100                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data          137                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          515                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          228                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data           36                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           43                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst           51                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          259                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst           36                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst           41                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data          557                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total          983                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst           51                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data          264                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data            6                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data           34                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data          593                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         1026                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst           51                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data          264                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data            6                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data           34                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data          593                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         1026                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks           23                       # number of writebacks
system.numa_caches_upward0.writebacks::total           23                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      3247209                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.884798                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          336                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      3247209                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000103                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.205062                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.001742                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.002003                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.000350                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.001293                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.032567                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     9.641617                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.000162                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.387816                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000109                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000125                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000022                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.000081                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.002035                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.602601                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.000010                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.992800                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     53133490                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     53133490                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      1922695                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      1922695                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data          136                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          136                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data          150                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          150                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data          286                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          286                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data          286                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          286                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          101                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           16                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data          173                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          294                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         1921                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          527                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data       936650                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data          216                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       752704                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      1692018                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          514                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1335                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           60                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          581                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          948                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data      1321233                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data           42                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      1324713                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          514                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         3256                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1108                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          948                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data      2257883                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data          258                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       752704                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      3016731                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          514                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         3256                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1108                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          948                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data      2257883                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data          258                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       752704                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      3016731                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      1922695                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      1922695                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          101                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data          173                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          294                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         1921                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          527                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data       936786                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data          216                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       752704                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      1692154                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          514                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1335                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           60                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          581                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          948                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data      1321383                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data           42                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      1324863                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          514                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         3256                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           60                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1108                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          948                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data      2258169                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data          258                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       752704                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      3017017                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          514                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         3256                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           60                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1108                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          948                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data      2258169                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data          258                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       752704                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      3017017                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999855                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999920                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999886                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999887                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999873                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999905                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999873                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999905                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      1922403                       # number of writebacks
system.numa_caches_upward1.writebacks::total      1922403                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              175416                       # DTB read hits
system.switch_cpus0.dtb.read_misses               129                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           37718                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             105977                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          21980                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              281393                       # DTB hits
system.switch_cpus0.dtb.data_misses               147                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           59698                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             225214                       # ITB hits
system.switch_cpus0.itb.fetch_misses              121                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         225335                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               354009178                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             809714                       # Number of instructions committed
system.switch_cpus0.committedOps               809714                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       780647                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           372                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              35047                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        69498                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              780647                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  372                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1059282                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       593467                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          208                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               282049                       # number of memory refs
system.switch_cpus0.num_load_insts             175819                       # Number of load instructions
system.switch_cpus0.num_store_insts            106230                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      353199370.574811                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      809807.425189                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.002288                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.997712                       # Percentage of idle cycles
system.switch_cpus0.Branches                   115781                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         7648      0.94%      0.94% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           491660     60.71%     61.65% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1857      0.23%     61.88% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.01%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          180657     22.31%     84.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         106873     13.20%     97.39% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         21128      2.61%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            809871                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               96110                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1906                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              52236                       # DTB write hits
system.switch_cpus1.dtb.write_misses               39                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            940                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              148346                       # DTB hits
system.switch_cpus1.dtb.data_misses               365                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2846                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              61879                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          62004                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               353352775                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             474606                       # Number of instructions committed
system.switch_cpus1.committedOps               474606                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       456396                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           238                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              16226                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        42774                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              456396                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  238                       # number of float instructions
system.switch_cpus1.num_int_register_reads       620996                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       356958                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               149627                       # number of memory refs
system.switch_cpus1.num_load_insts              96989                       # Number of load instructions
system.switch_cpus1.num_store_insts             52638                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      352878724.368234                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      474050.631766                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001342                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998658                       # Percentage of idle cycles
system.switch_cpus1.Branches                    66557                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         4586      0.97%      0.97% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           297547     62.64%     63.61% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1461      0.31%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             31      0.01%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           99221     20.89%     84.81% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          52660     11.09%     95.90% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         19483      4.10%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            474992                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            49967419                       # DTB read hits
system.switch_cpus2.dtb.read_misses            460524                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        37852767                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           41098570                       # DTB write hits
system.switch_cpus2.dtb.write_misses            16144                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   3                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       30066072                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            91065989                       # DTB hits
system.switch_cpus2.dtb.data_misses            476668                       # DTB misses
system.switch_cpus2.dtb.data_acv                    3                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        67918839                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          267909431                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1894                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      267911325                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               354424639                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          350407377                       # Number of instructions committed
system.switch_cpus2.committedOps            350407377                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    296160915                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      56701332                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           11408993                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     27908621                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           296160915                       # number of integer instructions
system.switch_cpus2.num_fp_insts             56701332                       # number of float instructions
system.switch_cpus2.num_int_register_reads    444687907                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    206935625                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     37791925                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     37786409                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             91894425                       # number of memory refs
system.switch_cpus2.num_load_insts           50778555                       # Number of load instructions
system.switch_cpus2.num_store_insts          41115870                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      3128270.422616                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      351296368.577384                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.991174                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.008826                       # Percentage of idle cycles
system.switch_cpus2.Branches                 40536662                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     29004944      8.27%      8.27% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        181845862     51.83%     60.09% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         7626409      2.17%     62.26% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     62.26% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       18904064      5.39%     67.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             72      0.00%     67.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       11333951      3.23%     70.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            70      0.00%     70.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        3777973      1.08%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.96% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        51721892     14.74%     86.70% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       41136066     11.72%     98.42% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       5532745      1.58%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         350884048                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               72704                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              22                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              39253                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              111957                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              22                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38601                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38601                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               353352605                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             340582                       # Number of instructions committed
system.switch_cpus3.committedOps               340582                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       327367                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              13838                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        26155                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              327367                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads       450670                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       258603                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               112168                       # number of memory refs
system.switch_cpus3.num_load_insts              72723                       # Number of load instructions
system.switch_cpus3.num_store_insts             39445                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      353012838.151094                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      339766.848906                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000962                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999038                       # Percentage of idle cycles
system.switch_cpus3.Branches                    46537                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         1996      0.59%      0.59% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           210700     61.86%     62.45% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1311      0.38%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.84% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           73972     21.72%     84.56% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          39449     11.58%     96.14% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         13145      3.86%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            340584                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               71350                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              37035                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              108385                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              39271                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          39271                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               353352516                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             331580                       # Number of instructions committed
system.switch_cpus4.committedOps               331580                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       318602                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls              13366                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        25155                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              318602                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads       438376                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       253400                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               108567                       # number of memory refs
system.switch_cpus4.num_load_insts              71350                       # Number of load instructions
system.switch_cpus4.num_store_insts             37217                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      353021732.547002                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      330783.452997                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.000936                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.999064                       # Percentage of idle cycles
system.switch_cpus4.Branches                    45065                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         1733      0.52%      0.52% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           205309     61.92%     62.44% # Class of executed instruction
system.switch_cpus4.op_class::IntMult            1269      0.38%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           72538     21.88%     84.70% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          37217     11.22%     95.92% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess         13514      4.08%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            331580                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               69746                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              36157                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits              105903                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              37921                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          37921                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               353352431                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             323824                       # Number of instructions committed
system.switch_cpus5.committedOps               323824                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       311197                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls              13076                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        24675                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              311197                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads       428209                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       247394                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs               106085                       # number of memory refs
system.switch_cpus5.num_load_insts              69746                       # Number of load instructions
system.switch_cpus5.num_store_insts             36339                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      353029389.241925                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      323041.758075                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000914                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999086                       # Percentage of idle cycles
system.switch_cpus5.Branches                    44124                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         1727      0.53%      0.53% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu           200669     61.97%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::IntMult            1265      0.39%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.89% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           70910     21.90%     84.79% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          36339     11.22%     96.01% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess         12914      3.99%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            323824                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               54650                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              30372                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               85022                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              38029                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          38029                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               353352346                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             242432                       # Number of instructions committed
system.switch_cpus6.committedOps               242432                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       230848                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls              10432                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        15698                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              230848                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       312837                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       183131                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                85204                       # number of memory refs
system.switch_cpus6.num_load_insts              54650                       # Number of load instructions
system.switch_cpus6.num_store_insts             30554                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      353110545.346597                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      241800.653403                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000684                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999316                       # Percentage of idle cycles
system.switch_cpus6.Branches                    31564                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         1627      0.67%      0.67% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           140582     57.99%     58.66% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             909      0.37%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           55798     23.02%     82.05% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          30554     12.60%     94.65% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess         12962      5.35%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            242432                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits               70003                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits              36236                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits              106239                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits              38011                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses          38011                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               353352082                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts             324743                       # Number of instructions committed
system.switch_cpus7.committedOps               324743                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses       312087                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls              13102                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts        24856                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts              312087                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads       429307                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes       248028                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs               106421                       # number of memory refs
system.switch_cpus7.num_load_insts              70003                       # Number of load instructions
system.switch_cpus7.num_store_insts             36418                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      353028123.266315                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      323958.733685                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000917                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999083                       # Percentage of idle cycles
system.switch_cpus7.Branches                    44353                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass         1719      0.53%      0.53% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu           201215     61.96%     62.49% # Class of executed instruction
system.switch_cpus7.op_class::IntMult            1265      0.39%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::MemRead           71171     21.92%     84.80% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite          36419     11.21%     96.01% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess         12954      3.99%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total            324743                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        1325846                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            728                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           728                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      1922718                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      1084288                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          946                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          293                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         1055                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       1692352                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      1692197                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      1325846                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      9041829                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      9041829                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         5168                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         5168                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total            9046997                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    316141568                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    316141568                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        72960                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total        72960                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           316214528                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      3883929                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       9909904                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.391803                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.488153                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             6027171     60.82%     60.82% # Request fanout histogram
system.system_bus.snoop_fanout::2             3882733     39.18%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         9909904                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
