<stg><name>gmul_hw</name>


<trans_list>

<trans id="25" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %b_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %b) nounwind

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %a_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %a) nounwind

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %rslt = phi i8 [ 0, %0 ], [ %rslt_0_s, %2 ]

]]></Node>
<StgValue><ssdm name="rslt"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:2  %b_assign_1 = phi i3 [ %b_read, %0 ], [ %tmp_1, %2 ]

]]></Node>
<StgValue><ssdm name="b_assign_1"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3  %p_0 = phi i8 [ %a_read, %0 ], [ %a_assign_2, %2 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %exitcond = icmp eq i4 %i, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %i_1 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="3">
<![CDATA[
:0  %tmp = trunc i3 %b_assign_1 to i1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  %tmp_5 = select i1 %tmp, i8 %p_0, i8 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %rslt_0_s = xor i8 %tmp_5, %rslt

]]></Node>
<StgValue><ssdm name="rslt_0_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_0, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_3 = shl i8 %p_0, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %a_assign = xor i8 %tmp_3, 27

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:6  %a_assign_2 = select i1 %tmp_2, i8 %a_assign, i8 %tmp_3

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %b_assign = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %b_assign_1, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="2">
<![CDATA[
:8  %tmp_1 = zext i2 %b_assign to i3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8">
<![CDATA[
:0  ret i8 %rslt

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="28" name="b" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="30" from="_ssdm_op_Read.ap_auto.i3" to="b_read" fromId="29" toId="3">
</dataflow>
<dataflow id="31" from="b" to="b_read" fromId="28" toId="3">
</dataflow>
<dataflow id="33" from="_ssdm_op_Read.ap_auto.i8" to="a_read" fromId="32" toId="4">
</dataflow>
<dataflow id="34" from="a" to="a_read" fromId="27" toId="4">
</dataflow>
<dataflow id="36" from="StgValue_35" to="i" fromId="35" toId="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="37" from="StgValue_5" to="i" fromId="5" toId="6">
</dataflow>
<dataflow id="38" from="i_1" to="i" fromId="12" toId="6">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="39" from="StgValue_23" to="i" fromId="23" toId="6">
<BackEdge/>
</dataflow>
<dataflow id="41" from="StgValue_40" to="rslt" fromId="40" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="42" from="StgValue_5" to="rslt" fromId="5" toId="7">
</dataflow>
<dataflow id="43" from="rslt_0_s" to="rslt" fromId="16" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="44" from="StgValue_23" to="rslt" fromId="23" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="45" from="b_read" to="b_assign_1" fromId="3" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="46" from="StgValue_5" to="b_assign_1" fromId="5" toId="8">
</dataflow>
<dataflow id="47" from="tmp_1" to="b_assign_1" fromId="22" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="48" from="StgValue_23" to="b_assign_1" fromId="23" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="49" from="a_read" to="p_0" fromId="4" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="50" from="StgValue_5" to="p_0" fromId="5" toId="9">
</dataflow>
<dataflow id="51" from="a_assign_2" to="p_0" fromId="20" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="52" from="StgValue_23" to="p_0" fromId="23" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="53" from="i" to="exitcond" fromId="6" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_54" to="exitcond" fromId="54" toId="10">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="56" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_58" to="empty" fromId="58" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_58" to="empty" fromId="58" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_58" to="empty" fromId="58" toId="11">
</dataflow>
<dataflow id="62" from="i" to="i_1" fromId="6" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_63" to="i_1" fromId="63" toId="12">
</dataflow>
<dataflow id="65" from="exitcond" to="StgValue_13" fromId="10" toId="13">
</dataflow>
<dataflow id="66" from="b_assign_1" to="tmp" fromId="8" toId="14">
</dataflow>
<dataflow id="67" from="tmp" to="tmp_5" fromId="14" toId="15">
</dataflow>
<dataflow id="68" from="p_0" to="tmp_5" fromId="9" toId="15">
</dataflow>
<dataflow id="69" from="StgValue_40" to="tmp_5" fromId="40" toId="15">
</dataflow>
<dataflow id="70" from="tmp_5" to="rslt_0_s" fromId="15" toId="16">
</dataflow>
<dataflow id="71" from="rslt" to="rslt_0_s" fromId="7" toId="16">
</dataflow>
<dataflow id="73" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_2" fromId="72" toId="17">
</dataflow>
<dataflow id="74" from="p_0" to="tmp_2" fromId="9" toId="17">
</dataflow>
<dataflow id="76" from="StgValue_75" to="tmp_2" fromId="75" toId="17">
</dataflow>
<dataflow id="77" from="p_0" to="tmp_3" fromId="9" toId="18">
</dataflow>
<dataflow id="79" from="StgValue_78" to="tmp_3" fromId="78" toId="18">
</dataflow>
<dataflow id="80" from="tmp_3" to="a_assign" fromId="18" toId="19">
</dataflow>
<dataflow id="82" from="StgValue_81" to="a_assign" fromId="81" toId="19">
</dataflow>
<dataflow id="83" from="tmp_2" to="a_assign_2" fromId="17" toId="20">
</dataflow>
<dataflow id="84" from="a_assign" to="a_assign_2" fromId="19" toId="20">
</dataflow>
<dataflow id="85" from="tmp_3" to="a_assign_2" fromId="18" toId="20">
</dataflow>
<dataflow id="87" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="b_assign" fromId="86" toId="21">
</dataflow>
<dataflow id="88" from="b_assign_1" to="b_assign" fromId="8" toId="21">
</dataflow>
<dataflow id="90" from="StgValue_89" to="b_assign" fromId="89" toId="21">
</dataflow>
<dataflow id="92" from="StgValue_91" to="b_assign" fromId="91" toId="21">
</dataflow>
<dataflow id="93" from="b_assign" to="tmp_1" fromId="21" toId="22">
</dataflow>
<dataflow id="94" from="rslt" to="StgValue_24" fromId="7" toId="24">
</dataflow>
<dataflow id="95" from="exitcond" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
