{ "Warning" "WACF_MISSING_TCL_FILE" "PCIE_CORE/pcie_core_serdes.qip " "Tcl Script File PCIE_CORE/pcie_core_serdes.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PCIE_CORE/pcie_core_serdes.qip " "set_global_assignment -name QIP_FILE PCIE_CORE/pcie_core_serdes.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1469687543203 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1469687543203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1469687543203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469687543203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 09:32:22 2016 " "Processing started: Thu Jul 28 09:32:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469687543203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1469687543203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pcie_top -c pcie_top_v2 " "Command: quartus_sta pcie_top -c pcie_top_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1469687543203 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1469687543484 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1469687544640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1469687544726 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1469687544726 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0kn1 " "Entity dcfifo_0kn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1469687548313 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jrp1 " "Entity dcfifo_jrp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1469687548313 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lqk1 " "Entity dcfifo_lqk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1469687548313 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tmn1 " "Entity dcfifo_tmn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe3\|dffe4a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548313 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1469687548313 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1469687548313 ""}
{ "Info" "ISTA_SDC_FOUND" "PCIE_CORE/pcie_core.sdc " "Reading SDC File: 'PCIE_CORE/pcie_core.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1469687548515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 5 *hssi_pcie_hip\|testin\[*\] pin " "Ignored filter at pcie_core.sdc(5): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1469687548569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_core.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at pcie_core.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548571 ""}  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1469687548571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 7 *\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at pcie_core.sdc(7): *\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1469687548576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_core.sdc 7 Argument <to> is not an object ID " "Ignored set_false_path at pcie_core.sdc(7): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\} " "set_false_path -to \{*\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\}" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548577 ""}  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1469687548577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 27 *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr keeper " "Ignored filter at pcie_core.sdc(27): *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr could not be matched with a keeper" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1469687548580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 27 Argument <from> is an empty collection " "Ignored set_multicycle_path at pcie_core.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] \$tl_cfg_ctl_wr_setup " "set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] \$tl_cfg_ctl_wr_setup" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548581 ""}  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1469687548581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 31 *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr keeper " "Ignored filter at pcie_core.sdc(31): *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr could not be matched with a keeper" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1469687548587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 31 Argument <from> is an empty collection " "Ignored set_multicycle_path at pcie_core.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] \$tl_cfg_sts_wr_setup " "set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] \$tl_cfg_sts_wr_setup" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548587 ""}  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1469687548587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 32 *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] keeper " "Ignored filter at pcie_core.sdc(32): *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] could not be matched with a keeper" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1469687548590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 32 Argument <from> is an empty collection " "Ignored set_multicycle_path at pcie_core.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] \[expr \$tl_cfg_sts_wr_setup + 2\] " "set_multicycle_path -end -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] \[expr \$tl_cfg_sts_wr_setup + 2\]" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548590 ""}  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1469687548590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 33 Argument <from> is an empty collection " "Ignored set_multicycle_path at pcie_core.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3 " "set_multicycle_path -end -hold -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548591 ""}  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1469687548591 ""}
{ "Info" "ISTA_SDC_FOUND" "pcie_top.sdc " "Reading SDC File: 'pcie_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1469687548597 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469687548614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1469687548617 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_dprioout " "From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687549801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687549801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[0\] " "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687549801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687549801 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1469687549801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1469687550096 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT = PCIE_CORE/pcie_core.tcl" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT = PCIE_CORE/pcie_core.tcl" 0 0 "Quartus II" 0 0 1469687550126 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1469687550126 ""}
{ "Info" "0" "" "Using custom script: PCIE_CORE/pcie_core.tcl" {  } {  } 0 0 "Using custom script: PCIE_CORE/pcie_core.tcl" 0 0 "Quartus II" 0 0 1469687550126 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1469687550176 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1469687552090 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1469687552090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.296 " "Worst-case setup slack is -0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296              -1.110 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -0.296              -1.110 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.136               0.000 reconfig_clk  " "    8.136               0.000 reconfig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.983               0.000 n/a  " "   13.983               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687552090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.233               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 reconfig_clk  " "    0.397               0.000 reconfig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.655               0.000 n/a  " "    4.655               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687552420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.695 " "Worst-case recovery slack is 1.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.695               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.695               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687552555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.013 " "Worst-case removal slack is 1.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.013               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687552706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 reconfig_clk  " "    0.000               0.000 reconfig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout  " "    2.000               0.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.575               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.575               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.978               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.978               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.818               0.000 refclk  " "    4.818               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687552741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687552741 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1469687555455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1469687555615 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1469687563065 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_dprioout " "From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687565036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687565036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[0\] " "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687565036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687565036 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1469687565036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1469687565036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.467 " "Worst-case setup slack is 0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687565886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687565886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.467               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687565886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.317               0.000 reconfig_clk  " "    8.317               0.000 reconfig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687565886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.673               0.000 n/a  " "   14.673               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687565886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687565886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.200               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 reconfig_clk  " "    0.327               0.000 reconfig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.055               0.000 n/a  " "    4.055               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687566206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.429 " "Worst-case recovery slack is 2.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.429               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    2.429               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687566335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.892 " "Worst-case removal slack is 0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.892               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687566479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 reconfig_clk  " "    0.000               0.000 reconfig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout  " "    2.000               0.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.471               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.471               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.968               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.968               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.807               0.000 refclk  " "    4.807               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687566517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687566517 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1469687568789 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1469687569046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1469687576311 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_dprioout " "From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[0\] " "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578301 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1469687578301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.510 " "Worst-case setup slack is 3.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.510               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.510               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.557               0.000 reconfig_clk  " "    9.557               0.000 reconfig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.131               0.000 n/a  " "   17.131               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687578618 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1469687578930 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1469687578930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.072 " "Worst-case hold slack is -0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.072 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -0.072              -0.072 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 reconfig_clk  " "    0.168               0.000 reconfig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.138               0.000 n/a  " "    2.138               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687578940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687578940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.818 " "Worst-case recovery slack is 4.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.818               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    4.818               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687579078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.467 " "Worst-case removal slack is 0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.467               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687579225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 reconfig_clk  " "    0.000               0.000 reconfig_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout  " "    2.000               0.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.691               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.691               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.993               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.993               0.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570               0.000 refclk  " "    4.570               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469687579267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469687579267 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1469687582446 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1469687582448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1469687582515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1469687582515 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_dprioout " "From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687584044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687584044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[0\] " "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687584044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469687584044 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1469687584044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1469687584044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469687584954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 09:33:04 2016 " "Processing ended: Thu Jul 28 09:33:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469687584954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469687584954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469687584954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469687584954 ""}
