Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dirren/IntelHLS/3mm/test-fpga.prj/components/kernel_3mm/kernel_3mm.ip --synthesis=VERILOG --output-directory=/home/dirren/IntelHLS/3mm/test-fpga.prj/components/kernel_3mm/kernel_3mm --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: kernel_3mm: "Transforming system: kernel_3mm"
Info: kernel_3mm: "Naming system components in system: kernel_3mm"
Info: kernel_3mm: "Processing generation queue"
Info: kernel_3mm: "Generating: kernel_3mm"
Info: kernel_3mm: "Generating: kernel_3mm_internal"
Info: kernel_3mm: Done "kernel_3mm" with 2 modules, 308 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/dirren/IntelHLS/3mm/test-fpga.prj/components/kernel_3mm/kernel_3mm.ip --synthesis=VERILOG --ipxact --output-directory=/home/dirren/IntelHLS/3mm/test-fpga.prj/components/kernel_3mm/kernel_3mm --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: Finished: IP-XACT
