    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED
LED__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
LED__0__MASK EQU 0x04
LED__0__PC EQU CYREG_PRT6_PC2
LED__0__PORT EQU 6
LED__0__SHIFT EQU 2
LED__AG EQU CYREG_PRT6_AG
LED__AMUX EQU CYREG_PRT6_AMUX
LED__BIE EQU CYREG_PRT6_BIE
LED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED__BYP EQU CYREG_PRT6_BYP
LED__CTL EQU CYREG_PRT6_CTL
LED__DM0 EQU CYREG_PRT6_DM0
LED__DM1 EQU CYREG_PRT6_DM1
LED__DM2 EQU CYREG_PRT6_DM2
LED__DR EQU CYREG_PRT6_DR
LED__INP_DIS EQU CYREG_PRT6_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT6_LCD_EN
LED__MASK EQU 0x04
LED__PORT EQU 6
LED__PRT EQU CYREG_PRT6_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED__PS EQU CYREG_PRT6_PS
LED__SHIFT EQU 2
LED__SLW EQU CYREG_PRT6_SLW

; LED_Mode
LED_Mode__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
LED_Mode__0__MASK EQU 0x08
LED_Mode__0__PC EQU CYREG_PRT6_PC3
LED_Mode__0__PORT EQU 6
LED_Mode__0__SHIFT EQU 3
LED_Mode__AG EQU CYREG_PRT6_AG
LED_Mode__AMUX EQU CYREG_PRT6_AMUX
LED_Mode__BIE EQU CYREG_PRT6_BIE
LED_Mode__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED_Mode__BYP EQU CYREG_PRT6_BYP
LED_Mode__CTL EQU CYREG_PRT6_CTL
LED_Mode__DM0 EQU CYREG_PRT6_DM0
LED_Mode__DM1 EQU CYREG_PRT6_DM1
LED_Mode__DM2 EQU CYREG_PRT6_DM2
LED_Mode__DR EQU CYREG_PRT6_DR
LED_Mode__INP_DIS EQU CYREG_PRT6_INP_DIS
LED_Mode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED_Mode__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED_Mode__LCD_EN EQU CYREG_PRT6_LCD_EN
LED_Mode__MASK EQU 0x08
LED_Mode__PORT EQU 6
LED_Mode__PRT EQU CYREG_PRT6_PRT
LED_Mode__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED_Mode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED_Mode__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED_Mode__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED_Mode__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED_Mode__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED_Mode__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED_Mode__PS EQU CYREG_PRT6_PS
LED_Mode__SHIFT EQU 3
LED_Mode__SLW EQU CYREG_PRT6_SLW

; LED_PWM
LED_PWM__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
LED_PWM__0__MASK EQU 0x20
LED_PWM__0__PC EQU CYREG_PRT12_PC5
LED_PWM__0__PORT EQU 12
LED_PWM__0__SHIFT EQU 5
LED_PWM__AG EQU CYREG_PRT12_AG
LED_PWM__BIE EQU CYREG_PRT12_BIE
LED_PWM__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED_PWM__BYP EQU CYREG_PRT12_BYP
LED_PWM__DM0 EQU CYREG_PRT12_DM0
LED_PWM__DM1 EQU CYREG_PRT12_DM1
LED_PWM__DM2 EQU CYREG_PRT12_DM2
LED_PWM__DR EQU CYREG_PRT12_DR
LED_PWM__INP_DIS EQU CYREG_PRT12_INP_DIS
LED_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED_PWM__MASK EQU 0x20
LED_PWM__PORT EQU 12
LED_PWM__PRT EQU CYREG_PRT12_PRT
LED_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED_PWM__PS EQU CYREG_PRT12_PS
LED_PWM__SHIFT EQU 5
LED_PWM__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED_PWM__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED_PWM__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED_PWM__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED_PWM__SLW EQU CYREG_PRT12_SLW

; Pot
Pot__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Pot__0__MASK EQU 0x20
Pot__0__PC EQU CYREG_PRT6_PC5
Pot__0__PORT EQU 6
Pot__0__SHIFT EQU 5
Pot__AG EQU CYREG_PRT6_AG
Pot__AMUX EQU CYREG_PRT6_AMUX
Pot__BIE EQU CYREG_PRT6_BIE
Pot__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pot__BYP EQU CYREG_PRT6_BYP
Pot__CTL EQU CYREG_PRT6_CTL
Pot__DM0 EQU CYREG_PRT6_DM0
Pot__DM1 EQU CYREG_PRT6_DM1
Pot__DM2 EQU CYREG_PRT6_DM2
Pot__DR EQU CYREG_PRT6_DR
Pot__INP_DIS EQU CYREG_PRT6_INP_DIS
Pot__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pot__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pot__LCD_EN EQU CYREG_PRT6_LCD_EN
Pot__MASK EQU 0x20
Pot__PORT EQU 6
Pot__PRT EQU CYREG_PRT6_PRT
Pot__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pot__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pot__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pot__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pot__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pot__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pot__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pot__PS EQU CYREG_PRT6_PS
Pot__SHIFT EQU 5
Pot__SLW EQU CYREG_PRT6_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT6_PC0
Rx_1__0__PORT EQU 6
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT6_AG
Rx_1__AMUX EQU CYREG_PRT6_AMUX
Rx_1__BIE EQU CYREG_PRT6_BIE
Rx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_1__BYP EQU CYREG_PRT6_BYP
Rx_1__CTL EQU CYREG_PRT6_CTL
Rx_1__DM0 EQU CYREG_PRT6_DM0
Rx_1__DM1 EQU CYREG_PRT6_DM1
Rx_1__DM2 EQU CYREG_PRT6_DM2
Rx_1__DR EQU CYREG_PRT6_DR
Rx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 6
Rx_1__PRT EQU CYREG_PRT6_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_1__PS EQU CYREG_PRT6_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT6_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Tx_1__0__MASK EQU 0x40
Tx_1__0__PC EQU CYREG_PRT6_PC6
Tx_1__0__PORT EQU 6
Tx_1__0__SHIFT EQU 6
Tx_1__AG EQU CYREG_PRT6_AG
Tx_1__AMUX EQU CYREG_PRT6_AMUX
Tx_1__BIE EQU CYREG_PRT6_BIE
Tx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_1__BYP EQU CYREG_PRT6_BYP
Tx_1__CTL EQU CYREG_PRT6_CTL
Tx_1__DM0 EQU CYREG_PRT6_DM0
Tx_1__DM1 EQU CYREG_PRT6_DM1
Tx_1__DM2 EQU CYREG_PRT6_DM2
Tx_1__DR EQU CYREG_PRT6_DR
Tx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_1__MASK EQU 0x40
Tx_1__PORT EQU 6
Tx_1__PRT EQU CYREG_PRT6_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_1__PS EQU CYREG_PRT6_PS
Tx_1__SHIFT EQU 6
Tx_1__SLW EQU CYREG_PRT6_SLW

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB12_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB12_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB12_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB12_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB12_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB12_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; rx_int
rx_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
rx_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
rx_int__INTC_MASK EQU 0x02
rx_int__INTC_NUMBER EQU 1
rx_int__INTC_PRIOR_NUM EQU 7
rx_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
rx_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
rx_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; tx_int
tx_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
tx_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
tx_int__INTC_MASK EQU 0x04
tx_int__INTC_NUMBER EQU 2
tx_int__INTC_PRIOR_NUM EQU 7
tx_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
tx_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
tx_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; Photo_1
Photo_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Photo_1__0__MASK EQU 0x01
Photo_1__0__PC EQU CYREG_PRT4_PC0
Photo_1__0__PORT EQU 4
Photo_1__0__SHIFT EQU 0
Photo_1__AG EQU CYREG_PRT4_AG
Photo_1__AMUX EQU CYREG_PRT4_AMUX
Photo_1__BIE EQU CYREG_PRT4_BIE
Photo_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Photo_1__BYP EQU CYREG_PRT4_BYP
Photo_1__CTL EQU CYREG_PRT4_CTL
Photo_1__DM0 EQU CYREG_PRT4_DM0
Photo_1__DM1 EQU CYREG_PRT4_DM1
Photo_1__DM2 EQU CYREG_PRT4_DM2
Photo_1__DR EQU CYREG_PRT4_DR
Photo_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Photo_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Photo_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Photo_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Photo_1__MASK EQU 0x01
Photo_1__PORT EQU 4
Photo_1__PRT EQU CYREG_PRT4_PRT
Photo_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Photo_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Photo_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Photo_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Photo_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Photo_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Photo_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Photo_1__PS EQU CYREG_PRT4_PS
Photo_1__SHIFT EQU 0
Photo_1__SLW EQU CYREG_PRT4_SLW

; Photo_2
Photo_2__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Photo_2__0__MASK EQU 0x02
Photo_2__0__PC EQU CYREG_PRT4_PC1
Photo_2__0__PORT EQU 4
Photo_2__0__SHIFT EQU 1
Photo_2__AG EQU CYREG_PRT4_AG
Photo_2__AMUX EQU CYREG_PRT4_AMUX
Photo_2__BIE EQU CYREG_PRT4_BIE
Photo_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Photo_2__BYP EQU CYREG_PRT4_BYP
Photo_2__CTL EQU CYREG_PRT4_CTL
Photo_2__DM0 EQU CYREG_PRT4_DM0
Photo_2__DM1 EQU CYREG_PRT4_DM1
Photo_2__DM2 EQU CYREG_PRT4_DM2
Photo_2__DR EQU CYREG_PRT4_DR
Photo_2__INP_DIS EQU CYREG_PRT4_INP_DIS
Photo_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Photo_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Photo_2__LCD_EN EQU CYREG_PRT4_LCD_EN
Photo_2__MASK EQU 0x02
Photo_2__PORT EQU 4
Photo_2__PRT EQU CYREG_PRT4_PRT
Photo_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Photo_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Photo_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Photo_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Photo_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Photo_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Photo_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Photo_2__PS EQU CYREG_PRT4_PS
Photo_2__SHIFT EQU 1
Photo_2__SLW EQU CYREG_PRT4_SLW

; Photo_3
Photo_3__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Photo_3__0__MASK EQU 0x04
Photo_3__0__PC EQU CYREG_PRT4_PC2
Photo_3__0__PORT EQU 4
Photo_3__0__SHIFT EQU 2
Photo_3__AG EQU CYREG_PRT4_AG
Photo_3__AMUX EQU CYREG_PRT4_AMUX
Photo_3__BIE EQU CYREG_PRT4_BIE
Photo_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Photo_3__BYP EQU CYREG_PRT4_BYP
Photo_3__CTL EQU CYREG_PRT4_CTL
Photo_3__DM0 EQU CYREG_PRT4_DM0
Photo_3__DM1 EQU CYREG_PRT4_DM1
Photo_3__DM2 EQU CYREG_PRT4_DM2
Photo_3__DR EQU CYREG_PRT4_DR
Photo_3__INP_DIS EQU CYREG_PRT4_INP_DIS
Photo_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Photo_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Photo_3__LCD_EN EQU CYREG_PRT4_LCD_EN
Photo_3__MASK EQU 0x04
Photo_3__PORT EQU 4
Photo_3__PRT EQU CYREG_PRT4_PRT
Photo_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Photo_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Photo_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Photo_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Photo_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Photo_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Photo_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Photo_3__PS EQU CYREG_PRT4_PS
Photo_3__SHIFT EQU 2
Photo_3__SLW EQU CYREG_PRT4_SLW

; Sw_Mode
Sw_Mode__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Sw_Mode__0__MASK EQU 0x20
Sw_Mode__0__PC EQU CYREG_IO_PC_PRT15_PC5
Sw_Mode__0__PORT EQU 15
Sw_Mode__0__SHIFT EQU 5
Sw_Mode__AG EQU CYREG_PRT15_AG
Sw_Mode__AMUX EQU CYREG_PRT15_AMUX
Sw_Mode__BIE EQU CYREG_PRT15_BIE
Sw_Mode__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Sw_Mode__BYP EQU CYREG_PRT15_BYP
Sw_Mode__CTL EQU CYREG_PRT15_CTL
Sw_Mode__DM0 EQU CYREG_PRT15_DM0
Sw_Mode__DM1 EQU CYREG_PRT15_DM1
Sw_Mode__DM2 EQU CYREG_PRT15_DM2
Sw_Mode__DR EQU CYREG_PRT15_DR
Sw_Mode__INP_DIS EQU CYREG_PRT15_INP_DIS
Sw_Mode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Sw_Mode__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Sw_Mode__LCD_EN EQU CYREG_PRT15_LCD_EN
Sw_Mode__MASK EQU 0x20
Sw_Mode__PORT EQU 15
Sw_Mode__PRT EQU CYREG_PRT15_PRT
Sw_Mode__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Sw_Mode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Sw_Mode__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Sw_Mode__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Sw_Mode__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Sw_Mode__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Sw_Mode__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Sw_Mode__PS EQU CYREG_PRT15_PS
Sw_Mode__SHIFT EQU 5
Sw_Mode__SLW EQU CYREG_PRT15_SLW

; Sw_Mode_Int
Sw_Mode_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Sw_Mode_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Sw_Mode_Int__INTC_MASK EQU 0x01
Sw_Mode_Int__INTC_NUMBER EQU 0
Sw_Mode_Int__INTC_PRIOR_NUM EQU 7
Sw_Mode_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Sw_Mode_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Sw_Mode_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Timer_1_TimerHW
Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

; pwm_clock
pwm_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
pwm_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
pwm_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
pwm_clock__CFG2_SRC_SEL_MASK EQU 0x07
pwm_clock__INDEX EQU 0x01
pwm_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
pwm_clock__PM_ACT_MSK EQU 0x02
pwm_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
pwm_clock__PM_STBY_MSK EQU 0x02

; timer_int
timer_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
timer_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
timer_int__INTC_MASK EQU 0x20000
timer_int__INTC_NUMBER EQU 17
timer_int__INTC_PRIOR_NUM EQU 7
timer_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
timer_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
timer_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LCD_Char_1_LCDPort
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x04
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x10
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x10

; ADC_DelSig_1_DEC
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DelSig_1_DSM
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_DelSig_1_Ext_CP_Clk
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; ADC_DelSig_1_IRQ
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_DelSig_1_theACLK
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
