// Seed: 574297603
`define pp_6 0
module module_0 (
    output id_0,
    input id_1,
    output tri1 id_2,
    input tri0 id_3,
    output id_4,
    output id_5
);
  supply0 id_6 = id_3;
  logic   id_7;
  type_16 id_8 (
      .id_0 (1'b0),
      .id_1 (id_7#(.id_2(1'b0))),
      .id_3 (id_5),
      .id_4 (1'b0),
      .id_5 (1),
      .id_6 (id_5),
      .id_7 (1),
      .id_8 (1),
      .id_9 (id_0),
      .id_10(1),
      .id_11(1),
      .id_12(1),
      .id_13(id_3),
      .id_14(1),
      .id_15(1'b0),
      .id_16((1))
  );
  wire  id_9;
  logic id_10;
  type_19 id_11 (
      .id_0 (id_2[1] ^ id_6[1]),
      .id_1 (id_5),
      .id_2 (id_0),
      .id_3 (id_1),
      .id_4 (),
      .id_5 (1),
      .id_6 (1'h0),
      .id_7 (id_5),
      .id_8 (id_5),
      .id_9 (id_9),
      .id_10(),
      .id_11(id_1),
      .id_12(),
      .id_13(1),
      .id_14(1),
      .id_15(1)
  );
  assign id_9 = id_3;
endmodule
