                                                          Log file                                                       

Generated by MIG Version 3.92 on Sun 6. Oct 18:14:24 2013


Reading design libraries of xc6slx45-csg324... successful !
Creating the temp directory D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_designCreating the directory D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_design...successful.
...successful!
Creating the directory D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_design/par...successful!
Creating the directory D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/docs ...successful! 
Creating the directory D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_design/synth ...successful! 
Creating the directory D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_design/sim ...successful! 
Creating the directory D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_design/rtl ...successful! 

/*******************************************************/
/*                    Controller 3                                                 
/*******************************************************/
Checking pins allocated to Data bits ...
Checking pins allocated to Strobe bits ... 
Checking pins allocated to Mask bits ...
Checking pins allocated to Clock bits ... 
Checking pins allocated to Other_signals bits ...
Checking pins allocated to Other_signals bits ...
Checking pins allocated to Other_signals bits ...
Checking pins allocated to Other_signals bits ...
Checking pins allocated to Control bits ...
Checking pins allocated to Control bits ...
Checking pins allocated to Address bits ...
Checking pins allocated to BankAddress bits ...
Writing the file D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_design/par/ATLYS_DDR_docinfo_2.xml ...Copying all the files from docs ...
Generating the file D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_design/rtl/memc3_wrapper.vhd ...successful!
Generating the file D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_design/rtl/memc3_infrastructure.vhd ...successful!
Generating the file D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_design/sim/ddr2_model_parameters_c3.vh ...successful!
Generating the file D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_design/sim/ddr2_model_c3.v ...successful!
 ...successful!
Generating the file D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_design/rtl/memc3_wrapper.vhd ...successful!
Generating the file D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_design/sim/memc3_tb_top.vhd ...successful!
Generating the file D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/tmp/_cg/ATLYS_DDR/user_design/rtl/ATLYS_DDR.vhd......successful! 


Result:
        Successful!
The design output files are located in D:/Libraries/Documents/FPGA/SD_card_test/CORE MCB project/ATLYS_DDR/user_design/rtl and ..user_design/par for rtl & ucf files respectively.