#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555bcb6ad560 .scope module, "tb_regfileNxR" "tb_regfileNxR" 2 1;
 .timescale 0 0;
P_0x555bcb6ad6e0 .param/l "N" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x555bcb6ad720 .param/l "R" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x555bcb6ad760 .param/l "RR" 0 2 6, +C4<00000000000000000000000000000101>;
v0x555bcb6ce200_0 .var "clk", 0 0;
v0x555bcb6ce2c0_0 .var "data_in", 7 0;
v0x555bcb6ce390_0 .net "data_out", 7 0, v0x555bcb6cdb00_0;  1 drivers
v0x555bcb6ce490_0 .var/i "i", 31 0;
v0x555bcb6ce530_0 .var "reg_id_r", 4 0;
v0x555bcb6ce5f0_0 .var "reg_id_w", 4 0;
v0x555bcb6ce6c0_0 .var "rst", 0 0;
v0x555bcb6ce790_0 .var "wr", 0 0;
S_0x555bcb6ad8a0 .scope module, "regfile32x8" "regfileNxR" 2 13, 3 1 0, S_0x555bcb6ad560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in"
    .port_info 1 /INPUT 5 "reg_id_w"
    .port_info 2 /INPUT 5 "reg_id_r"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /OUTPUT 8 "data_out"
P_0x555bcb6ada70 .param/l "N" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x555bcb6adab0 .param/l "R" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x555bcb6adaf0 .param/l "RR" 0 3 6, +C4<00000000000000000000000000000101>;
v0x555bcb6aa1f0_0 .net "clk", 0 0, v0x555bcb6ce200_0;  1 drivers
v0x555bcb6cda20_0 .net "data_in", 7 0, v0x555bcb6ce2c0_0;  1 drivers
v0x555bcb6cdb00_0 .var "data_out", 7 0;
v0x555bcb6cdbf0_0 .var/i "i", 31 0;
v0x555bcb6cdcd0 .array "reg_file", 0 31, 7 0;
v0x555bcb6cdde0_0 .net "reg_id_r", 4 0, v0x555bcb6ce530_0;  1 drivers
v0x555bcb6cdec0_0 .net "reg_id_w", 4 0, v0x555bcb6ce5f0_0;  1 drivers
v0x555bcb6cdfa0_0 .net "rst", 0 0, v0x555bcb6ce6c0_0;  1 drivers
v0x555bcb6ce060_0 .net "wr", 0 0, v0x555bcb6ce790_0;  1 drivers
E_0x555bcb69d490 .event posedge, v0x555bcb6aa1f0_0;
E_0x555bcb69d5d0 .event edge, v0x555bcb6cdfa0_0;
    .scope S_0x555bcb6ad8a0;
T_0 ;
    %wait E_0x555bcb69d5d0;
    %load/vec4 v0x555bcb6cdfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555bcb6cdbf0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x555bcb6cdbf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x555bcb6cdbf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555bcb6cdcd0, 0, 4;
    %load/vec4 v0x555bcb6cdbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555bcb6cdbf0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555bcb6ad8a0;
T_1 ;
    %wait E_0x555bcb69d490;
    %load/vec4 v0x555bcb6ce060_0;
    %load/vec4 v0x555bcb6cdfa0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x555bcb6cda20_0;
    %load/vec4 v0x555bcb6cdec0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x555bcb6cdcd0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555bcb6ad8a0;
T_2 ;
    %wait E_0x555bcb69d490;
    %load/vec4 v0x555bcb6cdfa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x555bcb6ce060_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x555bcb6cdde0_0;
    %load/vec4 v0x555bcb6cdec0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x555bcb6cdde0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555bcb6cdcd0, 4;
    %assign/vec4 v0x555bcb6cdb00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0x555bcb6cdb00_0, 0;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555bcb6ad560;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bcb6ce200_0, 0, 1;
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v0x555bcb6ce200_0;
    %inv;
    %store/vec4 v0x555bcb6ce200_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x555bcb6ad560;
T_4 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bcb6ce6c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bcb6ce6c0_0, 0, 1;
    %vpi_call 2 25 "$dumpfile", "reg_file.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555bcb6ad560 {0 0 0};
    %delay 1500, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x555bcb6ad560;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555bcb6ce490_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555bcb6ce490_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x555bcb6ce490_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %vpi_func 2 38 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x555bcb6ce2c0_0, 0, 8;
    %load/vec4 v0x555bcb6ce490_0;
    %pad/s 5;
    %store/vec4 v0x555bcb6ce5f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555bcb6ce790_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555bcb6ce790_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555bcb6ce490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555bcb6ce490_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x555bcb6ad560;
T_6 ;
    %delay 705, 0;
    %pushi/vec4 20, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 52 "$random" 32 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %mod/s;
    %pad/s 5;
    %store/vec4 v0x555bcb6ce530_0, 0, 5;
    %delay 20, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_regfileNxR.v";
    "regfileNxR.v";
