Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
