TimeQuest Timing Analyzer report for stack_2-12x2-16
Mon Dec 23 11:13:10 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 29. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; stack_2-12x2-16                                                    ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE6E22C6                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
;     Processors 17-32       ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 116.33 MHz ; 116.33 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.702 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.356 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.175 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.995 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.561 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.702 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 4.425      ;
; 46.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 3.817      ;
; 46.513 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 3.621      ;
; 46.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 3.526      ;
; 46.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 3.321      ;
; 47.039 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 3.098      ;
; 47.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 3.047      ;
; 47.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.914      ;
; 47.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.774      ;
; 47.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 2.681      ;
; 47.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.701      ;
; 47.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.585      ;
; 47.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.560      ;
; 47.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.388      ;
; 48.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.974      ;
; 48.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 1.882      ;
; 48.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 1.390      ;
; 95.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.730      ;
; 95.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.396      ;
; 95.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.396      ;
; 95.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.396      ;
; 95.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.396      ;
; 95.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.396      ;
; 95.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.396      ;
; 95.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.396      ;
; 95.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.396      ;
; 95.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.396      ;
; 95.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.396      ;
; 95.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.396      ;
; 95.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.396      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.274      ;
; 95.750 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.949      ;
; 95.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.180      ;
; 95.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.179      ;
; 95.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.179      ;
; 95.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.179      ;
; 95.781 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 3.931      ;
; 95.796 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 3.916      ;
; 95.812 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.302     ; 3.901      ;
; 95.816 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.304     ; 3.895      ;
; 95.863 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.304     ; 3.848      ;
; 95.876 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 3.836      ;
; 95.902 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.052      ;
; 95.906 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 3.806      ;
; 95.917 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.301     ; 3.797      ;
; 95.943 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.011      ;
; 95.979 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.975      ;
; 95.987 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.301     ; 3.727      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.951      ;
; 96.018 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.681      ;
; 96.020 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 3.692      ;
; 96.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.951      ;
; 96.029 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 3.683      ;
; 96.032 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.304     ; 3.679      ;
; 96.116 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.838      ;
; 96.193 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.506      ;
; 96.193 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.506      ;
; 96.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.755      ;
; 96.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.755      ;
; 96.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.755      ;
; 96.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.755      ;
; 96.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.755      ;
; 96.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_we_reg                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 4.011      ;
; 96.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_we_reg                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 3.987      ;
; 96.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.701      ;
; 96.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.701      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.698      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.698      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.698      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.698      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.698      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.698      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.698      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.698      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.698      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.698      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.698      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.698      ;
; 96.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_we_reg                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 3.976      ;
; 96.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.679      ;
; 96.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_we_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 3.894      ;
; 96.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_we_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 3.885      ;
; 96.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.612      ;
; 96.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.612      ;
; 96.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.612      ;
; 96.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.612      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.580      ;
; 0.360 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.580      ;
; 0.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.590      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.596      ;
; 0.376 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.881      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.598      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.601      ;
; 0.382 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.891      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.609      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.610      ;
; 0.390 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.611      ;
; 0.391 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.612      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.612      ;
; 0.392 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.613      ;
; 0.392 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.613      ;
; 0.392 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.613      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.612      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.612      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.613      ;
; 0.393 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.902      ;
; 0.393 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.614      ;
; 0.393 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.614      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.619      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.619      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.619      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.620      ;
; 0.400 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.905      ;
; 0.405 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.625      ;
; 0.406 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.911      ;
; 0.407 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.912      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.627      ;
; 0.412 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.917      ;
; 0.415 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.304      ; 0.906      ;
; 0.415 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.920      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.639      ;
; 0.422 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.306      ; 0.915      ;
; 0.423 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.928      ;
; 0.424 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.310      ; 0.921      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.644      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.645      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.646      ;
; 0.428 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.306      ; 0.921      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.647      ;
; 0.432 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.305      ; 0.924      ;
; 0.438 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.303      ; 0.928      ;
; 0.441 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.306      ; 0.934      ;
; 0.446 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.305      ; 0.938      ;
; 0.446 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.951      ;
; 0.449 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.305      ; 0.941      ;
; 0.449 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.954      ;
; 0.450 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.304      ; 0.941      ;
; 0.458 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.305      ; 0.950      ;
; 0.462 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.967      ;
; 0.465 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.303      ; 0.955      ;
; 0.466 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.305      ; 0.958      ;
; 0.468 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.305      ; 0.960      ;
; 0.471 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.305      ; 0.963      ;
; 0.475 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.305      ; 0.967      ;
; 0.493 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.305      ; 0.985      ;
; 0.497 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.718      ;
; 0.497 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.718      ;
; 0.499 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.720      ;
; 0.514 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.734      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.735      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.736      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.737      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 1.963      ;
; 97.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.493      ;
; 97.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.493      ;
; 97.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.493      ;
; 97.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.493      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.272      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.272      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.272      ;
; 97.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.172      ;
; 97.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.172      ;
; 97.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.172      ;
; 97.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.172      ;
; 97.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.993      ;
; 97.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.993      ;
; 98.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.940      ;
; 98.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.940      ;
; 98.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.940      ;
; 98.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.940      ;
; 98.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.940      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.778      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.778      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.778      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.778      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.778      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.698      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.698      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.698      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.698      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.698      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.698      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.698      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.698      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.698      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.698      ;
; 98.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.689      ;
; 98.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.689      ;
; 98.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.578      ;
; 98.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.512      ;
; 98.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.512      ;
; 98.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.512      ;
; 98.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.512      ;
; 98.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.512      ;
; 98.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.512      ;
; 98.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.512      ;
; 98.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.512      ;
; 98.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.512      ;
; 98.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.512      ;
; 98.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.512      ;
; 98.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.512      ;
; 98.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.492      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.342      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.342      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.342      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.342      ;
; 98.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.342      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.995  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.218      ;
; 0.995  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.218      ;
; 0.995  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.218      ;
; 0.995  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.218      ;
; 0.995  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.218      ;
; 1.104  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.334      ;
; 1.176  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.401      ;
; 1.176  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.401      ;
; 1.176  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.401      ;
; 1.176  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.401      ;
; 1.176  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.401      ;
; 1.176  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.401      ;
; 1.176  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.401      ;
; 1.176  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.401      ;
; 1.176  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.401      ;
; 1.176  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.401      ;
; 1.176  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.401      ;
; 1.176  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.401      ;
; 1.221  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.444      ;
; 1.324  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.536      ;
; 1.324  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.536      ;
; 1.324  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.536      ;
; 1.324  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.536      ;
; 1.324  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.536      ;
; 1.324  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.536      ;
; 1.324  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.536      ;
; 1.324  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.536      ;
; 1.324  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.536      ;
; 1.324  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.536      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.545      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.545      ;
; 1.384  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.607      ;
; 1.384  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.607      ;
; 1.384  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.607      ;
; 1.384  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.607      ;
; 1.384  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.607      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.768      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.768      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.768      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.768      ;
; 1.544  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.768      ;
; 1.593  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.817      ;
; 1.593  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.817      ;
; 1.811  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.035      ;
; 1.811  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.035      ;
; 1.811  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.035      ;
; 1.811  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.035      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.071      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.071      ;
; 1.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.071      ;
; 2.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.270      ;
; 2.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.270      ;
; 2.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.270      ;
; 2.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.270      ;
; 51.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.251      ; 1.804      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.561 ; 49.791       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_address_reg0                                     ;
; 49.561 ; 49.791       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_we_reg                                           ;
; 49.562 ; 49.792       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.562 ; 49.792       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.562 ; 49.792       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_address_reg0                                    ;
; 49.562 ; 49.792       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_we_reg                                          ;
; 49.562 ; 49.792       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ;
; 49.562 ; 49.792       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_we_reg                                          ;
; 49.562 ; 49.792       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_address_reg0                                    ;
; 49.562 ; 49.792       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_we_reg                                          ;
; 49.562 ; 49.792       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_address_reg0                                     ;
; 49.562 ; 49.792       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_we_reg                                           ;
; 49.562 ; 49.792       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_address_reg0                                     ;
; 49.562 ; 49.792       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_we_reg                                           ;
; 49.563 ; 49.793       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_address_reg0                                     ;
; 49.563 ; 49.793       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_we_reg                                           ;
; 49.564 ; 49.794       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_datain_reg0                                      ;
; 49.565 ; 49.795       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.565 ; 49.795       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_datain_reg0                                     ;
; 49.565 ; 49.795       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_datain_reg0                                     ;
; 49.565 ; 49.795       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_datain_reg0                                     ;
; 49.565 ; 49.795       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_datain_reg0                                      ;
; 49.565 ; 49.795       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_datain_reg0                                      ;
; 49.566 ; 49.796       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_datain_reg0                                      ;
; 49.609 ; 49.825       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                  ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                     ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                     ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                     ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                     ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                            ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                      ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                      ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                      ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                      ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                       ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                           ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                      ;
; 49.656 ; 49.840       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                      ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                       ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                       ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                       ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                       ;
; 49.657 ; 49.841       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.415 ; 3.595 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.133 ; 7.272 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.605  ; 0.490  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.603 ; -1.706 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.087 ; 11.770 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.861 ; 9.542 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 132.31 MHz ; 132.31 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.221 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.310 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.420 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.899 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.525 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.221 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.943      ;
; 46.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.402      ;
; 46.937 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.234      ;
; 47.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.146      ;
; 47.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.970      ;
; 47.418 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.756      ;
; 47.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.716      ;
; 47.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.602      ;
; 47.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.487      ;
; 47.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 2.428      ;
; 47.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.397      ;
; 47.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.320      ;
; 47.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 2.310      ;
; 48.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 2.158      ;
; 48.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 1.791      ;
; 48.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 1.678      ;
; 48.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 1.237      ;
; 95.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.254      ;
; 96.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.941      ;
; 96.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.941      ;
; 96.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.941      ;
; 96.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.941      ;
; 96.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.941      ;
; 96.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.941      ;
; 96.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.941      ;
; 96.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.941      ;
; 96.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.941      ;
; 96.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.941      ;
; 96.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.941      ;
; 96.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.941      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.845      ;
; 96.197 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.279     ; 3.539      ;
; 96.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.747      ;
; 96.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.745      ;
; 96.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.745      ;
; 96.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.745      ;
; 96.227 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.268     ; 3.520      ;
; 96.236 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.267     ; 3.512      ;
; 96.240 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.268     ; 3.507      ;
; 96.262 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.269     ; 3.484      ;
; 96.279 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.270     ; 3.466      ;
; 96.304 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.269     ; 3.442      ;
; 96.316 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.645      ;
; 96.328 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.268     ; 3.419      ;
; 96.344 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.617      ;
; 96.357 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.265     ; 3.393      ;
; 96.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.594      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.571      ;
; 96.406 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.555      ;
; 96.407 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.265     ; 3.343      ;
; 96.425 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.269     ; 3.321      ;
; 96.429 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.279     ; 3.307      ;
; 96.433 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.268     ; 3.314      ;
; 96.445 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.269     ; 3.301      ;
; 96.534 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.427      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.381      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.381      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.381      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.381      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.381      ;
; 96.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_we_reg                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 3.597      ;
; 96.598 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.279     ; 3.138      ;
; 96.600 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.279     ; 3.136      ;
; 96.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.344      ;
; 96.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.344      ;
; 96.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_we_reg                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 3.576      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.346      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.346      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.346      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.346      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.346      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.346      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.346      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.346      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.346      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.346      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.346      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.346      ;
; 96.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_we_reg                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 3.565      ;
; 96.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.286      ;
; 96.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_we_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 3.514      ;
; 96.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_we_reg                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.160      ; 3.502      ;
; 96.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.260      ;
; 96.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.260      ;
; 96.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.260      ;
; 96.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.260      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.529      ;
; 0.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.550      ;
; 0.354 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.554      ;
; 0.355 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.562      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.562      ;
; 0.361 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.561      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.562      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.563      ;
; 0.365 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 0.816      ;
; 0.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.570      ;
; 0.376 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.284      ; 0.829      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.575      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.579      ;
; 0.383 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.284      ; 0.836      ;
; 0.386 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 0.837      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.586      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.587      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.588      ;
; 0.392 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 0.843      ;
; 0.394 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 0.845      ;
; 0.398 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.270      ; 0.837      ;
; 0.398 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 0.849      ;
; 0.401 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 0.852      ;
; 0.404 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 0.855      ;
; 0.404 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.272      ; 0.845      ;
; 0.406 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.275      ; 0.850      ;
; 0.408 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.272      ; 0.849      ;
; 0.413 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.272      ; 0.854      ;
; 0.421 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.268      ; 0.858      ;
; 0.421 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.272      ; 0.862      ;
; 0.426 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.271      ; 0.866      ;
; 0.426 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 0.877      ;
; 0.429 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.270      ; 0.868      ;
; 0.429 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.272      ; 0.870      ;
; 0.429 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 0.880      ;
; 0.436 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.272      ; 0.877      ;
; 0.442 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 0.893      ;
; 0.444 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.271      ; 0.884      ;
; 0.445 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.268      ; 0.882      ;
; 0.446 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.271      ; 0.886      ;
; 0.449 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.271      ; 0.889      ;
; 0.449 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.449 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.451 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.651      ;
; 0.453 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.271      ; 0.893      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.469 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.271      ; 0.909      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 1.754      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.227      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.227      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.227      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.227      ;
; 97.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.022      ;
; 97.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.022      ;
; 97.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.022      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.946      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.946      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.946      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.946      ;
; 98.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.774      ;
; 98.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.774      ;
; 98.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.727      ;
; 98.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.727      ;
; 98.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.727      ;
; 98.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.727      ;
; 98.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.727      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.591      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.591      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.591      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.591      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.591      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.520      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.520      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.520      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.520      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.520      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.520      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.520      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.520      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.520      ;
; 98.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.520      ;
; 98.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.502      ;
; 98.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.502      ;
; 98.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.410      ;
; 98.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.355      ;
; 98.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.355      ;
; 98.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.355      ;
; 98.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.355      ;
; 98.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.355      ;
; 98.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.355      ;
; 98.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.355      ;
; 98.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.355      ;
; 98.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.355      ;
; 98.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.355      ;
; 98.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.355      ;
; 98.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.355      ;
; 98.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.335      ;
; 98.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.205      ;
; 98.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.205      ;
; 98.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.205      ;
; 98.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.205      ;
; 98.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.205      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.899  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.101      ;
; 0.899  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.101      ;
; 0.899  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.101      ;
; 0.899  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.101      ;
; 0.899  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.101      ;
; 0.999  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.208      ;
; 1.069  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.274      ;
; 1.069  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.274      ;
; 1.069  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.274      ;
; 1.069  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.274      ;
; 1.069  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.274      ;
; 1.069  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.274      ;
; 1.069  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.274      ;
; 1.069  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.274      ;
; 1.069  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.274      ;
; 1.069  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.274      ;
; 1.069  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.274      ;
; 1.069  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.274      ;
; 1.116  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.319      ;
; 1.210  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.402      ;
; 1.210  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.402      ;
; 1.210  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.402      ;
; 1.210  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.402      ;
; 1.210  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.402      ;
; 1.210  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.402      ;
; 1.210  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.402      ;
; 1.210  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.402      ;
; 1.210  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.402      ;
; 1.210  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.402      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.403      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.403      ;
; 1.249  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.452      ;
; 1.249  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.452      ;
; 1.249  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.452      ;
; 1.249  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.452      ;
; 1.249  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.452      ;
; 1.403  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.607      ;
; 1.403  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.607      ;
; 1.403  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.607      ;
; 1.403  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.607      ;
; 1.403  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.607      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.642      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.642      ;
; 1.661  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.864      ;
; 1.661  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.864      ;
; 1.661  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.864      ;
; 1.661  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.864      ;
; 1.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.882      ;
; 1.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.882      ;
; 1.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.882      ;
; 1.878  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.081      ;
; 1.878  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.081      ;
; 1.878  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.081      ;
; 1.878  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.081      ;
; 51.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.275      ; 1.635      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.525 ; 49.755       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.525 ; 49.755       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.525 ; 49.755       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ;
; 49.525 ; 49.755       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_we_reg                                          ;
; 49.525 ; 49.755       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_address_reg0                                    ;
; 49.525 ; 49.755       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_we_reg                                          ;
; 49.525 ; 49.755       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_address_reg0                                     ;
; 49.525 ; 49.755       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_we_reg                                           ;
; 49.525 ; 49.755       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_address_reg0                                     ;
; 49.525 ; 49.755       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_we_reg                                           ;
; 49.526 ; 49.756       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_address_reg0                                    ;
; 49.526 ; 49.756       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_we_reg                                          ;
; 49.526 ; 49.756       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_address_reg0                                     ;
; 49.526 ; 49.756       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_we_reg                                           ;
; 49.526 ; 49.756       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_address_reg0                                     ;
; 49.526 ; 49.756       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_we_reg                                           ;
; 49.527 ; 49.757       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.527 ; 49.757       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_datain_reg0                                     ;
; 49.527 ; 49.757       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_datain_reg0                                     ;
; 49.527 ; 49.757       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_datain_reg0                                      ;
; 49.527 ; 49.757       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_datain_reg0                                      ;
; 49.528 ; 49.758       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_datain_reg0                                     ;
; 49.528 ; 49.758       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_datain_reg0                                      ;
; 49.528 ; 49.758       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_datain_reg0                                      ;
; 49.579 ; 49.795       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                     ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                     ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                     ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                     ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                          ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                          ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                          ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                            ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                            ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                            ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                            ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                            ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                            ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                            ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                            ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                            ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                              ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                           ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                           ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                           ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                           ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.360 ; 3.545 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.059 ; 7.153 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.423  ; 0.286  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.773 ; -1.893 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.315 ; 10.805 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.101 ; 8.592 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.756 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.187 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.162 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.550 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.448 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.756 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.524      ;
; 48.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 2.144      ;
; 48.261 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 2.026      ;
; 48.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 1.978      ;
; 48.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 1.861      ;
; 48.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.729      ;
; 48.572 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.720      ;
; 48.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.627      ;
; 48.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.596      ;
; 48.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.551      ;
; 48.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.491      ;
; 48.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.448      ;
; 48.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.444      ;
; 48.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.367      ;
; 49.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.128      ;
; 49.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.074      ;
; 49.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 0.798      ;
; 97.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.803      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.569      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.569      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.569      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.569      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.569      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.569      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.569      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.569      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.569      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.569      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.569      ;
; 97.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.569      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.514      ;
; 97.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.442      ;
; 97.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.439      ;
; 97.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.439      ;
; 97.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.438      ;
; 97.652 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.321      ;
; 97.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.316      ;
; 97.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_we_reg                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 2.449      ;
; 97.683 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.290      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_we_reg                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 2.433      ;
; 97.701 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.272      ;
; 97.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_we_reg                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 2.422      ;
; 97.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_we_reg                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 2.381      ;
; 97.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_we_reg                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 2.366      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.213      ;
; 97.772 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.201      ;
; 97.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.206      ;
; 97.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.206      ;
; 97.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.206      ;
; 97.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.206      ;
; 97.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.206      ;
; 97.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.171      ;
; 97.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.171      ;
; 97.815 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 2.014      ;
; 97.830 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.172     ; 2.005      ;
; 97.841 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.172     ; 1.994      ;
; 97.848 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.170     ; 1.989      ;
; 97.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.119      ;
; 97.857 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 1.977      ;
; 97.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.111      ;
; 97.858 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.171     ; 1.978      ;
; 97.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.104      ;
; 97.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.104      ;
; 97.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.104      ;
; 97.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.104      ;
; 97.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.118      ;
; 97.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.118      ;
; 97.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.118      ;
; 97.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.118      ;
; 97.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.118      ;
; 97.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.096      ;
; 97.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                    ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.096      ;
; 97.879 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_we_reg                                     ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.171     ; 1.957      ;
; 97.892 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.172     ; 1.943      ;
; 97.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.073      ;
; 97.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.073      ;
; 97.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.073      ;
; 97.914 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_we_reg                                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.168     ; 1.925      ;
; 97.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.060      ;
; 97.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.060      ;
; 97.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.060      ;
; 97.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.060      ;
; 97.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.060      ;
; 97.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.060      ;
; 97.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.060      ;
; 97.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.060      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.480      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.482      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.486      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
; 0.213 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.498      ;
; 0.213 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.498      ;
; 0.213 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.498      ;
; 0.215 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.500      ;
; 0.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.501      ;
; 0.219 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.339      ;
; 0.220 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.498      ;
; 0.221 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.506      ;
; 0.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.344      ;
; 0.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.344      ;
; 0.226 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.504      ;
; 0.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.346      ;
; 0.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.346      ;
; 0.228 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_datain_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.508      ;
; 0.229 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.173      ; 0.506      ;
; 0.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.349      ;
; 0.231 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.509      ;
; 0.231 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.516      ;
; 0.231 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.509      ;
; 0.233 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.518      ;
; 0.240 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.525      ;
; 0.242 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.520      ;
; 0.242 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.171      ; 0.517      ;
; 0.247 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.174      ; 0.525      ;
; 0.249 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.175      ; 0.528      ;
; 0.249 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_address_reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.173      ; 0.526      ;
; 0.254 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.175      ; 0.533      ;
; 0.256 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.175      ; 0.535      ;
; 0.257 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.171      ; 0.532      ;
; 0.262 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.175      ; 0.541      ;
; 0.262 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.384      ;
; 0.265 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.175      ; 0.544      ;
; 0.265 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.386      ;
; 0.267 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.175      ; 0.547      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.131      ;
; 98.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.429      ;
; 98.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.429      ;
; 98.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.429      ;
; 98.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.429      ;
; 98.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.335      ;
; 98.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.335      ;
; 98.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.335      ;
; 98.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.248      ;
; 98.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.248      ;
; 98.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.248      ;
; 98.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.248      ;
; 98.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.162      ;
; 98.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.162      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.124      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.124      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.124      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.124      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.124      ;
; 98.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.033      ;
; 98.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.033      ;
; 98.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.033      ;
; 98.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.033      ;
; 98.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.033      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.986      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.986      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.986      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.986      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.986      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.986      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.986      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.986      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.986      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.986      ;
; 98.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.983      ;
; 98.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.983      ;
; 99.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.904      ;
; 99.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.857      ;
; 99.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.857      ;
; 99.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.857      ;
; 99.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.857      ;
; 99.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.857      ;
; 99.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.857      ;
; 99.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.857      ;
; 99.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.857      ;
; 99.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.857      ;
; 99.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.857      ;
; 99.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.857      ;
; 99.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.857      ;
; 99.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 0.854      ;
; 99.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.756      ;
; 99.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.756      ;
; 99.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.756      ;
; 99.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.756      ;
; 99.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.756      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.671      ;
; 0.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.671      ;
; 0.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.671      ;
; 0.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.671      ;
; 0.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.671      ;
; 0.612  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.742      ;
; 0.647  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.770      ;
; 0.647  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.770      ;
; 0.647  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.770      ;
; 0.647  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.770      ;
; 0.647  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.770      ;
; 0.647  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.770      ;
; 0.647  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.770      ;
; 0.647  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.770      ;
; 0.647  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.770      ;
; 0.647  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.770      ;
; 0.647  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.770      ;
; 0.647  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.770      ;
; 0.659  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.783      ;
; 0.733  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.843      ;
; 0.733  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.843      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.845      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.845      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.845      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.845      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.845      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.845      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.845      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.845      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.845      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.845      ;
; 0.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.902      ;
; 0.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.902      ;
; 0.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.902      ;
; 0.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.902      ;
; 0.778  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.902      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.988      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.988      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.988      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.988      ;
; 0.862  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.988      ;
; 0.883  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.009      ;
; 0.883  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.009      ;
; 0.982  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.104      ;
; 0.982  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.104      ;
; 0.982  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.104      ;
; 0.982  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.104      ;
; 1.029  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.153      ;
; 1.029  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.153      ;
; 1.029  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.153      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.235      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.235      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.235      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.235      ;
; 50.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.362      ; 0.984      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_address_reg0                                    ;
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_we_reg                                          ;
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_address_reg0                                     ;
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_we_reg                                           ;
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_address_reg0                                     ;
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_we_reg                                           ;
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_address_reg0                                     ;
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_we_reg                                           ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_address_reg0                                    ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_we_reg                                          ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a12~portb_datain_reg0                                     ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_address_reg0                                    ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_we_reg                                          ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a2~portb_datain_reg0                                      ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_address_reg0                                     ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_we_reg                                           ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a6~portb_datain_reg0                                      ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a8~portb_datain_reg0                                      ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a10~portb_datain_reg0                                     ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a14~portb_datain_reg0                                     ;
; 49.452 ; 49.682       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|altsyncram_qt72:altsyncram1|ram_block3a4~portb_datain_reg0                                      ;
; 49.466 ; 49.682       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                      ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                          ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                          ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                          ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                              ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                              ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                              ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                              ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                              ;
; 49.509 ; 49.693       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                              ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram_2-16x2-16:inst|ram_65536x65535:inst|altsyncram:altsyncram_component|altsyncram_sjh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                  ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                       ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                     ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                           ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                            ;
; 49.510 ; 49.694       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.561 ; 1.909 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.077 ; 3.407 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.637  ; 0.360  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.343 ; -0.621 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.373 ; 6.881 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.195 ; 5.700 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 45.702 ; 0.187 ; 48.175   ; 0.550   ; 49.448              ;
;  altera_reserved_tck ; 45.702 ; 0.187 ; 48.175   ; 0.550   ; 49.448              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.415 ; 3.595 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.133 ; 7.272 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.637  ; 0.490  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.343 ; -0.621 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.087 ; 11.770 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.195 ; 5.700 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enable                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1585     ; 0        ; 34       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1585     ; 0        ; 34       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 58    ; 58   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Dec 23 11:13:09 2024
Info: Command: quartus_sta stack_2-12x2-16 -c stack_2-12x2-16
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'stack_2-12x2-16.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clock was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: 655536_Counter:inst3|74161:inst2|f74161:sub|110 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: 655536_Counter:inst3|74161:inst3|f74161:sub|110 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 45.702
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    45.702         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.356         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.175
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.175         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.995
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.995         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.561
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.561         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clock was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: 655536_Counter:inst3|74161:inst2|f74161:sub|110 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: 655536_Counter:inst3|74161:inst3|f74161:sub|110 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.221
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    46.221         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.310         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.420
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.420         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.899
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.899         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.525
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.525         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clock was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: 655536_Counter:inst3|74161:inst2|f74161:sub|110 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: 655536_Counter:inst3|74161:inst3|f74161:sub|110 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 47.756
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.756         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.187         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.162
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.162         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.550
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.550         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.448
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.448         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4739 megabytes
    Info: Processing ended: Mon Dec 23 11:13:10 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


