/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Aug 15 15:20:54 2014
 *                 Full Compile MD5 Checksum  a68bc62e9dd3be19fcad480c369d60fd
 *                     (minus title and desc)
 *                 MD5 Checksum               14382795d76d8497c2dd1bcf3f5d36da
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DVI_DTG_RM_0_H__
#define BCHP_DVI_DTG_RM_0_H__

/***************************************************************************
 *DVI_DTG_RM_0 - DVI DTG Rate Manager 0
 ***************************************************************************/
#define BCHP_DVI_DTG_RM_0_CONTROL                0x006a4800 /* [RW] Rate Manager Controls */
#define BCHP_DVI_DTG_RM_0_RATE_RATIO             0x006a4804 /* [RW] Rate Manager Output Rate Setting I */
#define BCHP_DVI_DTG_RM_0_SAMPLE_INC             0x006a4808 /* [RW] Rate Manager Output Rate Setting II */
#define BCHP_DVI_DTG_RM_0_PHASE_INC              0x006a480c /* [RW] Rate Manager NCO Phase Increment */
#define BCHP_DVI_DTG_RM_0_INTEGRATOR_HI          0x006a4810 /* [WO] Loop Filter Integrator HI Value */
#define BCHP_DVI_DTG_RM_0_INTEGRATOR_LO          0x006a4814 /* [WO] Loop Filter Integrator LO Value */
#define BCHP_DVI_DTG_RM_0_SKIP_REPEAT_CONTROL    0x006a4818 /* [RW] Time Base Skip or Repeat Control Register */
#define BCHP_DVI_DTG_RM_0_SKIP_REPEAT_GAP        0x006a481c /* [RW] Time Base Skip or Repeat Gap Count Register */
#define BCHP_DVI_DTG_RM_0_SKIP_REPEAT_NUMBER     0x006a4820 /* [RW] Time Base Skip or Repeat Count Register */
#define BCHP_DVI_DTG_RM_0_INTEGRATOR_HI_STATUS   0x006a4824 /* [RO] Loop Filter Integrator HI Status */
#define BCHP_DVI_DTG_RM_0_INTEGRATOR_LO_STATUS   0x006a4828 /* [RO] Loop Filter Integrator LO Status */
#define BCHP_DVI_DTG_RM_0_STATUS                 0x006a482c /* [RO] Rate Manager Status Register */
#define BCHP_DVI_DTG_RM_0_STATUS_CLEAR           0x006a4830 /* [RW] Rate Manager Status Clear Register */

#endif /* #ifndef BCHP_DVI_DTG_RM_0_H__ */

/* End of File */
