// Seed: 3161222020
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output uwire id_2,
    output tri   id_3
);
  always @(id_0, posedge 1) id_3 = 1;
  always @(id_0 or posedge 1) id_3 = id_0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri0 id_2,
    input wire id_3
    , id_25,
    input wire id_4,
    output wire id_5,
    output tri0 id_6,
    inout supply0 id_7,
    input supply1 id_8,
    input wor id_9
    , id_26,
    output supply1 id_10,
    input wand id_11,
    input wor id_12,
    input wor id_13,
    output wire id_14,
    input uwire id_15,
    input supply1 id_16
    , id_27,
    input tri1 id_17,
    input wand id_18,
    output uwire id_19,
    output logic id_20,
    output tri0 id_21,
    output wor id_22,
    input supply1 id_23
);
  assign id_10 = (id_15);
  wire id_28;
  module_0(
      id_8, id_13, id_10, id_7
  );
  initial begin
    id_20 <= 1 - 1;
    id_26 <= 1'b0;
  end
endmodule
