// Seed: 550680213
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  reg   id_4;
  logic id_5;
  type_11(
      id_2, 1, id_1, 1 + 1
  );
  reg id_6;
  assign id_4 = id_5 && id_4 == id_1;
  assign id_4 = 1;
  always @(id_4) begin
    id_2 <= 1;
    id_6 <= id_6;
  end
  assign id_4 = id_4;
  logic id_7 = id_5 < 1;
  reg   id_8 = id_8;
  always @(posedge id_6) begin
    id_3 = 1;
    if (id_8 ^ 1) begin
      if (1 == id_5) begin
        #1 SystemTFIdentifier;
        id_4 <= #1 id_8;
      end
    end
  end
endmodule
