{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368453621586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368453621587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 16:00:20 2013 " "Processing started: Mon May 13 16:00:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368453621587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368453621587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE4_DDR2 -c DE4_DDR2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE4_DDR2 -c DE4_DDR2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368453621588 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "plldvi.qip " "Tcl Script File plldvi.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE plldvi.qip " "set_global_assignment -name QIP_FILE plldvi.qip" {  } {  } 0 125063 "%1!s!" 0 0 "" 0 -1 1368453621845 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "" 0 -1 1368453621845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1368453623281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_channels_remapping.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lvds_channels_remapping.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_channels_remapping-remapping " "Found design unit 1: lvds_channels_remapping-remapping" {  } { { "lvds_channels_remapping.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_channels_remapping.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453624341 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_channels_remapping " "Found entity 1: lvds_channels_remapping" {  } { { "lvds_channels_remapping.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_channels_remapping.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file configuration_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 configuration_pkg " "Found design unit 1: configuration_pkg" {  } { { "configuration_pkg.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/configuration_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453624345 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 configuration_pkg-body " "Found design unit 2: configuration_pkg-body" {  } { { "configuration_pkg.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/configuration_pkg.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453624345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_sync_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lvds_sync_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_sync_controller-behavioral " "Found design unit 1: lvds_sync_controller-behavioral" {  } { { "lvds_sync_controller.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_sync_controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453624350 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_sync_controller " "Found entity 1: lvds_sync_controller" {  } { { "lvds_sync_controller.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_sync_controller.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vpg.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vpg.v" { { "Info" "ISGN_ENTITY_NAME" "1 vpg " "Found entity 1: vpg" {  } { { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vga_time_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vga_time_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_time_generator " "Found entity 1: vga_time_generator" {  } { { "vpg_source/vga_time_generator.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vga_time_generator.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_selector " "Found entity 1: rom_selector" {  } { { "vpg_source/rom_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_selector.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_162.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_162.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_162 " "Found entity 1: rom_pll_162" {  } { { "vpg_source/rom_pll_162.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_162.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_148.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_148.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_148 " "Found entity 1: rom_pll_148" {  } { { "vpg_source/rom_pll_148.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_148.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_108.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_108.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_108 " "Found entity 1: rom_pll_108" {  } { { "vpg_source/rom_pll_108.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_108.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_74.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_74.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_74 " "Found entity 1: rom_pll_74" {  } { { "vpg_source/rom_pll_74.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_74.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_65.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_65.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_65 " "Found entity 1: rom_pll_65" {  } { { "vpg_source/rom_pll_65.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_65.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_27.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_27.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_27 " "Found entity 1: rom_pll_27" {  } { { "vpg_source/rom_pll_27.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_27.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_25.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_25 " "Found entity 1: rom_pll_25" {  } { { "vpg_source/rom_pll_25.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_25.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_reconfig.v 2 2 " "Found 2 design units, including 2 entities, in source file vpg_source/pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_pllrcfg_dv21 " "Found entity 1: pll_reconfig_pllrcfg_dv21" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624489 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig " "Found entity 2: pll_reconfig" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pattern_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pattern_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_gen " "Found entity 1: pattern_gen" {  } { { "vpg_source/pattern_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pattern_gen.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/gen_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/gen_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_pll " "Found entity 1: gen_pll" {  } { { "vpg_source/gen_pll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/gen_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_edid.v 1 1 " "Found 1 design units, including 1 entities, in source file write_edid.v" { { "Info" "ISGN_ENTITY_NAME" "1 WRITE_EDID " "Found entity 1: WRITE_EDID" {  } { { "write_edid.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/write_edid.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmv4000design.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmv4000design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmv4000design " "Found entity 1: cmv4000design" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-arch " "Found design unit 1: RX-arch" {  } { { "RX.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/RX.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453624515 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/RX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stored_mastertest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stored_mastertest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stored_Mastertest-arch " "Found design unit 1: Stored_Mastertest-arch" {  } { { "Stored_Mastertest.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/Stored_Mastertest.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453624519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stored_Mastertest " "Found entity 1: Stored_Mastertest" {  } { { "Stored_Mastertest.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/Stored_Mastertest.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_Multiplexer-arch " "Found design unit 1: RX_Multiplexer-arch" {  } { { "RX_Multiplexer.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/RX_Multiplexer.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453624523 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_Multiplexer " "Found entity 1: RX_Multiplexer" {  } { { "RX_Multiplexer.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/RX_Multiplexer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/de4_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/de4_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS " "Found entity 1: DE4_QSYS" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_irq_mapper " "Found entity 1: DE4_QSYS_irq_mapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_irq_mapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624608 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux_002 " "Found entity 1: DE4_QSYS_rsp_xbar_mux_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux_001 " "Found entity 1: DE4_QSYS_rsp_xbar_mux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux " "Found entity 1: DE4_QSYS_rsp_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_demux_009 " "Found entity 1: DE4_QSYS_rsp_xbar_demux_009" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_009.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_demux " "Found entity 1: DE4_QSYS_rsp_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_mux_009 " "Found entity 1: DE4_QSYS_cmd_xbar_mux_009" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux_009.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux_009.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_mux " "Found entity 1: DE4_QSYS_cmd_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_004 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_004" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_004.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_003 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_002 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_001 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux " "Found entity 1: DE4_QSYS_cmd_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624681 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624681 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624681 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624681 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624681 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624681 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_009_default_decode " "Found entity 1: DE4_QSYS_id_router_009_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624691 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_009 " "Found entity 2: DE4_QSYS_id_router_009" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_004_default_decode " "Found entity 1: DE4_QSYS_id_router_004_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624696 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_004 " "Found entity 2: DE4_QSYS_id_router_004" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_002_default_decode " "Found entity 1: DE4_QSYS_id_router_002_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624701 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_002 " "Found entity 2: DE4_QSYS_id_router_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_default_decode " "Found entity 1: DE4_QSYS_id_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624705 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router " "Found entity 2: DE4_QSYS_id_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_004_default_decode " "Found entity 1: DE4_QSYS_addr_router_004_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_004.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_004.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624710 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_004 " "Found entity 2: DE4_QSYS_addr_router_004" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_004.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_004.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_003_default_decode " "Found entity 1: DE4_QSYS_addr_router_003_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624714 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_003 " "Found entity 2: DE4_QSYS_addr_router_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_002_default_decode " "Found entity 1: DE4_QSYS_addr_router_002_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624719 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_002 " "Found entity 2: DE4_QSYS_addr_router_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_001_default_decode " "Found entity 1: DE4_QSYS_addr_router_001_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624724 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_001 " "Found entity 2: DE4_QSYS_addr_router_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_default_decode " "Found entity 1: DE4_QSYS_addr_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624729 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router " "Found entity 2: DE4_QSYS_addr_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/dvi_master_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/dvi_master_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dvi_master_interface-rtl " "Found design unit 1: dvi_master_interface-rtl" {  } { { "DE4_QSYS/synthesis/submodules/dvi_master_interface.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/dvi_master_interface.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453624760 ""} { "Info" "ISGN_ENTITY_NAME" "1 dvi_master_interface " "Found entity 1: dvi_master_interface" {  } { { "DE4_QSYS/synthesis/submodules/dvi_master_interface.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/dvi_master_interface.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/cmv_master_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/cmv_master_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmv_master_interface-rtl " "Found design unit 1: cmv_master_interface-rtl" {  } { { "DE4_QSYS/synthesis/submodules/cmv_master_interface.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/cmv_master_interface.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453624764 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmv_master_interface " "Found entity 1: cmv_master_interface" {  } { { "DE4_QSYS/synthesis/submodules/cmv_master_interface.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/cmv_master_interface.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_no_of_cam_channels.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_no_of_cam_channels.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_no_of_cam_channels " "Found entity 1: DE4_QSYS_no_of_cam_channels" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_no_of_cam_channels.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_no_of_cam_channels.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_spi_2.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_spi_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_spi_2 " "Found entity 1: DE4_QSYS_spi_2" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE4_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_button.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_button " "Found entity 1: DE4_QSYS_button" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_button.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_led " "Found entity 1: DE4_QSYS_led" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_led.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_timer " "Found entity 1: DE4_QSYS_timer" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_timer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_sysid " "Found entity 1: DE4_QSYS_sysid" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_sysid.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_jtag_uart.v 7 7 " "Found 7 design units, including 7 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_jtag_uart_log_module " "Found entity 1: DE4_QSYS_jtag_uart_log_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624820 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_jtag_uart_sim_scfifo_w " "Found entity 2: DE4_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624820 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE4_QSYS_jtag_uart_scfifo_w " "Found entity 3: DE4_QSYS_jtag_uart_scfifo_w" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624820 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE4_QSYS_jtag_uart_drom_module " "Found entity 4: DE4_QSYS_jtag_uart_drom_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624820 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE4_QSYS_jtag_uart_sim_scfifo_r " "Found entity 5: DE4_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624820 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE4_QSYS_jtag_uart_scfifo_r " "Found entity 6: DE4_QSYS_jtag_uart_scfifo_r" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624820 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE4_QSYS_jtag_uart " "Found entity 7: DE4_QSYS_jtag_uart" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453624820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453624820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys.v 28 28 " "Found 28 design units, including 28 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_ic_data_module " "Found entity 1: DE4_QSYS_nios2_qsys_ic_data_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_nios2_qsys_ic_tag_module " "Found entity 2: DE4_QSYS_nios2_qsys_ic_tag_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE4_QSYS_nios2_qsys_bht_module " "Found entity 3: DE4_QSYS_nios2_qsys_bht_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE4_QSYS_nios2_qsys_register_bank_a_module " "Found entity 4: DE4_QSYS_nios2_qsys_register_bank_a_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE4_QSYS_nios2_qsys_register_bank_b_module " "Found entity 5: DE4_QSYS_nios2_qsys_register_bank_b_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE4_QSYS_nios2_qsys_dc_tag_module " "Found entity 6: DE4_QSYS_nios2_qsys_dc_tag_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE4_QSYS_nios2_qsys_dc_data_module " "Found entity 7: DE4_QSYS_nios2_qsys_dc_data_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE4_QSYS_nios2_qsys_dc_victim_module " "Found entity 8: DE4_QSYS_nios2_qsys_dc_victim_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE4_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 9: DE4_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module " "Found entity 10: DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE4_QSYS_nios2_qsys_nios2_ocimem " "Found entity 11: DE4_QSYS_nios2_qsys_nios2_ocimem" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 759 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE4_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 12: DE4_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE4_QSYS_nios2_qsys_nios2_oci_break " "Found entity 13: DE4_QSYS_nios2_qsys_nios2_oci_break" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE4_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 14: DE4_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE4_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 15: DE4_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE4_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 16: DE4_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE4_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 17: DE4_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2098 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE4_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 18: DE4_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 19: DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 20: DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 21: DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2372 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE4_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 22: DE4_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE4_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 23: DE4_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2923 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module " "Found entity 24: DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE4_QSYS_nios2_qsys_nios2_oci_im " "Found entity 25: DE4_QSYS_nios2_qsys_nios2_oci_im" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3080 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE4_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 26: DE4_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE4_QSYS_nios2_qsys_nios2_oci " "Found entity 27: DE4_QSYS_nios2_qsys_nios2_oci" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""} { "Info" "ISGN_ENTITY_NAME" "28 DE4_QSYS_nios2_qsys " "Found entity 28: DE4_QSYS_nios2_qsys" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_mult_cell " "Found entity 1: DE4_QSYS_nios2_qsys_mult_cell" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: DE4_QSYS_nios2_qsys_oci_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_test_bench " "Found entity 1: DE4_QSYS_nios2_qsys_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_test_bench.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_dll_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_stratixiv " "Found entity 1: altera_mem_if_dll_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_oct_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_stratixiv " "Found entity 1: altera_mem_if_oct_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_c0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_c0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(78) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(78): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453626904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626968 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626968 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626981 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626981 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626992 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626998 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453626998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453626998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr2_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr2_controller_core" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627150 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627150 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627167 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627172 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001 " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627192 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_id_router " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_id_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627197 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003 " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ac_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ac_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(71) " "Verilog HDL Declaration information at rw_manager_core.sv(71): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368453627231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_datamux.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr2 " "Found entity 1: rw_manager_ddr2" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_inst_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_inst_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ram.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_data_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627324 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1368453627329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/afi_mux_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/afi_mux_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddrx " "Found entity 1: afi_mux_ddrx" {  } { { "DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_reset " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_reset" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_memphy " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_memphy" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_ddio_3reg_stratixiv " "Found entity 1: altdq_dqs2_ddio_3reg_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_pll0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_pll0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_onchip_memory " "Found entity 1: DE4_QSYS_onchip_memory" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453627572 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 storage-SYN " "Found design unit 1: storage-SYN" {  } { { "storage.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/storage.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453627577 ""} { "Info" "ISGN_ENTITY_NAME" "1 storage " "Found entity 1: storage" {  } { { "storage.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/storage.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453627581 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifocamera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifocamera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifocamera-SYN " "Found design unit 1: fifocamera-SYN" {  } { { "fifocamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifocamera.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453627585 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifocamera " "Found entity 1: fifocamera" {  } { { "fifocamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifocamera.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllcamera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllcamera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllcamera-SYN " "Found design unit 1: pllcamera-SYN" {  } { { "pllcamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pllcamera.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453627590 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllcamera " "Found entity 1: pllcamera" {  } { { "pllcamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pllcamera.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmv_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmv_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmv_ram_fifo-SYN " "Found design unit 1: cmv_ram_fifo-SYN" {  } { { "cmv_ram_fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_ram_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453627595 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmv_ram_fifo " "Found entity 1: cmv_ram_fifo" {  } { { "cmv_ram_fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_ram_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dvi_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_dvi_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_dvi_fifo-SYN " "Found design unit 1: ram_dvi_fifo-SYN" {  } { { "ram_dvi_fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/ram_dvi_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368453627599 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_dvi_fifo " "Found entity 1: ram_dvi_fifo" {  } { { "ram_dvi_fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/ram_dvi_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368453627599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368453627599 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2066) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2066): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2066 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1368453628163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2068) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2068): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2068 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1368453628163 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2224) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2224): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2224 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1368453628164 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(3143) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(3143): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1368453628170 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_spi_2.v(401) " "Verilog HDL or VHDL warning at DE4_QSYS_spi_2.v(401): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1368453628187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmv4000design " "Elaborating entity \"cmv4000design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1368453628979 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "cmv_master_DataInxDI\[79..0\] DE4_QSYS inst \"pixelData\[159..0\]\" " "Width mismatch in port \"cmv_master_DataInxDI\[79..0\]\" of instance \"inst\" and type DE4_QSYS -- source is \"\"pixelData\[159..0\]\"\"" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 504 0 136 520 "pixelData\[159..0\]" "" } { 496 -144 -72 512 "pixelData\[9..2\]" "" } { 528 -144 -61 544 "pixelData\[19..12\]" "" } { 560 -144 -61 576 "pixelData\[29..22\]" "" } { 592 -144 -61 608 "pixelData\[39..32\]" "" } { -176 -264 -128 -160 "pixelData\[159..0\]" "" } { 504 0 136 520 "pixelData\[159..0\]" "" } { -32 136 728 672 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 -1 1368453628998 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1368453629000 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.map.smsg " "Generated suppressed messages file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1368453629420 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368453629710 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 13 16:00:29 2013 " "Processing ended: Mon May 13 16:00:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368453629710 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368453629710 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368453629710 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368453629710 ""}
