
014TaskISRSynchronization.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a6c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08006bfc  08006bfc  00016bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d18  08006d18  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08006d18  08006d18  00016d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d20  08006d20  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d20  08006d20  00016d20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d24  08006d24  00016d24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08006d28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
 10 .bss          00015090  20000014  20000014  00020014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200150a4  200150a4  00020014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 13 .debug_info   000144b6  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e0e  00000000  00000000  000344fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012f0  00000000  00000000  00037308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001178  00000000  00000000  000385f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020ce9  00000000  00000000  00039770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015060  00000000  00000000  0005a459  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7230  00000000  00000000  0006f4b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001466e9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004f4c  00000000  00000000  0014673c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006be4 	.word	0x08006be4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	08006be4 	.word	0x08006be4

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012e7c 	.word	0x20012e7c

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000274:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000278:	f000 b974 	b.w	8000564 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	4604      	mov	r4, r0
 800029c:	468e      	mov	lr, r1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d14d      	bne.n	800033e <__udivmoddi4+0xaa>
 80002a2:	428a      	cmp	r2, r1
 80002a4:	4694      	mov	ip, r2
 80002a6:	d969      	bls.n	800037c <__udivmoddi4+0xe8>
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	b152      	cbz	r2, 80002c4 <__udivmoddi4+0x30>
 80002ae:	fa01 f302 	lsl.w	r3, r1, r2
 80002b2:	f1c2 0120 	rsb	r1, r2, #32
 80002b6:	fa20 f101 	lsr.w	r1, r0, r1
 80002ba:	fa0c fc02 	lsl.w	ip, ip, r2
 80002be:	ea41 0e03 	orr.w	lr, r1, r3
 80002c2:	4094      	lsls	r4, r2
 80002c4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002c8:	0c21      	lsrs	r1, r4, #16
 80002ca:	fbbe f6f8 	udiv	r6, lr, r8
 80002ce:	fa1f f78c 	uxth.w	r7, ip
 80002d2:	fb08 e316 	mls	r3, r8, r6, lr
 80002d6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002da:	fb06 f107 	mul.w	r1, r6, r7
 80002de:	4299      	cmp	r1, r3
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x64>
 80002e2:	eb1c 0303 	adds.w	r3, ip, r3
 80002e6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002ea:	f080 811f 	bcs.w	800052c <__udivmoddi4+0x298>
 80002ee:	4299      	cmp	r1, r3
 80002f0:	f240 811c 	bls.w	800052c <__udivmoddi4+0x298>
 80002f4:	3e02      	subs	r6, #2
 80002f6:	4463      	add	r3, ip
 80002f8:	1a5b      	subs	r3, r3, r1
 80002fa:	b2a4      	uxth	r4, r4
 80002fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000300:	fb08 3310 	mls	r3, r8, r0, r3
 8000304:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000308:	fb00 f707 	mul.w	r7, r0, r7
 800030c:	42a7      	cmp	r7, r4
 800030e:	d90a      	bls.n	8000326 <__udivmoddi4+0x92>
 8000310:	eb1c 0404 	adds.w	r4, ip, r4
 8000314:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000318:	f080 810a 	bcs.w	8000530 <__udivmoddi4+0x29c>
 800031c:	42a7      	cmp	r7, r4
 800031e:	f240 8107 	bls.w	8000530 <__udivmoddi4+0x29c>
 8000322:	4464      	add	r4, ip
 8000324:	3802      	subs	r0, #2
 8000326:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800032a:	1be4      	subs	r4, r4, r7
 800032c:	2600      	movs	r6, #0
 800032e:	b11d      	cbz	r5, 8000338 <__udivmoddi4+0xa4>
 8000330:	40d4      	lsrs	r4, r2
 8000332:	2300      	movs	r3, #0
 8000334:	e9c5 4300 	strd	r4, r3, [r5]
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	428b      	cmp	r3, r1
 8000340:	d909      	bls.n	8000356 <__udivmoddi4+0xc2>
 8000342:	2d00      	cmp	r5, #0
 8000344:	f000 80ef 	beq.w	8000526 <__udivmoddi4+0x292>
 8000348:	2600      	movs	r6, #0
 800034a:	e9c5 0100 	strd	r0, r1, [r5]
 800034e:	4630      	mov	r0, r6
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	fab3 f683 	clz	r6, r3
 800035a:	2e00      	cmp	r6, #0
 800035c:	d14a      	bne.n	80003f4 <__udivmoddi4+0x160>
 800035e:	428b      	cmp	r3, r1
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xd4>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 80f9 	bhi.w	800055a <__udivmoddi4+0x2c6>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb61 0303 	sbc.w	r3, r1, r3
 800036e:	2001      	movs	r0, #1
 8000370:	469e      	mov	lr, r3
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e0      	beq.n	8000338 <__udivmoddi4+0xa4>
 8000376:	e9c5 4e00 	strd	r4, lr, [r5]
 800037a:	e7dd      	b.n	8000338 <__udivmoddi4+0xa4>
 800037c:	b902      	cbnz	r2, 8000380 <__udivmoddi4+0xec>
 800037e:	deff      	udf	#255	; 0xff
 8000380:	fab2 f282 	clz	r2, r2
 8000384:	2a00      	cmp	r2, #0
 8000386:	f040 8092 	bne.w	80004ae <__udivmoddi4+0x21a>
 800038a:	eba1 010c 	sub.w	r1, r1, ip
 800038e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000392:	fa1f fe8c 	uxth.w	lr, ip
 8000396:	2601      	movs	r6, #1
 8000398:	0c20      	lsrs	r0, r4, #16
 800039a:	fbb1 f3f7 	udiv	r3, r1, r7
 800039e:	fb07 1113 	mls	r1, r7, r3, r1
 80003a2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003a6:	fb0e f003 	mul.w	r0, lr, r3
 80003aa:	4288      	cmp	r0, r1
 80003ac:	d908      	bls.n	80003c0 <__udivmoddi4+0x12c>
 80003ae:	eb1c 0101 	adds.w	r1, ip, r1
 80003b2:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003b6:	d202      	bcs.n	80003be <__udivmoddi4+0x12a>
 80003b8:	4288      	cmp	r0, r1
 80003ba:	f200 80cb 	bhi.w	8000554 <__udivmoddi4+0x2c0>
 80003be:	4643      	mov	r3, r8
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f7 	udiv	r0, r1, r7
 80003c8:	fb07 1110 	mls	r1, r7, r0, r1
 80003cc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003d0:	fb0e fe00 	mul.w	lr, lr, r0
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x156>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003e0:	d202      	bcs.n	80003e8 <__udivmoddi4+0x154>
 80003e2:	45a6      	cmp	lr, r4
 80003e4:	f200 80bb 	bhi.w	800055e <__udivmoddi4+0x2ca>
 80003e8:	4608      	mov	r0, r1
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003f2:	e79c      	b.n	800032e <__udivmoddi4+0x9a>
 80003f4:	f1c6 0720 	rsb	r7, r6, #32
 80003f8:	40b3      	lsls	r3, r6
 80003fa:	fa22 fc07 	lsr.w	ip, r2, r7
 80003fe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000402:	fa20 f407 	lsr.w	r4, r0, r7
 8000406:	fa01 f306 	lsl.w	r3, r1, r6
 800040a:	431c      	orrs	r4, r3
 800040c:	40f9      	lsrs	r1, r7
 800040e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000412:	fa00 f306 	lsl.w	r3, r0, r6
 8000416:	fbb1 f8f9 	udiv	r8, r1, r9
 800041a:	0c20      	lsrs	r0, r4, #16
 800041c:	fa1f fe8c 	uxth.w	lr, ip
 8000420:	fb09 1118 	mls	r1, r9, r8, r1
 8000424:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000428:	fb08 f00e 	mul.w	r0, r8, lr
 800042c:	4288      	cmp	r0, r1
 800042e:	fa02 f206 	lsl.w	r2, r2, r6
 8000432:	d90b      	bls.n	800044c <__udivmoddi4+0x1b8>
 8000434:	eb1c 0101 	adds.w	r1, ip, r1
 8000438:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800043c:	f080 8088 	bcs.w	8000550 <__udivmoddi4+0x2bc>
 8000440:	4288      	cmp	r0, r1
 8000442:	f240 8085 	bls.w	8000550 <__udivmoddi4+0x2bc>
 8000446:	f1a8 0802 	sub.w	r8, r8, #2
 800044a:	4461      	add	r1, ip
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f9 	udiv	r0, r1, r9
 8000454:	fb09 1110 	mls	r1, r9, r0, r1
 8000458:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800045c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000460:	458e      	cmp	lr, r1
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x1e2>
 8000464:	eb1c 0101 	adds.w	r1, ip, r1
 8000468:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 800046c:	d26c      	bcs.n	8000548 <__udivmoddi4+0x2b4>
 800046e:	458e      	cmp	lr, r1
 8000470:	d96a      	bls.n	8000548 <__udivmoddi4+0x2b4>
 8000472:	3802      	subs	r0, #2
 8000474:	4461      	add	r1, ip
 8000476:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800047a:	fba0 9402 	umull	r9, r4, r0, r2
 800047e:	eba1 010e 	sub.w	r1, r1, lr
 8000482:	42a1      	cmp	r1, r4
 8000484:	46c8      	mov	r8, r9
 8000486:	46a6      	mov	lr, r4
 8000488:	d356      	bcc.n	8000538 <__udivmoddi4+0x2a4>
 800048a:	d053      	beq.n	8000534 <__udivmoddi4+0x2a0>
 800048c:	b15d      	cbz	r5, 80004a6 <__udivmoddi4+0x212>
 800048e:	ebb3 0208 	subs.w	r2, r3, r8
 8000492:	eb61 010e 	sbc.w	r1, r1, lr
 8000496:	fa01 f707 	lsl.w	r7, r1, r7
 800049a:	fa22 f306 	lsr.w	r3, r2, r6
 800049e:	40f1      	lsrs	r1, r6
 80004a0:	431f      	orrs	r7, r3
 80004a2:	e9c5 7100 	strd	r7, r1, [r5]
 80004a6:	2600      	movs	r6, #0
 80004a8:	4631      	mov	r1, r6
 80004aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ae:	f1c2 0320 	rsb	r3, r2, #32
 80004b2:	40d8      	lsrs	r0, r3
 80004b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b8:	fa21 f303 	lsr.w	r3, r1, r3
 80004bc:	4091      	lsls	r1, r2
 80004be:	4301      	orrs	r1, r0
 80004c0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c4:	fa1f fe8c 	uxth.w	lr, ip
 80004c8:	fbb3 f0f7 	udiv	r0, r3, r7
 80004cc:	fb07 3610 	mls	r6, r7, r0, r3
 80004d0:	0c0b      	lsrs	r3, r1, #16
 80004d2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004d6:	fb00 f60e 	mul.w	r6, r0, lr
 80004da:	429e      	cmp	r6, r3
 80004dc:	fa04 f402 	lsl.w	r4, r4, r2
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x260>
 80004e2:	eb1c 0303 	adds.w	r3, ip, r3
 80004e6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004ea:	d22f      	bcs.n	800054c <__udivmoddi4+0x2b8>
 80004ec:	429e      	cmp	r6, r3
 80004ee:	d92d      	bls.n	800054c <__udivmoddi4+0x2b8>
 80004f0:	3802      	subs	r0, #2
 80004f2:	4463      	add	r3, ip
 80004f4:	1b9b      	subs	r3, r3, r6
 80004f6:	b289      	uxth	r1, r1
 80004f8:	fbb3 f6f7 	udiv	r6, r3, r7
 80004fc:	fb07 3316 	mls	r3, r7, r6, r3
 8000500:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000504:	fb06 f30e 	mul.w	r3, r6, lr
 8000508:	428b      	cmp	r3, r1
 800050a:	d908      	bls.n	800051e <__udivmoddi4+0x28a>
 800050c:	eb1c 0101 	adds.w	r1, ip, r1
 8000510:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000514:	d216      	bcs.n	8000544 <__udivmoddi4+0x2b0>
 8000516:	428b      	cmp	r3, r1
 8000518:	d914      	bls.n	8000544 <__udivmoddi4+0x2b0>
 800051a:	3e02      	subs	r6, #2
 800051c:	4461      	add	r1, ip
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000524:	e738      	b.n	8000398 <__udivmoddi4+0x104>
 8000526:	462e      	mov	r6, r5
 8000528:	4628      	mov	r0, r5
 800052a:	e705      	b.n	8000338 <__udivmoddi4+0xa4>
 800052c:	4606      	mov	r6, r0
 800052e:	e6e3      	b.n	80002f8 <__udivmoddi4+0x64>
 8000530:	4618      	mov	r0, r3
 8000532:	e6f8      	b.n	8000326 <__udivmoddi4+0x92>
 8000534:	454b      	cmp	r3, r9
 8000536:	d2a9      	bcs.n	800048c <__udivmoddi4+0x1f8>
 8000538:	ebb9 0802 	subs.w	r8, r9, r2
 800053c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000540:	3801      	subs	r0, #1
 8000542:	e7a3      	b.n	800048c <__udivmoddi4+0x1f8>
 8000544:	4646      	mov	r6, r8
 8000546:	e7ea      	b.n	800051e <__udivmoddi4+0x28a>
 8000548:	4620      	mov	r0, r4
 800054a:	e794      	b.n	8000476 <__udivmoddi4+0x1e2>
 800054c:	4640      	mov	r0, r8
 800054e:	e7d1      	b.n	80004f4 <__udivmoddi4+0x260>
 8000550:	46d0      	mov	r8, sl
 8000552:	e77b      	b.n	800044c <__udivmoddi4+0x1b8>
 8000554:	3b02      	subs	r3, #2
 8000556:	4461      	add	r1, ip
 8000558:	e732      	b.n	80003c0 <__udivmoddi4+0x12c>
 800055a:	4630      	mov	r0, r6
 800055c:	e709      	b.n	8000372 <__udivmoddi4+0xde>
 800055e:	4464      	add	r4, ip
 8000560:	3802      	subs	r0, #2
 8000562:	e742      	b.n	80003ea <__udivmoddi4+0x156>

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	f103 0208 	add.w	r2, r3, #8
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000580:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	f103 0208 	add.w	r2, r3, #8
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	f103 0208 	add.w	r2, r3, #8
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	2200      	movs	r2, #0
 800059a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800059c:	bf00      	nop
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr

080005a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80005a8:	b480      	push	{r7}
 80005aa:	b083      	sub	sp, #12
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	2200      	movs	r2, #0
 80005b4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80005b6:	bf00      	nop
 80005b8:	370c      	adds	r7, #12
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr

080005c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80005c2:	b480      	push	{r7}
 80005c4:	b085      	sub	sp, #20
 80005c6:	af00      	add	r7, sp, #0
 80005c8:	6078      	str	r0, [r7, #4]
 80005ca:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	685b      	ldr	r3, [r3, #4]
 80005d0:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	68fa      	ldr	r2, [r7, #12]
 80005d6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	689a      	ldr	r2, [r3, #8]
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	683a      	ldr	r2, [r7, #0]
 80005e6:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	683a      	ldr	r2, [r7, #0]
 80005ec:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	687a      	ldr	r2, [r7, #4]
 80005f2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	1c5a      	adds	r2, r3, #1
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	601a      	str	r2, [r3, #0]
}
 80005fe:	bf00      	nop
 8000600:	3714      	adds	r7, #20
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr

0800060a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800060a:	b480      	push	{r7}
 800060c:	b085      	sub	sp, #20
 800060e:	af00      	add	r7, sp, #0
 8000610:	6078      	str	r0, [r7, #4]
 8000612:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000614:	683b      	ldr	r3, [r7, #0]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800061a:	68bb      	ldr	r3, [r7, #8]
 800061c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000620:	d103      	bne.n	800062a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	691b      	ldr	r3, [r3, #16]
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	e00c      	b.n	8000644 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	3308      	adds	r3, #8
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	e002      	b.n	8000638 <vListInsert+0x2e>
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	68ba      	ldr	r2, [r7, #8]
 8000640:	429a      	cmp	r2, r3
 8000642:	d2f6      	bcs.n	8000632 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	685a      	ldr	r2, [r3, #4]
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	685b      	ldr	r3, [r3, #4]
 8000650:	683a      	ldr	r2, [r7, #0]
 8000652:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	68fa      	ldr	r2, [r7, #12]
 8000658:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	683a      	ldr	r2, [r7, #0]
 800065e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	687a      	ldr	r2, [r7, #4]
 8000664:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	1c5a      	adds	r2, r3, #1
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	601a      	str	r2, [r3, #0]
}
 8000670:	bf00      	nop
 8000672:	3714      	adds	r7, #20
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr

0800067c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	691b      	ldr	r3, [r3, #16]
 8000688:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	685b      	ldr	r3, [r3, #4]
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	6892      	ldr	r2, [r2, #8]
 8000692:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	689b      	ldr	r3, [r3, #8]
 8000698:	687a      	ldr	r2, [r7, #4]
 800069a:	6852      	ldr	r2, [r2, #4]
 800069c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	685b      	ldr	r3, [r3, #4]
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d103      	bne.n	80006b0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	689a      	ldr	r2, [r3, #8]
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2200      	movs	r2, #0
 80006b4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	1e5a      	subs	r2, r3, #1
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	681b      	ldr	r3, [r3, #0]
}
 80006c4:	4618      	mov	r0, r3
 80006c6:	3714      	adds	r7, #20
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr

080006d0 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d10a      	bne.n	80006fa <xQueueGenericReset+0x2a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80006e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006e8:	f383 8811 	msr	BASEPRI, r3
 80006ec:	f3bf 8f6f 	isb	sy
 80006f0:	f3bf 8f4f 	dsb	sy
 80006f4:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80006f6:	bf00      	nop
 80006f8:	e7fe      	b.n	80006f8 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80006fa:	f002 fbf3 	bl	8002ee4 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000706:	68f9      	ldr	r1, [r7, #12]
 8000708:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800070a:	fb01 f303 	mul.w	r3, r1, r3
 800070e:	441a      	add	r2, r3
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	2200      	movs	r2, #0
 8000718:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	681a      	ldr	r2, [r3, #0]
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	681a      	ldr	r2, [r3, #0]
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800072a:	3b01      	subs	r3, #1
 800072c:	68f9      	ldr	r1, [r7, #12]
 800072e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000730:	fb01 f303 	mul.w	r3, r1, r3
 8000734:	441a      	add	r2, r3
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	22ff      	movs	r2, #255	; 0xff
 800073e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	22ff      	movs	r2, #255	; 0xff
 8000746:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d114      	bne.n	800077a <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	691b      	ldr	r3, [r3, #16]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d01a      	beq.n	800078e <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	3310      	adds	r3, #16
 800075c:	4618      	mov	r0, r3
 800075e:	f001 fb23 	bl	8001da8 <xTaskRemoveFromEventList>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d012      	beq.n	800078e <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8000768:	4b0c      	ldr	r3, [pc, #48]	; (800079c <xQueueGenericReset+0xcc>)
 800076a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	f3bf 8f4f 	dsb	sy
 8000774:	f3bf 8f6f 	isb	sy
 8000778:	e009      	b.n	800078e <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	3310      	adds	r3, #16
 800077e:	4618      	mov	r0, r3
 8000780:	f7ff fef2 	bl	8000568 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	3324      	adds	r3, #36	; 0x24
 8000788:	4618      	mov	r0, r3
 800078a:	f7ff feed 	bl	8000568 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800078e:	f002 fbd9 	bl	8002f44 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8000792:	2301      	movs	r3, #1
}
 8000794:	4618      	mov	r0, r3
 8000796:	3710      	adds	r7, #16
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	e000ed04 	.word	0xe000ed04

080007a0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08c      	sub	sp, #48	; 0x30
 80007a4:	af02      	add	r7, sp, #8
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	4613      	mov	r3, r2
 80007ac:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d10a      	bne.n	80007ca <xQueueGenericCreate+0x2a>
        __asm volatile
 80007b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007b8:	f383 8811 	msr	BASEPRI, r3
 80007bc:	f3bf 8f6f 	isb	sy
 80007c0:	f3bf 8f4f 	dsb	sy
 80007c4:	61bb      	str	r3, [r7, #24]
    }
 80007c6:	bf00      	nop
 80007c8:	e7fe      	b.n	80007c8 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	68ba      	ldr	r2, [r7, #8]
 80007ce:	fb02 f303 	mul.w	r3, r2, r3
 80007d2:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80007d4:	68bb      	ldr	r3, [r7, #8]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d006      	beq.n	80007e8 <xQueueGenericCreate+0x48>
 80007da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	fbb2 f3f3 	udiv	r3, r2, r3
 80007e2:	68fa      	ldr	r2, [r7, #12]
 80007e4:	429a      	cmp	r2, r3
 80007e6:	d101      	bne.n	80007ec <xQueueGenericCreate+0x4c>
 80007e8:	2301      	movs	r3, #1
 80007ea:	e000      	b.n	80007ee <xQueueGenericCreate+0x4e>
 80007ec:	2300      	movs	r3, #0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d10a      	bne.n	8000808 <xQueueGenericCreate+0x68>
        __asm volatile
 80007f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007f6:	f383 8811 	msr	BASEPRI, r3
 80007fa:	f3bf 8f6f 	isb	sy
 80007fe:	f3bf 8f4f 	dsb	sy
 8000802:	617b      	str	r3, [r7, #20]
    }
 8000804:	bf00      	nop
 8000806:	e7fe      	b.n	8000806 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8000808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800080a:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800080e:	d90a      	bls.n	8000826 <xQueueGenericCreate+0x86>
        __asm volatile
 8000810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000814:	f383 8811 	msr	BASEPRI, r3
 8000818:	f3bf 8f6f 	isb	sy
 800081c:	f3bf 8f4f 	dsb	sy
 8000820:	613b      	str	r3, [r7, #16]
    }
 8000822:	bf00      	nop
 8000824:	e7fe      	b.n	8000824 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8000826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000828:	3350      	adds	r3, #80	; 0x50
 800082a:	4618      	mov	r0, r3
 800082c:	f002 fc86 	bl	800313c <pvPortMalloc>
 8000830:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8000832:	6a3b      	ldr	r3, [r7, #32]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d00d      	beq.n	8000854 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8000838:	6a3b      	ldr	r3, [r7, #32]
 800083a:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800083c:	69fb      	ldr	r3, [r7, #28]
 800083e:	3350      	adds	r3, #80	; 0x50
 8000840:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000842:	79fa      	ldrb	r2, [r7, #7]
 8000844:	6a3b      	ldr	r3, [r7, #32]
 8000846:	9300      	str	r3, [sp, #0]
 8000848:	4613      	mov	r3, r2
 800084a:	69fa      	ldr	r2, [r7, #28]
 800084c:	68b9      	ldr	r1, [r7, #8]
 800084e:	68f8      	ldr	r0, [r7, #12]
 8000850:	f000 f805 	bl	800085e <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8000854:	6a3b      	ldr	r3, [r7, #32]
    }
 8000856:	4618      	mov	r0, r3
 8000858:	3728      	adds	r7, #40	; 0x28
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}

0800085e <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800085e:	b580      	push	{r7, lr}
 8000860:	b084      	sub	sp, #16
 8000862:	af00      	add	r7, sp, #0
 8000864:	60f8      	str	r0, [r7, #12]
 8000866:	60b9      	str	r1, [r7, #8]
 8000868:	607a      	str	r2, [r7, #4]
 800086a:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d103      	bne.n	800087a <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000872:	69bb      	ldr	r3, [r7, #24]
 8000874:	69ba      	ldr	r2, [r7, #24]
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	e002      	b.n	8000880 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800087a:	69bb      	ldr	r3, [r7, #24]
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8000880:	69bb      	ldr	r3, [r7, #24]
 8000882:	68fa      	ldr	r2, [r7, #12]
 8000884:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8000886:	69bb      	ldr	r3, [r7, #24]
 8000888:	68ba      	ldr	r2, [r7, #8]
 800088a:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800088c:	2101      	movs	r1, #1
 800088e:	69b8      	ldr	r0, [r7, #24]
 8000890:	f7ff ff1e 	bl	80006d0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8000894:	69bb      	ldr	r3, [r7, #24]
 8000896:	78fa      	ldrb	r2, [r7, #3]
 8000898:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 800089c:	78fb      	ldrb	r3, [r7, #3]
 800089e:	68ba      	ldr	r2, [r7, #8]
 80008a0:	68f9      	ldr	r1, [r7, #12]
 80008a2:	2073      	movs	r0, #115	; 0x73
 80008a4:	f003 fc80 	bl	80041a8 <SEGGER_SYSVIEW_RecordU32x3>
}
 80008a8:	bf00      	nop
 80008aa:	3710      	adds	r7, #16
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}

080008b0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b090      	sub	sp, #64	; 0x40
 80008b4:	af02      	add	r7, sp, #8
 80008b6:	60f8      	str	r0, [r7, #12]
 80008b8:	60b9      	str	r1, [r7, #8]
 80008ba:	607a      	str	r2, [r7, #4]
 80008bc:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80008be:	2300      	movs	r3, #0
 80008c0:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 80008c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d10a      	bne.n	80008e2 <xQueueGenericSend+0x32>
        __asm volatile
 80008cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008d0:	f383 8811 	msr	BASEPRI, r3
 80008d4:	f3bf 8f6f 	isb	sy
 80008d8:	f3bf 8f4f 	dsb	sy
 80008dc:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80008de:	bf00      	nop
 80008e0:	e7fe      	b.n	80008e0 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d103      	bne.n	80008f0 <xQueueGenericSend+0x40>
 80008e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d101      	bne.n	80008f4 <xQueueGenericSend+0x44>
 80008f0:	2301      	movs	r3, #1
 80008f2:	e000      	b.n	80008f6 <xQueueGenericSend+0x46>
 80008f4:	2300      	movs	r3, #0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d10a      	bne.n	8000910 <xQueueGenericSend+0x60>
        __asm volatile
 80008fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008fe:	f383 8811 	msr	BASEPRI, r3
 8000902:	f3bf 8f6f 	isb	sy
 8000906:	f3bf 8f4f 	dsb	sy
 800090a:	627b      	str	r3, [r7, #36]	; 0x24
    }
 800090c:	bf00      	nop
 800090e:	e7fe      	b.n	800090e <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	2b02      	cmp	r3, #2
 8000914:	d103      	bne.n	800091e <xQueueGenericSend+0x6e>
 8000916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800091a:	2b01      	cmp	r3, #1
 800091c:	d101      	bne.n	8000922 <xQueueGenericSend+0x72>
 800091e:	2301      	movs	r3, #1
 8000920:	e000      	b.n	8000924 <xQueueGenericSend+0x74>
 8000922:	2300      	movs	r3, #0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d10a      	bne.n	800093e <xQueueGenericSend+0x8e>
        __asm volatile
 8000928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800092c:	f383 8811 	msr	BASEPRI, r3
 8000930:	f3bf 8f6f 	isb	sy
 8000934:	f3bf 8f4f 	dsb	sy
 8000938:	623b      	str	r3, [r7, #32]
    }
 800093a:	bf00      	nop
 800093c:	e7fe      	b.n	800093c <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800093e:	f001 fbd3 	bl	80020e8 <xTaskGetSchedulerState>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d102      	bne.n	800094e <xQueueGenericSend+0x9e>
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d101      	bne.n	8000952 <xQueueGenericSend+0xa2>
 800094e:	2301      	movs	r3, #1
 8000950:	e000      	b.n	8000954 <xQueueGenericSend+0xa4>
 8000952:	2300      	movs	r3, #0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d10a      	bne.n	800096e <xQueueGenericSend+0xbe>
        __asm volatile
 8000958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800095c:	f383 8811 	msr	BASEPRI, r3
 8000960:	f3bf 8f6f 	isb	sy
 8000964:	f3bf 8f4f 	dsb	sy
 8000968:	61fb      	str	r3, [r7, #28]
    }
 800096a:	bf00      	nop
 800096c:	e7fe      	b.n	800096c <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800096e:	f002 fab9 	bl	8002ee4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000974:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800097a:	429a      	cmp	r2, r3
 800097c:	d302      	bcc.n	8000984 <xQueueGenericSend+0xd4>
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	2b02      	cmp	r3, #2
 8000982:	d136      	bne.n	80009f2 <xQueueGenericSend+0x142>
            {
                traceQUEUE_SEND( pxQueue );
 8000984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000986:	4618      	mov	r0, r3
 8000988:	f004 f99a 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 800098c:	68ba      	ldr	r2, [r7, #8]
 800098e:	6879      	ldr	r1, [r7, #4]
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	9300      	str	r3, [sp, #0]
 8000994:	460b      	mov	r3, r1
 8000996:	4601      	mov	r1, r0
 8000998:	205a      	movs	r0, #90	; 0x5a
 800099a:	f003 fc7b 	bl	8004294 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800099e:	683a      	ldr	r2, [r7, #0]
 80009a0:	68b9      	ldr	r1, [r7, #8]
 80009a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80009a4:	f000 fc7c 	bl	80012a0 <prvCopyDataToQueue>
 80009a8:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80009aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d010      	beq.n	80009d4 <xQueueGenericSend+0x124>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80009b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009b4:	3324      	adds	r3, #36	; 0x24
 80009b6:	4618      	mov	r0, r3
 80009b8:	f001 f9f6 	bl	8001da8 <xTaskRemoveFromEventList>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d013      	beq.n	80009ea <xQueueGenericSend+0x13a>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80009c2:	4b4d      	ldr	r3, [pc, #308]	; (8000af8 <xQueueGenericSend+0x248>)
 80009c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	f3bf 8f4f 	dsb	sy
 80009ce:	f3bf 8f6f 	isb	sy
 80009d2:	e00a      	b.n	80009ea <xQueueGenericSend+0x13a>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80009d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d007      	beq.n	80009ea <xQueueGenericSend+0x13a>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 80009da:	4b47      	ldr	r3, [pc, #284]	; (8000af8 <xQueueGenericSend+0x248>)
 80009dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	f3bf 8f4f 	dsb	sy
 80009e6:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80009ea:	f002 faab 	bl	8002f44 <vPortExitCritical>
                return pdPASS;
 80009ee:	2301      	movs	r3, #1
 80009f0:	e07d      	b.n	8000aee <xQueueGenericSend+0x23e>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d110      	bne.n	8000a1a <xQueueGenericSend+0x16a>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80009f8:	f002 faa4 	bl	8002f44 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 80009fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009fe:	4618      	mov	r0, r3
 8000a00:	f004 f95e 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8000a04:	68ba      	ldr	r2, [r7, #8]
 8000a06:	6879      	ldr	r1, [r7, #4]
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	9300      	str	r3, [sp, #0]
 8000a0c:	460b      	mov	r3, r1
 8000a0e:	4601      	mov	r1, r0
 8000a10:	205a      	movs	r0, #90	; 0x5a
 8000a12:	f003 fc3f 	bl	8004294 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8000a16:	2300      	movs	r3, #0
 8000a18:	e069      	b.n	8000aee <xQueueGenericSend+0x23e>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000a1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d106      	bne.n	8000a2e <xQueueGenericSend+0x17e>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	4618      	mov	r0, r3
 8000a26:	f001 fa25 	bl	8001e74 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000a2e:	f002 fa89 	bl	8002f44 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000a32:	f000 ff71 	bl	8001918 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000a36:	f002 fa55 	bl	8002ee4 <vPortEnterCritical>
 8000a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000a40:	b25b      	sxtb	r3, r3
 8000a42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000a46:	d103      	bne.n	8000a50 <xQueueGenericSend+0x1a0>
 8000a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000a56:	b25b      	sxtb	r3, r3
 8000a58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000a5c:	d103      	bne.n	8000a66 <xQueueGenericSend+0x1b6>
 8000a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a60:	2200      	movs	r2, #0
 8000a62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000a66:	f002 fa6d 	bl	8002f44 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000a6a:	1d3a      	adds	r2, r7, #4
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	4611      	mov	r1, r2
 8000a72:	4618      	mov	r0, r3
 8000a74:	f001 fa14 	bl	8001ea0 <xTaskCheckForTimeOut>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d124      	bne.n	8000ac8 <xQueueGenericSend+0x218>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000a7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000a80:	f000 fd06 	bl	8001490 <prvIsQueueFull>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d018      	beq.n	8000abc <xQueueGenericSend+0x20c>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a8c:	3310      	adds	r3, #16
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	4611      	mov	r1, r2
 8000a92:	4618      	mov	r0, r3
 8000a94:	f001 f936 	bl	8001d04 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8000a98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000a9a:	f000 fc91 	bl	80013c0 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8000a9e:	f000 ff49 	bl	8001934 <xTaskResumeAll>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	f47f af62 	bne.w	800096e <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8000aaa:	4b13      	ldr	r3, [pc, #76]	; (8000af8 <xQueueGenericSend+0x248>)
 8000aac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	f3bf 8f4f 	dsb	sy
 8000ab6:	f3bf 8f6f 	isb	sy
 8000aba:	e758      	b.n	800096e <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8000abc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000abe:	f000 fc7f 	bl	80013c0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000ac2:	f000 ff37 	bl	8001934 <xTaskResumeAll>
 8000ac6:	e752      	b.n	800096e <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8000ac8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000aca:	f000 fc79 	bl	80013c0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000ace:	f000 ff31 	bl	8001934 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8000ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f004 f8f3 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8000ada:	68ba      	ldr	r2, [r7, #8]
 8000adc:	6879      	ldr	r1, [r7, #4]
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	9300      	str	r3, [sp, #0]
 8000ae2:	460b      	mov	r3, r1
 8000ae4:	4601      	mov	r1, r0
 8000ae6:	205a      	movs	r0, #90	; 0x5a
 8000ae8:	f003 fbd4 	bl	8004294 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8000aec:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3738      	adds	r7, #56	; 0x38
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	e000ed04 	.word	0xe000ed04

08000afc <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b090      	sub	sp, #64	; 0x40
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
 8000b08:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8000b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d10a      	bne.n	8000b2a <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8000b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b18:	f383 8811 	msr	BASEPRI, r3
 8000b1c:	f3bf 8f6f 	isb	sy
 8000b20:	f3bf 8f4f 	dsb	sy
 8000b24:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8000b26:	bf00      	nop
 8000b28:	e7fe      	b.n	8000b28 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000b2a:	68bb      	ldr	r3, [r7, #8]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d103      	bne.n	8000b38 <xQueueGenericSendFromISR+0x3c>
 8000b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d101      	bne.n	8000b3c <xQueueGenericSendFromISR+0x40>
 8000b38:	2301      	movs	r3, #1
 8000b3a:	e000      	b.n	8000b3e <xQueueGenericSendFromISR+0x42>
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d10a      	bne.n	8000b58 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8000b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b46:	f383 8811 	msr	BASEPRI, r3
 8000b4a:	f3bf 8f6f 	isb	sy
 8000b4e:	f3bf 8f4f 	dsb	sy
 8000b52:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8000b54:	bf00      	nop
 8000b56:	e7fe      	b.n	8000b56 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	2b02      	cmp	r3, #2
 8000b5c:	d103      	bne.n	8000b66 <xQueueGenericSendFromISR+0x6a>
 8000b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d101      	bne.n	8000b6a <xQueueGenericSendFromISR+0x6e>
 8000b66:	2301      	movs	r3, #1
 8000b68:	e000      	b.n	8000b6c <xQueueGenericSendFromISR+0x70>
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d10a      	bne.n	8000b86 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8000b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b74:	f383 8811 	msr	BASEPRI, r3
 8000b78:	f3bf 8f6f 	isb	sy
 8000b7c:	f3bf 8f4f 	dsb	sy
 8000b80:	623b      	str	r3, [r7, #32]
    }
 8000b82:	bf00      	nop
 8000b84:	e7fe      	b.n	8000b84 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000b86:	f002 fa99 	bl	80030bc <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8000b8a:	f3ef 8211 	mrs	r2, BASEPRI
 8000b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b92:	f383 8811 	msr	BASEPRI, r3
 8000b96:	f3bf 8f6f 	isb	sy
 8000b9a:	f3bf 8f4f 	dsb	sy
 8000b9e:	61fa      	str	r2, [r7, #28]
 8000ba0:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8000ba2:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000ba4:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ba8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bae:	429a      	cmp	r2, r3
 8000bb0:	d302      	bcc.n	8000bb8 <xQueueGenericSendFromISR+0xbc>
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	2b02      	cmp	r3, #2
 8000bb6:	d148      	bne.n	8000c4a <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8000bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000bbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bc6:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8000bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f004 f878 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8000bd0:	4601      	mov	r1, r0
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	2060      	movs	r0, #96	; 0x60
 8000bd8:	f003 fa8c 	bl	80040f4 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000bdc:	683a      	ldr	r2, [r7, #0]
 8000bde:	68b9      	ldr	r1, [r7, #8]
 8000be0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000be2:	f000 fb5d 	bl	80012a0 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8000be6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8000bea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000bee:	d112      	bne.n	8000c16 <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d025      	beq.n	8000c44 <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bfa:	3324      	adds	r3, #36	; 0x24
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f001 f8d3 	bl	8001da8 <xTaskRemoveFromEventList>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d01d      	beq.n	8000c44 <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d01a      	beq.n	8000c44 <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2201      	movs	r2, #1
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	e016      	b.n	8000c44 <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8000c16:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8000c1a:	2b7f      	cmp	r3, #127	; 0x7f
 8000c1c:	d10a      	bne.n	8000c34 <xQueueGenericSendFromISR+0x138>
        __asm volatile
 8000c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c22:	f383 8811 	msr	BASEPRI, r3
 8000c26:	f3bf 8f6f 	isb	sy
 8000c2a:	f3bf 8f4f 	dsb	sy
 8000c2e:	617b      	str	r3, [r7, #20]
    }
 8000c30:	bf00      	nop
 8000c32:	e7fe      	b.n	8000c32 <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8000c34:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000c38:	3301      	adds	r3, #1
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	b25a      	sxtb	r2, r3
 8000c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000c40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8000c44:	2301      	movs	r3, #1
 8000c46:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8000c48:	e00b      	b.n	8000c62 <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8000c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f004 f837 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8000c52:	4601      	mov	r1, r0
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	461a      	mov	r2, r3
 8000c58:	2060      	movs	r0, #96	; 0x60
 8000c5a:	f003 fa4b 	bl	80040f4 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c64:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8000c6c:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8000c6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3740      	adds	r7, #64	; 0x40
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}

08000c78 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08e      	sub	sp, #56	; 0x38
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	633b      	str	r3, [r7, #48]	; 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8000c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d10a      	bne.n	8000ca2 <xQueueGiveFromISR+0x2a>
        __asm volatile
 8000c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c90:	f383 8811 	msr	BASEPRI, r3
 8000c94:	f3bf 8f6f 	isb	sy
 8000c98:	f3bf 8f4f 	dsb	sy
 8000c9c:	623b      	str	r3, [r7, #32]
    }
 8000c9e:	bf00      	nop
 8000ca0:	e7fe      	b.n	8000ca0 <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8000ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d00a      	beq.n	8000cc0 <xQueueGiveFromISR+0x48>
        __asm volatile
 8000caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cae:	f383 8811 	msr	BASEPRI, r3
 8000cb2:	f3bf 8f6f 	isb	sy
 8000cb6:	f3bf 8f4f 	dsb	sy
 8000cba:	61fb      	str	r3, [r7, #28]
    }
 8000cbc:	bf00      	nop
 8000cbe:	e7fe      	b.n	8000cbe <xQueueGiveFromISR+0x46>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8000cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d103      	bne.n	8000cd0 <xQueueGiveFromISR+0x58>
 8000cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cca:	689b      	ldr	r3, [r3, #8]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d101      	bne.n	8000cd4 <xQueueGiveFromISR+0x5c>
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	e000      	b.n	8000cd6 <xQueueGiveFromISR+0x5e>
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d10a      	bne.n	8000cf0 <xQueueGiveFromISR+0x78>
        __asm volatile
 8000cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cde:	f383 8811 	msr	BASEPRI, r3
 8000ce2:	f3bf 8f6f 	isb	sy
 8000ce6:	f3bf 8f4f 	dsb	sy
 8000cea:	61bb      	str	r3, [r7, #24]
    }
 8000cec:	bf00      	nop
 8000cee:	e7fe      	b.n	8000cee <xQueueGiveFromISR+0x76>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000cf0:	f002 f9e4 	bl	80030bc <vPortValidateInterruptPriority>
        __asm volatile
 8000cf4:	f3ef 8211 	mrs	r2, BASEPRI
 8000cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cfc:	f383 8811 	msr	BASEPRI, r3
 8000d00:	f3bf 8f6f 	isb	sy
 8000d04:	f3bf 8f4f 	dsb	sy
 8000d08:	617a      	str	r2, [r7, #20]
 8000d0a:	613b      	str	r3, [r7, #16]
        return ulOriginalBASEPRI;
 8000d0c:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d14:	62bb      	str	r3, [r7, #40]	; 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8000d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d244      	bcs.n	8000daa <xQueueGiveFromISR+0x132>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8000d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000d26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8000d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f003 ffc7 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8000d32:	4601      	mov	r1, r0
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	461a      	mov	r2, r3
 8000d38:	2060      	movs	r0, #96	; 0x60
 8000d3a:	f003 f9db 	bl	80040f4 <SEGGER_SYSVIEW_RecordU32x2>
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8000d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d40:	1c5a      	adds	r2, r3, #1
 8000d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d44:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8000d46:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000d4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000d4e:	d112      	bne.n	8000d76 <xQueueGiveFromISR+0xfe>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d025      	beq.n	8000da4 <xQueueGiveFromISR+0x12c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d5a:	3324      	adds	r3, #36	; 0x24
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f001 f823 	bl	8001da8 <xTaskRemoveFromEventList>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d01d      	beq.n	8000da4 <xQueueGiveFromISR+0x12c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d01a      	beq.n	8000da4 <xQueueGiveFromISR+0x12c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	2201      	movs	r2, #1
 8000d72:	601a      	str	r2, [r3, #0]
 8000d74:	e016      	b.n	8000da4 <xQueueGiveFromISR+0x12c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8000d76:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000d7a:	2b7f      	cmp	r3, #127	; 0x7f
 8000d7c:	d10a      	bne.n	8000d94 <xQueueGiveFromISR+0x11c>
        __asm volatile
 8000d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d82:	f383 8811 	msr	BASEPRI, r3
 8000d86:	f3bf 8f6f 	isb	sy
 8000d8a:	f3bf 8f4f 	dsb	sy
 8000d8e:	60fb      	str	r3, [r7, #12]
    }
 8000d90:	bf00      	nop
 8000d92:	e7fe      	b.n	8000d92 <xQueueGiveFromISR+0x11a>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8000d94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d98:	3301      	adds	r3, #1
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	b25a      	sxtb	r2, r3
 8000d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000da0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8000da4:	2301      	movs	r3, #1
 8000da6:	637b      	str	r3, [r7, #52]	; 0x34
 8000da8:	e00b      	b.n	8000dc2 <xQueueGiveFromISR+0x14a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8000daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dac:	4618      	mov	r0, r3
 8000dae:	f003 ff87 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8000db2:	4601      	mov	r1, r0
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	461a      	mov	r2, r3
 8000db8:	2060      	movs	r0, #96	; 0x60
 8000dba:	f003 f99b 	bl	80040f4 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	637b      	str	r3, [r7, #52]	; 0x34
 8000dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dc4:	60bb      	str	r3, [r7, #8]
        __asm volatile
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	f383 8811 	msr	BASEPRI, r3
    }
 8000dcc:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8000dce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3738      	adds	r7, #56	; 0x38
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8000dd8:	b590      	push	{r4, r7, lr}
 8000dda:	b08f      	sub	sp, #60	; 0x3c
 8000ddc:	af02      	add	r7, sp, #8
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	60b9      	str	r1, [r7, #8]
 8000de2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8000de4:	2300      	movs	r3, #0
 8000de6:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8000dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d10a      	bne.n	8000e08 <xQueueReceive+0x30>
        __asm volatile
 8000df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000df6:	f383 8811 	msr	BASEPRI, r3
 8000dfa:	f3bf 8f6f 	isb	sy
 8000dfe:	f3bf 8f4f 	dsb	sy
 8000e02:	623b      	str	r3, [r7, #32]
    }
 8000e04:	bf00      	nop
 8000e06:	e7fe      	b.n	8000e06 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d103      	bne.n	8000e16 <xQueueReceive+0x3e>
 8000e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d101      	bne.n	8000e1a <xQueueReceive+0x42>
 8000e16:	2301      	movs	r3, #1
 8000e18:	e000      	b.n	8000e1c <xQueueReceive+0x44>
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d10a      	bne.n	8000e36 <xQueueReceive+0x5e>
        __asm volatile
 8000e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e24:	f383 8811 	msr	BASEPRI, r3
 8000e28:	f3bf 8f6f 	isb	sy
 8000e2c:	f3bf 8f4f 	dsb	sy
 8000e30:	61fb      	str	r3, [r7, #28]
    }
 8000e32:	bf00      	nop
 8000e34:	e7fe      	b.n	8000e34 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000e36:	f001 f957 	bl	80020e8 <xTaskGetSchedulerState>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d102      	bne.n	8000e46 <xQueueReceive+0x6e>
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d101      	bne.n	8000e4a <xQueueReceive+0x72>
 8000e46:	2301      	movs	r3, #1
 8000e48:	e000      	b.n	8000e4c <xQueueReceive+0x74>
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d10a      	bne.n	8000e66 <xQueueReceive+0x8e>
        __asm volatile
 8000e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e54:	f383 8811 	msr	BASEPRI, r3
 8000e58:	f3bf 8f6f 	isb	sy
 8000e5c:	f3bf 8f4f 	dsb	sy
 8000e60:	61bb      	str	r3, [r7, #24]
    }
 8000e62:	bf00      	nop
 8000e64:	e7fe      	b.n	8000e64 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000e66:	f002 f83d 	bl	8002ee4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e6e:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d02f      	beq.n	8000ed6 <xQueueReceive+0xfe>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000e76:	68b9      	ldr	r1, [r7, #8]
 8000e78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000e7a:	f000 fa7b 	bl	8001374 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8000e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e80:	4618      	mov	r0, r3
 8000e82:	f003 ff1d 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8000e86:	4604      	mov	r4, r0
 8000e88:	2000      	movs	r0, #0
 8000e8a:	f003 ff19 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8000e8e:	4602      	mov	r2, r0
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2101      	movs	r1, #1
 8000e94:	9100      	str	r1, [sp, #0]
 8000e96:	4621      	mov	r1, r4
 8000e98:	205c      	movs	r0, #92	; 0x5c
 8000e9a:	f003 f9fb 	bl	8004294 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8000e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea0:	1e5a      	subs	r2, r3, #1
 8000ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ea4:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ea8:	691b      	ldr	r3, [r3, #16]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d00f      	beq.n	8000ece <xQueueReceive+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eb0:	3310      	adds	r3, #16
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 ff78 	bl	8001da8 <xTaskRemoveFromEventList>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d007      	beq.n	8000ece <xQueueReceive+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000ebe:	4b4d      	ldr	r3, [pc, #308]	; (8000ff4 <xQueueReceive+0x21c>)
 8000ec0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	f3bf 8f4f 	dsb	sy
 8000eca:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8000ece:	f002 f839 	bl	8002f44 <vPortExitCritical>
                return pdPASS;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e08a      	b.n	8000fec <xQueueReceive+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d113      	bne.n	8000f04 <xQueueReceive+0x12c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8000edc:	f002 f832 	bl	8002f44 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8000ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f003 feec 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8000ee8:	4604      	mov	r4, r0
 8000eea:	2000      	movs	r0, #0
 8000eec:	f003 fee8 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2101      	movs	r1, #1
 8000ef6:	9100      	str	r1, [sp, #0]
 8000ef8:	4621      	mov	r1, r4
 8000efa:	205c      	movs	r0, #92	; 0x5c
 8000efc:	f003 f9ca 	bl	8004294 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8000f00:	2300      	movs	r3, #0
 8000f02:	e073      	b.n	8000fec <xQueueReceive+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d106      	bne.n	8000f18 <xQueueReceive+0x140>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000f0a:	f107 0310 	add.w	r3, r7, #16
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f000 ffb0 	bl	8001e74 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000f14:	2301      	movs	r3, #1
 8000f16:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000f18:	f002 f814 	bl	8002f44 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000f1c:	f000 fcfc 	bl	8001918 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000f20:	f001 ffe0 	bl	8002ee4 <vPortEnterCritical>
 8000f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f26:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000f2a:	b25b      	sxtb	r3, r3
 8000f2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f30:	d103      	bne.n	8000f3a <xQueueReceive+0x162>
 8000f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f34:	2200      	movs	r2, #0
 8000f36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000f40:	b25b      	sxtb	r3, r3
 8000f42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f46:	d103      	bne.n	8000f50 <xQueueReceive+0x178>
 8000f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000f50:	f001 fff8 	bl	8002f44 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000f54:	1d3a      	adds	r2, r7, #4
 8000f56:	f107 0310 	add.w	r3, r7, #16
 8000f5a:	4611      	mov	r1, r2
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f000 ff9f 	bl	8001ea0 <xTaskCheckForTimeOut>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d124      	bne.n	8000fb2 <xQueueReceive+0x1da>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000f68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000f6a:	f000 fa7b 	bl	8001464 <prvIsQueueEmpty>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d018      	beq.n	8000fa6 <xQueueReceive+0x1ce>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f76:	3324      	adds	r3, #36	; 0x24
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f000 fec1 	bl	8001d04 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8000f82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000f84:	f000 fa1c 	bl	80013c0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8000f88:	f000 fcd4 	bl	8001934 <xTaskResumeAll>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	f47f af69 	bne.w	8000e66 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8000f94:	4b17      	ldr	r3, [pc, #92]	; (8000ff4 <xQueueReceive+0x21c>)
 8000f96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	f3bf 8f4f 	dsb	sy
 8000fa0:	f3bf 8f6f 	isb	sy
 8000fa4:	e75f      	b.n	8000e66 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8000fa6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000fa8:	f000 fa0a 	bl	80013c0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000fac:	f000 fcc2 	bl	8001934 <xTaskResumeAll>
 8000fb0:	e759      	b.n	8000e66 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8000fb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000fb4:	f000 fa04 	bl	80013c0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000fb8:	f000 fcbc 	bl	8001934 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000fbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000fbe:	f000 fa51 	bl	8001464 <prvIsQueueEmpty>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	f43f af4e 	beq.w	8000e66 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8000fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f003 fe77 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8000fd2:	4604      	mov	r4, r0
 8000fd4:	2000      	movs	r0, #0
 8000fd6:	f003 fe73 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2101      	movs	r1, #1
 8000fe0:	9100      	str	r1, [sp, #0]
 8000fe2:	4621      	mov	r1, r4
 8000fe4:	205c      	movs	r0, #92	; 0x5c
 8000fe6:	f003 f955 	bl	8004294 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8000fea:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3734      	adds	r7, #52	; 0x34
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd90      	pop	{r4, r7, pc}
 8000ff4:	e000ed04 	.word	0xe000ed04

08000ff8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8000ff8:	b590      	push	{r4, r7, lr}
 8000ffa:	b091      	sub	sp, #68	; 0x44
 8000ffc:	af02      	add	r7, sp, #8
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8001002:	2300      	movs	r3, #0
 8001004:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	62fb      	str	r3, [r7, #44]	; 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 800100a:	2300      	movs	r3, #0
 800100c:	633b      	str	r3, [r7, #48]	; 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800100e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001010:	2b00      	cmp	r3, #0
 8001012:	d10a      	bne.n	800102a <xQueueSemaphoreTake+0x32>
        __asm volatile
 8001014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001018:	f383 8811 	msr	BASEPRI, r3
 800101c:	f3bf 8f6f 	isb	sy
 8001020:	f3bf 8f4f 	dsb	sy
 8001024:	623b      	str	r3, [r7, #32]
    }
 8001026:	bf00      	nop
 8001028:	e7fe      	b.n	8001028 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 800102a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800102c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102e:	2b00      	cmp	r3, #0
 8001030:	d00a      	beq.n	8001048 <xQueueSemaphoreTake+0x50>
        __asm volatile
 8001032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001036:	f383 8811 	msr	BASEPRI, r3
 800103a:	f3bf 8f6f 	isb	sy
 800103e:	f3bf 8f4f 	dsb	sy
 8001042:	61fb      	str	r3, [r7, #28]
    }
 8001044:	bf00      	nop
 8001046:	e7fe      	b.n	8001046 <xQueueSemaphoreTake+0x4e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001048:	f001 f84e 	bl	80020e8 <xTaskGetSchedulerState>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d102      	bne.n	8001058 <xQueueSemaphoreTake+0x60>
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d101      	bne.n	800105c <xQueueSemaphoreTake+0x64>
 8001058:	2301      	movs	r3, #1
 800105a:	e000      	b.n	800105e <xQueueSemaphoreTake+0x66>
 800105c:	2300      	movs	r3, #0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d10a      	bne.n	8001078 <xQueueSemaphoreTake+0x80>
        __asm volatile
 8001062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001066:	f383 8811 	msr	BASEPRI, r3
 800106a:	f3bf 8f6f 	isb	sy
 800106e:	f3bf 8f4f 	dsb	sy
 8001072:	61bb      	str	r3, [r7, #24]
    }
 8001074:	bf00      	nop
 8001076:	e7fe      	b.n	8001076 <xQueueSemaphoreTake+0x7e>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001078:	f001 ff34 	bl	8002ee4 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800107c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800107e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001080:	62bb      	str	r3, [r7, #40]	; 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8001082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001084:	2b00      	cmp	r3, #0
 8001086:	d034      	beq.n	80010f2 <xQueueSemaphoreTake+0xfa>
            {
                traceQUEUE_RECEIVE( pxQueue );
 8001088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800108a:	4618      	mov	r0, r3
 800108c:	f003 fe18 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8001090:	4604      	mov	r4, r0
 8001092:	2000      	movs	r0, #0
 8001094:	f003 fe14 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8001098:	4602      	mov	r2, r0
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	2101      	movs	r1, #1
 800109e:	9100      	str	r1, [sp, #0]
 80010a0:	4621      	mov	r1, r4
 80010a2:	205c      	movs	r0, #92	; 0x5c
 80010a4:	f003 f8f6 	bl	8004294 <SEGGER_SYSVIEW_RecordU32x4>

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80010a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010aa:	1e5a      	subs	r2, r3, #1
 80010ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010ae:	639a      	str	r2, [r3, #56]	; 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80010b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d104      	bne.n	80010c2 <xQueueSemaphoreTake+0xca>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80010b8:	f001 f9c6 	bl	8002448 <pvTaskIncrementMutexHeldCount>
 80010bc:	4602      	mov	r2, r0
 80010be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010c0:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80010c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010c4:	691b      	ldr	r3, [r3, #16]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d00f      	beq.n	80010ea <xQueueSemaphoreTake+0xf2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80010ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010cc:	3310      	adds	r3, #16
 80010ce:	4618      	mov	r0, r3
 80010d0:	f000 fe6a 	bl	8001da8 <xTaskRemoveFromEventList>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d007      	beq.n	80010ea <xQueueSemaphoreTake+0xf2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80010da:	4b64      	ldr	r3, [pc, #400]	; (800126c <xQueueSemaphoreTake+0x274>)
 80010dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	f3bf 8f4f 	dsb	sy
 80010e6:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80010ea:	f001 ff2b 	bl	8002f44 <vPortExitCritical>
                return pdPASS;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e0b7      	b.n	8001262 <xQueueSemaphoreTake+0x26a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d121      	bne.n	800113c <xQueueSemaphoreTake+0x144>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 80010f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d00a      	beq.n	8001114 <xQueueSemaphoreTake+0x11c>
        __asm volatile
 80010fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001102:	f383 8811 	msr	BASEPRI, r3
 8001106:	f3bf 8f6f 	isb	sy
 800110a:	f3bf 8f4f 	dsb	sy
 800110e:	617b      	str	r3, [r7, #20]
    }
 8001110:	bf00      	nop
 8001112:	e7fe      	b.n	8001112 <xQueueSemaphoreTake+0x11a>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8001114:	f001 ff16 	bl	8002f44 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8001118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800111a:	4618      	mov	r0, r3
 800111c:	f003 fdd0 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8001120:	4604      	mov	r4, r0
 8001122:	2000      	movs	r0, #0
 8001124:	f003 fdcc 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8001128:	4602      	mov	r2, r0
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	2101      	movs	r1, #1
 800112e:	9100      	str	r1, [sp, #0]
 8001130:	4621      	mov	r1, r4
 8001132:	205c      	movs	r0, #92	; 0x5c
 8001134:	f003 f8ae 	bl	8004294 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8001138:	2300      	movs	r3, #0
 800113a:	e092      	b.n	8001262 <xQueueSemaphoreTake+0x26a>
                }
                else if( xEntryTimeSet == pdFALSE )
 800113c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800113e:	2b00      	cmp	r3, #0
 8001140:	d106      	bne.n	8001150 <xQueueSemaphoreTake+0x158>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001142:	f107 030c 	add.w	r3, r7, #12
 8001146:	4618      	mov	r0, r3
 8001148:	f000 fe94 	bl	8001e74 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800114c:	2301      	movs	r3, #1
 800114e:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001150:	f001 fef8 	bl	8002f44 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001154:	f000 fbe0 	bl	8001918 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001158:	f001 fec4 	bl	8002ee4 <vPortEnterCritical>
 800115c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800115e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001162:	b25b      	sxtb	r3, r3
 8001164:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001168:	d103      	bne.n	8001172 <xQueueSemaphoreTake+0x17a>
 800116a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800116c:	2200      	movs	r2, #0
 800116e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001174:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001178:	b25b      	sxtb	r3, r3
 800117a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800117e:	d103      	bne.n	8001188 <xQueueSemaphoreTake+0x190>
 8001180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001182:	2200      	movs	r2, #0
 8001184:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001188:	f001 fedc 	bl	8002f44 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800118c:	463a      	mov	r2, r7
 800118e:	f107 030c 	add.w	r3, r7, #12
 8001192:	4611      	mov	r1, r2
 8001194:	4618      	mov	r0, r3
 8001196:	f000 fe83 	bl	8001ea0 <xTaskCheckForTimeOut>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d132      	bne.n	8001206 <xQueueSemaphoreTake+0x20e>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80011a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80011a2:	f000 f95f 	bl	8001464 <prvIsQueueEmpty>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d026      	beq.n	80011fa <xQueueSemaphoreTake+0x202>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80011ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d109      	bne.n	80011c8 <xQueueSemaphoreTake+0x1d0>
                        {
                            taskENTER_CRITICAL();
 80011b4:	f001 fe96 	bl	8002ee4 <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80011b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	4618      	mov	r0, r3
 80011be:	f000 ffb1 	bl	8002124 <xTaskPriorityInherit>
 80011c2:	6338      	str	r0, [r7, #48]	; 0x30
                            }
                            taskEXIT_CRITICAL();
 80011c4:	f001 febe 	bl	8002f44 <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80011c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011ca:	3324      	adds	r3, #36	; 0x24
 80011cc:	683a      	ldr	r2, [r7, #0]
 80011ce:	4611      	mov	r1, r2
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 fd97 	bl	8001d04 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80011d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80011d8:	f000 f8f2 	bl	80013c0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80011dc:	f000 fbaa 	bl	8001934 <xTaskResumeAll>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	f47f af48 	bne.w	8001078 <xQueueSemaphoreTake+0x80>
                {
                    portYIELD_WITHIN_API();
 80011e8:	4b20      	ldr	r3, [pc, #128]	; (800126c <xQueueSemaphoreTake+0x274>)
 80011ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	f3bf 8f4f 	dsb	sy
 80011f4:	f3bf 8f6f 	isb	sy
 80011f8:	e73e      	b.n	8001078 <xQueueSemaphoreTake+0x80>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 80011fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80011fc:	f000 f8e0 	bl	80013c0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001200:	f000 fb98 	bl	8001934 <xTaskResumeAll>
 8001204:	e738      	b.n	8001078 <xQueueSemaphoreTake+0x80>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8001206:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001208:	f000 f8da 	bl	80013c0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800120c:	f000 fb92 	bl	8001934 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001210:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001212:	f000 f927 	bl	8001464 <prvIsQueueEmpty>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	f43f af2d 	beq.w	8001078 <xQueueSemaphoreTake+0x80>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 800121e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001220:	2b00      	cmp	r3, #0
 8001222:	d00d      	beq.n	8001240 <xQueueSemaphoreTake+0x248>
                        {
                            taskENTER_CRITICAL();
 8001224:	f001 fe5e 	bl	8002ee4 <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8001228:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800122a:	f000 f821 	bl	8001270 <prvGetDisinheritPriorityAfterTimeout>
 800122e:	6278      	str	r0, [r7, #36]	; 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8001230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001236:	4618      	mov	r0, r3
 8001238:	f001 f86e 	bl	8002318 <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 800123c:	f001 fe82 	bl	8002f44 <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8001240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001242:	4618      	mov	r0, r3
 8001244:	f003 fd3c 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8001248:	4604      	mov	r4, r0
 800124a:	2000      	movs	r0, #0
 800124c:	f003 fd38 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 8001250:	4602      	mov	r2, r0
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	2101      	movs	r1, #1
 8001256:	9100      	str	r1, [sp, #0]
 8001258:	4621      	mov	r1, r4
 800125a:	205c      	movs	r0, #92	; 0x5c
 800125c:	f003 f81a 	bl	8004294 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8001260:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8001262:	4618      	mov	r0, r3
 8001264:	373c      	adds	r7, #60	; 0x3c
 8001266:	46bd      	mov	sp, r7
 8001268:	bd90      	pop	{r4, r7, pc}
 800126a:	bf00      	nop
 800126c:	e000ed04 	.word	0xe000ed04

08001270 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800127c:	2b00      	cmp	r3, #0
 800127e:	d006      	beq.n	800128e <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f1c3 0305 	rsb	r3, r3, #5
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	e001      	b.n	8001292 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800128e:	2300      	movs	r3, #0
 8001290:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8001292:	68fb      	ldr	r3, [r7, #12]
    }
 8001294:	4618      	mov	r0, r3
 8001296:	3714      	adds	r7, #20
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80012ac:	2300      	movs	r3, #0
 80012ae:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012b4:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d10d      	bne.n	80012da <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d14d      	bne.n	8001362 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 ffa4 	bl	8002218 <xTaskPriorityDisinherit>
 80012d0:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	2200      	movs	r2, #0
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	e043      	b.n	8001362 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d119      	bne.n	8001314 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	6858      	ldr	r0, [r3, #4]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e8:	461a      	mov	r2, r3
 80012ea:	68b9      	ldr	r1, [r7, #8]
 80012ec:	f005 fc64 	bl	8006bb8 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	685a      	ldr	r2, [r3, #4]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f8:	441a      	add	r2, r3
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	685a      	ldr	r2, [r3, #4]
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	429a      	cmp	r2, r3
 8001308:	d32b      	bcc.n	8001362 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	e026      	b.n	8001362 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	68d8      	ldr	r0, [r3, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131c:	461a      	mov	r2, r3
 800131e:	68b9      	ldr	r1, [r7, #8]
 8001320:	f005 fc4a 	bl	8006bb8 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	68da      	ldr	r2, [r3, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132c:	425b      	negs	r3, r3
 800132e:	441a      	add	r2, r3
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	68da      	ldr	r2, [r3, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	429a      	cmp	r2, r3
 800133e:	d207      	bcs.n	8001350 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	689a      	ldr	r2, [r3, #8]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001348:	425b      	negs	r3, r3
 800134a:	441a      	add	r2, r3
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2b02      	cmp	r3, #2
 8001354:	d105      	bne.n	8001362 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d002      	beq.n	8001362 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	3b01      	subs	r3, #1
 8001360:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	1c5a      	adds	r2, r3, #1
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 800136a:	697b      	ldr	r3, [r7, #20]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3718      	adds	r7, #24
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001382:	2b00      	cmp	r3, #0
 8001384:	d018      	beq.n	80013b8 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	68da      	ldr	r2, [r3, #12]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138e:	441a      	add	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	68da      	ldr	r2, [r3, #12]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	429a      	cmp	r2, r3
 800139e:	d303      	bcc.n	80013a8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	68d9      	ldr	r1, [r3, #12]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b0:	461a      	mov	r2, r3
 80013b2:	6838      	ldr	r0, [r7, #0]
 80013b4:	f005 fc00 	bl	8006bb8 <memcpy>
    }
}
 80013b8:	bf00      	nop
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}

080013c0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80013c8:	f001 fd8c 	bl	8002ee4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80013d2:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80013d4:	e011      	b.n	80013fa <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d012      	beq.n	8001404 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	3324      	adds	r3, #36	; 0x24
 80013e2:	4618      	mov	r0, r3
 80013e4:	f000 fce0 	bl	8001da8 <xTaskRemoveFromEventList>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 80013ee:	f000 fdbd 	bl	8001f6c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80013f2:	7bfb      	ldrb	r3, [r7, #15]
 80013f4:	3b01      	subs	r3, #1
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80013fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	dce9      	bgt.n	80013d6 <prvUnlockQueue+0x16>
 8001402:	e000      	b.n	8001406 <prvUnlockQueue+0x46>
                        break;
 8001404:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	22ff      	movs	r2, #255	; 0xff
 800140a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800140e:	f001 fd99 	bl	8002f44 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8001412:	f001 fd67 	bl	8002ee4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800141c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800141e:	e011      	b.n	8001444 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	691b      	ldr	r3, [r3, #16]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d012      	beq.n	800144e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3310      	adds	r3, #16
 800142c:	4618      	mov	r0, r3
 800142e:	f000 fcbb 	bl	8001da8 <xTaskRemoveFromEventList>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001438:	f000 fd98 	bl	8001f6c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800143c:	7bbb      	ldrb	r3, [r7, #14]
 800143e:	3b01      	subs	r3, #1
 8001440:	b2db      	uxtb	r3, r3
 8001442:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001444:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001448:	2b00      	cmp	r3, #0
 800144a:	dce9      	bgt.n	8001420 <prvUnlockQueue+0x60>
 800144c:	e000      	b.n	8001450 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800144e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	22ff      	movs	r2, #255	; 0xff
 8001454:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8001458:	f001 fd74 	bl	8002f44 <vPortExitCritical>
}
 800145c:	bf00      	nop
 800145e:	3710      	adds	r7, #16
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}

08001464 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800146c:	f001 fd3a 	bl	8002ee4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001474:	2b00      	cmp	r3, #0
 8001476:	d102      	bne.n	800147e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001478:	2301      	movs	r3, #1
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	e001      	b.n	8001482 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001482:	f001 fd5f 	bl	8002f44 <vPortExitCritical>

    return xReturn;
 8001486:	68fb      	ldr	r3, [r7, #12]
}
 8001488:	4618      	mov	r0, r3
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001498:	f001 fd24 	bl	8002ee4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d102      	bne.n	80014ae <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80014a8:	2301      	movs	r3, #1
 80014aa:	60fb      	str	r3, [r7, #12]
 80014ac:	e001      	b.n	80014b2 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80014ae:	2300      	movs	r3, #0
 80014b0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80014b2:	f001 fd47 	bl	8002f44 <vPortExitCritical>

    return xReturn;
 80014b6:	68fb      	ldr	r3, [r7, #12]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	e01e      	b.n	800150e <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80014d0:	4a13      	ldr	r2, [pc, #76]	; (8001520 <vQueueAddToRegistry+0x60>)
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d115      	bne.n	8001508 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80014dc:	4910      	ldr	r1, [pc, #64]	; (8001520 <vQueueAddToRegistry+0x60>)
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	683a      	ldr	r2, [r7, #0]
 80014e2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 80014e6:	4a0e      	ldr	r2, [pc, #56]	; (8001520 <vQueueAddToRegistry+0x60>)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	00db      	lsls	r3, r3, #3
 80014ec:	4413      	add	r3, r2
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f003 fbe3 	bl	8004cc0 <SEGGER_SYSVIEW_ShrinkId>
 80014fa:	4601      	mov	r1, r0
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	461a      	mov	r2, r3
 8001500:	2071      	movs	r0, #113	; 0x71
 8001502:	f002 fdf7 	bl	80040f4 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8001506:	e006      	b.n	8001516 <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	3301      	adds	r3, #1
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2b07      	cmp	r3, #7
 8001512:	d9dd      	bls.n	80014d0 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8001514:	bf00      	nop
 8001516:	bf00      	nop
 8001518:	3710      	adds	r7, #16
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20000030 	.word	0x20000030

08001524 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8001524:	b580      	push	{r7, lr}
 8001526:	b086      	sub	sp, #24
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8001534:	f001 fcd6 	bl	8002ee4 <vPortEnterCritical>
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800153e:	b25b      	sxtb	r3, r3
 8001540:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001544:	d103      	bne.n	800154e <vQueueWaitForMessageRestricted+0x2a>
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	2200      	movs	r2, #0
 800154a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001554:	b25b      	sxtb	r3, r3
 8001556:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800155a:	d103      	bne.n	8001564 <vQueueWaitForMessageRestricted+0x40>
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	2200      	movs	r2, #0
 8001560:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001564:	f001 fcee 	bl	8002f44 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800156c:	2b00      	cmp	r3, #0
 800156e:	d106      	bne.n	800157e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	3324      	adds	r3, #36	; 0x24
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	68b9      	ldr	r1, [r7, #8]
 8001578:	4618      	mov	r0, r3
 800157a:	f000 fbe7 	bl	8001d4c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800157e:	6978      	ldr	r0, [r7, #20]
 8001580:	f7ff ff1e 	bl	80013c0 <prvUnlockQueue>
    }
 8001584:	bf00      	nop
 8001586:	3718      	adds	r7, #24
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800158c:	b580      	push	{r7, lr}
 800158e:	b08c      	sub	sp, #48	; 0x30
 8001590:	af04      	add	r7, sp, #16
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	603b      	str	r3, [r7, #0]
 8001598:	4613      	mov	r3, r2
 800159a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800159c:	88fb      	ldrh	r3, [r7, #6]
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	4618      	mov	r0, r3
 80015a2:	f001 fdcb 	bl	800313c <pvPortMalloc>
 80015a6:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d00e      	beq.n	80015cc <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80015ae:	2058      	movs	r0, #88	; 0x58
 80015b0:	f001 fdc4 	bl	800313c <pvPortMalloc>
 80015b4:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d003      	beq.n	80015c4 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	697a      	ldr	r2, [r7, #20]
 80015c0:	631a      	str	r2, [r3, #48]	; 0x30
 80015c2:	e005      	b.n	80015d0 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80015c4:	6978      	ldr	r0, [r7, #20]
 80015c6:	f001 fe99 	bl	80032fc <vPortFree>
 80015ca:	e001      	b.n	80015d0 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d013      	beq.n	80015fe <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80015d6:	88fa      	ldrh	r2, [r7, #6]
 80015d8:	2300      	movs	r3, #0
 80015da:	9303      	str	r3, [sp, #12]
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	9302      	str	r3, [sp, #8]
 80015e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015e2:	9301      	str	r3, [sp, #4]
 80015e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015e6:	9300      	str	r3, [sp, #0]
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	68f8      	ldr	r0, [r7, #12]
 80015ee:	f000 f80e 	bl	800160e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80015f2:	69f8      	ldr	r0, [r7, #28]
 80015f4:	f000 f8a2 	bl	800173c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80015f8:	2301      	movs	r3, #1
 80015fa:	61bb      	str	r3, [r7, #24]
 80015fc:	e002      	b.n	8001604 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80015fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001602:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001604:	69bb      	ldr	r3, [r7, #24]
    }
 8001606:	4618      	mov	r0, r3
 8001608:	3720      	adds	r7, #32
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800160e:	b580      	push	{r7, lr}
 8001610:	b088      	sub	sp, #32
 8001612:	af00      	add	r7, sp, #0
 8001614:	60f8      	str	r0, [r7, #12]
 8001616:	60b9      	str	r1, [r7, #8]
 8001618:	607a      	str	r2, [r7, #4]
 800161a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800161c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800161e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	461a      	mov	r2, r3
 8001626:	21a5      	movs	r1, #165	; 0xa5
 8001628:	f005 fad4 	bl	8006bd4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800162c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800162e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001636:	3b01      	subs	r3, #1
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	4413      	add	r3, r2
 800163c:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	f023 0307 	bic.w	r3, r3, #7
 8001644:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	f003 0307 	and.w	r3, r3, #7
 800164c:	2b00      	cmp	r3, #0
 800164e:	d00a      	beq.n	8001666 <prvInitialiseNewTask+0x58>
        __asm volatile
 8001650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001654:	f383 8811 	msr	BASEPRI, r3
 8001658:	f3bf 8f6f 	isb	sy
 800165c:	f3bf 8f4f 	dsb	sy
 8001660:	617b      	str	r3, [r7, #20]
    }
 8001662:	bf00      	nop
 8001664:	e7fe      	b.n	8001664 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d01f      	beq.n	80016ac <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800166c:	2300      	movs	r3, #0
 800166e:	61fb      	str	r3, [r7, #28]
 8001670:	e012      	b.n	8001698 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001672:	68ba      	ldr	r2, [r7, #8]
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	4413      	add	r3, r2
 8001678:	7819      	ldrb	r1, [r3, #0]
 800167a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	4413      	add	r3, r2
 8001680:	3334      	adds	r3, #52	; 0x34
 8001682:	460a      	mov	r2, r1
 8001684:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001686:	68ba      	ldr	r2, [r7, #8]
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	4413      	add	r3, r2
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d006      	beq.n	80016a0 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	3301      	adds	r3, #1
 8001696:	61fb      	str	r3, [r7, #28]
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	2b09      	cmp	r3, #9
 800169c:	d9e9      	bls.n	8001672 <prvInitialiseNewTask+0x64>
 800169e:	e000      	b.n	80016a2 <prvInitialiseNewTask+0x94>
            {
                break;
 80016a0:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80016a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80016aa:	e003      	b.n	80016b4 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80016ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016ae:	2200      	movs	r2, #0
 80016b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80016b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016b6:	2b04      	cmp	r3, #4
 80016b8:	d901      	bls.n	80016be <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80016ba:	2304      	movs	r3, #4
 80016bc:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80016be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80016c2:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80016c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80016c8:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80016ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016cc:	2200      	movs	r2, #0
 80016ce:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80016d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016d2:	3304      	adds	r3, #4
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7fe ff67 	bl	80005a8 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80016da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016dc:	3318      	adds	r3, #24
 80016de:	4618      	mov	r0, r3
 80016e0:	f7fe ff62 	bl	80005a8 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80016e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80016e8:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016ec:	f1c3 0205 	rsb	r2, r3, #5
 80016f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016f2:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80016f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80016f8:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80016fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016fc:	3350      	adds	r3, #80	; 0x50
 80016fe:	2204      	movs	r2, #4
 8001700:	2100      	movs	r1, #0
 8001702:	4618      	mov	r0, r3
 8001704:	f005 fa66 	bl	8006bd4 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8001708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800170a:	3354      	adds	r3, #84	; 0x54
 800170c:	2201      	movs	r2, #1
 800170e:	2100      	movs	r1, #0
 8001710:	4618      	mov	r0, r3
 8001712:	f005 fa5f 	bl	8006bd4 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001716:	683a      	ldr	r2, [r7, #0]
 8001718:	68f9      	ldr	r1, [r7, #12]
 800171a:	69b8      	ldr	r0, [r7, #24]
 800171c:	f001 fa32 	bl	8002b84 <pxPortInitialiseStack>
 8001720:	4602      	mov	r2, r0
 8001722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001724:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8001726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001728:	2b00      	cmp	r3, #0
 800172a:	d002      	beq.n	8001732 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800172c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800172e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001730:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001732:	bf00      	nop
 8001734:	3720      	adds	r7, #32
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800173c:	b5b0      	push	{r4, r5, r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af02      	add	r7, sp, #8
 8001742:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001744:	f001 fbce 	bl	8002ee4 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001748:	4b3b      	ldr	r3, [pc, #236]	; (8001838 <prvAddNewTaskToReadyList+0xfc>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	3301      	adds	r3, #1
 800174e:	4a3a      	ldr	r2, [pc, #232]	; (8001838 <prvAddNewTaskToReadyList+0xfc>)
 8001750:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8001752:	4b3a      	ldr	r3, [pc, #232]	; (800183c <prvAddNewTaskToReadyList+0x100>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d109      	bne.n	800176e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800175a:	4a38      	ldr	r2, [pc, #224]	; (800183c <prvAddNewTaskToReadyList+0x100>)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001760:	4b35      	ldr	r3, [pc, #212]	; (8001838 <prvAddNewTaskToReadyList+0xfc>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d110      	bne.n	800178a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001768:	f000 fc24 	bl	8001fb4 <prvInitialiseTaskLists>
 800176c:	e00d      	b.n	800178a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800176e:	4b34      	ldr	r3, [pc, #208]	; (8001840 <prvAddNewTaskToReadyList+0x104>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d109      	bne.n	800178a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001776:	4b31      	ldr	r3, [pc, #196]	; (800183c <prvAddNewTaskToReadyList+0x100>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001780:	429a      	cmp	r2, r3
 8001782:	d802      	bhi.n	800178a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001784:	4a2d      	ldr	r2, [pc, #180]	; (800183c <prvAddNewTaskToReadyList+0x100>)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800178a:	4b2e      	ldr	r3, [pc, #184]	; (8001844 <prvAddNewTaskToReadyList+0x108>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	3301      	adds	r3, #1
 8001790:	4a2c      	ldr	r2, [pc, #176]	; (8001844 <prvAddNewTaskToReadyList+0x108>)
 8001792:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001794:	4b2b      	ldr	r3, [pc, #172]	; (8001844 <prvAddNewTaskToReadyList+0x108>)
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d016      	beq.n	80017d0 <prvAddNewTaskToReadyList+0x94>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f003 f965 	bl	8004a74 <SEGGER_SYSVIEW_OnTaskCreate>
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	461d      	mov	r5, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	461c      	mov	r4, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	1ae3      	subs	r3, r4, r3
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	462b      	mov	r3, r5
 80017cc:	f001 ff64 	bl	8003698 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f003 f9d2 	bl	8004b7c <SEGGER_SYSVIEW_OnTaskStartReady>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017dc:	2201      	movs	r2, #1
 80017de:	409a      	lsls	r2, r3
 80017e0:	4b19      	ldr	r3, [pc, #100]	; (8001848 <prvAddNewTaskToReadyList+0x10c>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	4a18      	ldr	r2, [pc, #96]	; (8001848 <prvAddNewTaskToReadyList+0x10c>)
 80017e8:	6013      	str	r3, [r2, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017ee:	4613      	mov	r3, r2
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	4413      	add	r3, r2
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	4a15      	ldr	r2, [pc, #84]	; (800184c <prvAddNewTaskToReadyList+0x110>)
 80017f8:	441a      	add	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	3304      	adds	r3, #4
 80017fe:	4619      	mov	r1, r3
 8001800:	4610      	mov	r0, r2
 8001802:	f7fe fede 	bl	80005c2 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8001806:	f001 fb9d 	bl	8002f44 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800180a:	4b0d      	ldr	r3, [pc, #52]	; (8001840 <prvAddNewTaskToReadyList+0x104>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d00e      	beq.n	8001830 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001812:	4b0a      	ldr	r3, [pc, #40]	; (800183c <prvAddNewTaskToReadyList+0x100>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800181c:	429a      	cmp	r2, r3
 800181e:	d207      	bcs.n	8001830 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8001820:	4b0b      	ldr	r3, [pc, #44]	; (8001850 <prvAddNewTaskToReadyList+0x114>)
 8001822:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	f3bf 8f4f 	dsb	sy
 800182c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001830:	bf00      	nop
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bdb0      	pop	{r4, r5, r7, pc}
 8001838:	20000148 	.word	0x20000148
 800183c:	20000070 	.word	0x20000070
 8001840:	20000154 	.word	0x20000154
 8001844:	20000164 	.word	0x20000164
 8001848:	20000150 	.word	0x20000150
 800184c:	20000074 	.word	0x20000074
 8001850:	e000ed04 	.word	0xe000ed04

08001854 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800185a:	4b27      	ldr	r3, [pc, #156]	; (80018f8 <vTaskStartScheduler+0xa4>)
 800185c:	9301      	str	r3, [sp, #4]
 800185e:	2300      	movs	r3, #0
 8001860:	9300      	str	r3, [sp, #0]
 8001862:	2300      	movs	r3, #0
 8001864:	2282      	movs	r2, #130	; 0x82
 8001866:	4925      	ldr	r1, [pc, #148]	; (80018fc <vTaskStartScheduler+0xa8>)
 8001868:	4825      	ldr	r0, [pc, #148]	; (8001900 <vTaskStartScheduler+0xac>)
 800186a:	f7ff fe8f 	bl	800158c <xTaskCreate>
 800186e:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	2b01      	cmp	r3, #1
 8001874:	d102      	bne.n	800187c <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8001876:	f000 fe73 	bl	8002560 <xTimerCreateTimerTask>
 800187a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2b01      	cmp	r3, #1
 8001880:	d124      	bne.n	80018cc <vTaskStartScheduler+0x78>
        __asm volatile
 8001882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001886:	f383 8811 	msr	BASEPRI, r3
 800188a:	f3bf 8f6f 	isb	sy
 800188e:	f3bf 8f4f 	dsb	sy
 8001892:	60bb      	str	r3, [r7, #8]
    }
 8001894:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8001896:	4b1b      	ldr	r3, [pc, #108]	; (8001904 <vTaskStartScheduler+0xb0>)
 8001898:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800189c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800189e:	4b1a      	ldr	r3, [pc, #104]	; (8001908 <vTaskStartScheduler+0xb4>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80018a4:	4b19      	ldr	r3, [pc, #100]	; (800190c <vTaskStartScheduler+0xb8>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80018aa:	4b19      	ldr	r3, [pc, #100]	; (8001910 <vTaskStartScheduler+0xbc>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	4b12      	ldr	r3, [pc, #72]	; (80018f8 <vTaskStartScheduler+0xa4>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d102      	bne.n	80018bc <vTaskStartScheduler+0x68>
 80018b6:	f003 f8c1 	bl	8004a3c <SEGGER_SYSVIEW_OnIdle>
 80018ba:	e004      	b.n	80018c6 <vTaskStartScheduler+0x72>
 80018bc:	4b14      	ldr	r3, [pc, #80]	; (8001910 <vTaskStartScheduler+0xbc>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f003 f919 	bl	8004af8 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80018c6:	f001 f9ed 	bl	8002ca4 <xPortStartScheduler>
 80018ca:	e00e      	b.n	80018ea <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018d2:	d10a      	bne.n	80018ea <vTaskStartScheduler+0x96>
        __asm volatile
 80018d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018d8:	f383 8811 	msr	BASEPRI, r3
 80018dc:	f3bf 8f6f 	isb	sy
 80018e0:	f3bf 8f4f 	dsb	sy
 80018e4:	607b      	str	r3, [r7, #4]
    }
 80018e6:	bf00      	nop
 80018e8:	e7fe      	b.n	80018e8 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80018ea:	4b0a      	ldr	r3, [pc, #40]	; (8001914 <vTaskStartScheduler+0xc0>)
 80018ec:	681b      	ldr	r3, [r3, #0]
}
 80018ee:	bf00      	nop
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	2000016c 	.word	0x2000016c
 80018fc:	08006bfc 	.word	0x08006bfc
 8001900:	08001f85 	.word	0x08001f85
 8001904:	20000168 	.word	0x20000168
 8001908:	20000154 	.word	0x20000154
 800190c:	2000014c 	.word	0x2000014c
 8001910:	20000070 	.word	0x20000070
 8001914:	20000000 	.word	0x20000000

08001918 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800191c:	4b04      	ldr	r3, [pc, #16]	; (8001930 <vTaskSuspendAll+0x18>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	3301      	adds	r3, #1
 8001922:	4a03      	ldr	r2, [pc, #12]	; (8001930 <vTaskSuspendAll+0x18>)
 8001924:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8001926:	bf00      	nop
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr
 8001930:	20000170 	.word	0x20000170

08001934 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800193e:	2300      	movs	r3, #0
 8001940:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8001942:	4b43      	ldr	r3, [pc, #268]	; (8001a50 <xTaskResumeAll+0x11c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d10a      	bne.n	8001960 <xTaskResumeAll+0x2c>
        __asm volatile
 800194a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800194e:	f383 8811 	msr	BASEPRI, r3
 8001952:	f3bf 8f6f 	isb	sy
 8001956:	f3bf 8f4f 	dsb	sy
 800195a:	603b      	str	r3, [r7, #0]
    }
 800195c:	bf00      	nop
 800195e:	e7fe      	b.n	800195e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001960:	f001 fac0 	bl	8002ee4 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8001964:	4b3a      	ldr	r3, [pc, #232]	; (8001a50 <xTaskResumeAll+0x11c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	3b01      	subs	r3, #1
 800196a:	4a39      	ldr	r2, [pc, #228]	; (8001a50 <xTaskResumeAll+0x11c>)
 800196c:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800196e:	4b38      	ldr	r3, [pc, #224]	; (8001a50 <xTaskResumeAll+0x11c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d165      	bne.n	8001a42 <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001976:	4b37      	ldr	r3, [pc, #220]	; (8001a54 <xTaskResumeAll+0x120>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d061      	beq.n	8001a42 <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800197e:	e032      	b.n	80019e6 <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001980:	4b35      	ldr	r3, [pc, #212]	; (8001a58 <xTaskResumeAll+0x124>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	68db      	ldr	r3, [r3, #12]
 8001986:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	3318      	adds	r3, #24
 800198c:	4618      	mov	r0, r3
 800198e:	f7fe fe75 	bl	800067c <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	3304      	adds	r3, #4
 8001996:	4618      	mov	r0, r3
 8001998:	f7fe fe70 	bl	800067c <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	4618      	mov	r0, r3
 80019a0:	f003 f8ec 	bl	8004b7c <SEGGER_SYSVIEW_OnTaskStartReady>
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019a8:	2201      	movs	r2, #1
 80019aa:	409a      	lsls	r2, r3
 80019ac:	4b2b      	ldr	r3, [pc, #172]	; (8001a5c <xTaskResumeAll+0x128>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	4a2a      	ldr	r2, [pc, #168]	; (8001a5c <xTaskResumeAll+0x128>)
 80019b4:	6013      	str	r3, [r2, #0]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019ba:	4613      	mov	r3, r2
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	4413      	add	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4a27      	ldr	r2, [pc, #156]	; (8001a60 <xTaskResumeAll+0x12c>)
 80019c4:	441a      	add	r2, r3
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	3304      	adds	r3, #4
 80019ca:	4619      	mov	r1, r3
 80019cc:	4610      	mov	r0, r2
 80019ce:	f7fe fdf8 	bl	80005c2 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019d6:	4b23      	ldr	r3, [pc, #140]	; (8001a64 <xTaskResumeAll+0x130>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019dc:	429a      	cmp	r2, r3
 80019de:	d302      	bcc.n	80019e6 <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 80019e0:	4b21      	ldr	r3, [pc, #132]	; (8001a68 <xTaskResumeAll+0x134>)
 80019e2:	2201      	movs	r2, #1
 80019e4:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80019e6:	4b1c      	ldr	r3, [pc, #112]	; (8001a58 <xTaskResumeAll+0x124>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d1c8      	bne.n	8001980 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80019f4:	f000 fb5c 	bl	80020b0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80019f8:	4b1c      	ldr	r3, [pc, #112]	; (8001a6c <xTaskResumeAll+0x138>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d010      	beq.n	8001a26 <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001a04:	f000 f858 	bl	8001ab8 <xTaskIncrementTick>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d002      	beq.n	8001a14 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 8001a0e:	4b16      	ldr	r3, [pc, #88]	; (8001a68 <xTaskResumeAll+0x134>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	3b01      	subs	r3, #1
 8001a18:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d1f1      	bne.n	8001a04 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8001a20:	4b12      	ldr	r3, [pc, #72]	; (8001a6c <xTaskResumeAll+0x138>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001a26:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <xTaskResumeAll+0x134>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d009      	beq.n	8001a42 <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8001a32:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <xTaskResumeAll+0x13c>)
 8001a34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	f3bf 8f4f 	dsb	sy
 8001a3e:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001a42:	f001 fa7f 	bl	8002f44 <vPortExitCritical>

    return xAlreadyYielded;
 8001a46:	68bb      	ldr	r3, [r7, #8]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	20000170 	.word	0x20000170
 8001a54:	20000148 	.word	0x20000148
 8001a58:	20000108 	.word	0x20000108
 8001a5c:	20000150 	.word	0x20000150
 8001a60:	20000074 	.word	0x20000074
 8001a64:	20000070 	.word	0x20000070
 8001a68:	2000015c 	.word	0x2000015c
 8001a6c:	20000158 	.word	0x20000158
 8001a70:	e000ed04 	.word	0xe000ed04

08001a74 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8001a7a:	4b05      	ldr	r3, [pc, #20]	; (8001a90 <xTaskGetTickCount+0x1c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8001a80:	687b      	ldr	r3, [r7, #4]
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	2000014c 	.word	0x2000014c

08001a94 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001a9a:	f001 fb0f 	bl	80030bc <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8001aa2:	4b04      	ldr	r3, [pc, #16]	; (8001ab4 <xTaskGetTickCountFromISR+0x20>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8001aa8:	683b      	ldr	r3, [r7, #0]
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	2000014c 	.word	0x2000014c

08001ab8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001ac2:	4b50      	ldr	r3, [pc, #320]	; (8001c04 <xTaskIncrementTick+0x14c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	f040 8092 	bne.w	8001bf0 <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001acc:	4b4e      	ldr	r3, [pc, #312]	; (8001c08 <xTaskIncrementTick+0x150>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001ad4:	4a4c      	ldr	r2, [pc, #304]	; (8001c08 <xTaskIncrementTick+0x150>)
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d120      	bne.n	8001b22 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8001ae0:	4b4a      	ldr	r3, [pc, #296]	; (8001c0c <xTaskIncrementTick+0x154>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d00a      	beq.n	8001b00 <xTaskIncrementTick+0x48>
        __asm volatile
 8001aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001aee:	f383 8811 	msr	BASEPRI, r3
 8001af2:	f3bf 8f6f 	isb	sy
 8001af6:	f3bf 8f4f 	dsb	sy
 8001afa:	603b      	str	r3, [r7, #0]
    }
 8001afc:	bf00      	nop
 8001afe:	e7fe      	b.n	8001afe <xTaskIncrementTick+0x46>
 8001b00:	4b42      	ldr	r3, [pc, #264]	; (8001c0c <xTaskIncrementTick+0x154>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	4b42      	ldr	r3, [pc, #264]	; (8001c10 <xTaskIncrementTick+0x158>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a40      	ldr	r2, [pc, #256]	; (8001c0c <xTaskIncrementTick+0x154>)
 8001b0c:	6013      	str	r3, [r2, #0]
 8001b0e:	4a40      	ldr	r2, [pc, #256]	; (8001c10 <xTaskIncrementTick+0x158>)
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	6013      	str	r3, [r2, #0]
 8001b14:	4b3f      	ldr	r3, [pc, #252]	; (8001c14 <xTaskIncrementTick+0x15c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	4a3e      	ldr	r2, [pc, #248]	; (8001c14 <xTaskIncrementTick+0x15c>)
 8001b1c:	6013      	str	r3, [r2, #0]
 8001b1e:	f000 fac7 	bl	80020b0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8001b22:	4b3d      	ldr	r3, [pc, #244]	; (8001c18 <xTaskIncrementTick+0x160>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d34c      	bcc.n	8001bc6 <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001b2c:	4b37      	ldr	r3, [pc, #220]	; (8001c0c <xTaskIncrementTick+0x154>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d104      	bne.n	8001b40 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b36:	4b38      	ldr	r3, [pc, #224]	; (8001c18 <xTaskIncrementTick+0x160>)
 8001b38:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001b3c:	601a      	str	r2, [r3, #0]
                    break;
 8001b3e:	e042      	b.n	8001bc6 <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001b40:	4b32      	ldr	r3, [pc, #200]	; (8001c0c <xTaskIncrementTick+0x154>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d203      	bcs.n	8001b60 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001b58:	4a2f      	ldr	r2, [pc, #188]	; (8001c18 <xTaskIncrementTick+0x160>)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001b5e:	e032      	b.n	8001bc6 <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	3304      	adds	r3, #4
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7fe fd89 	bl	800067c <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d004      	beq.n	8001b7c <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	3318      	adds	r3, #24
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7fe fd80 	bl	800067c <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f002 fffc 	bl	8004b7c <SEGGER_SYSVIEW_OnTaskStartReady>
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b88:	2201      	movs	r2, #1
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	4b23      	ldr	r3, [pc, #140]	; (8001c1c <xTaskIncrementTick+0x164>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	4a22      	ldr	r2, [pc, #136]	; (8001c1c <xTaskIncrementTick+0x164>)
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	4413      	add	r3, r2
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	4a1f      	ldr	r2, [pc, #124]	; (8001c20 <xTaskIncrementTick+0x168>)
 8001ba4:	441a      	add	r2, r3
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	3304      	adds	r3, #4
 8001baa:	4619      	mov	r1, r3
 8001bac:	4610      	mov	r0, r2
 8001bae:	f7fe fd08 	bl	80005c2 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bb6:	4b1b      	ldr	r3, [pc, #108]	; (8001c24 <xTaskIncrementTick+0x16c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d3b5      	bcc.n	8001b2c <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001bc4:	e7b2      	b.n	8001b2c <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001bc6:	4b17      	ldr	r3, [pc, #92]	; (8001c24 <xTaskIncrementTick+0x16c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bcc:	4914      	ldr	r1, [pc, #80]	; (8001c20 <xTaskIncrementTick+0x168>)
 8001bce:	4613      	mov	r3, r2
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	4413      	add	r3, r2
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	440b      	add	r3, r1
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d901      	bls.n	8001be2 <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 8001bde:	2301      	movs	r3, #1
 8001be0:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8001be2:	4b11      	ldr	r3, [pc, #68]	; (8001c28 <xTaskIncrementTick+0x170>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d007      	beq.n	8001bfa <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 8001bea:	2301      	movs	r3, #1
 8001bec:	617b      	str	r3, [r7, #20]
 8001bee:	e004      	b.n	8001bfa <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001bf0:	4b0e      	ldr	r3, [pc, #56]	; (8001c2c <xTaskIncrementTick+0x174>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	4a0d      	ldr	r2, [pc, #52]	; (8001c2c <xTaskIncrementTick+0x174>)
 8001bf8:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8001bfa:	697b      	ldr	r3, [r7, #20]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3718      	adds	r7, #24
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20000170 	.word	0x20000170
 8001c08:	2000014c 	.word	0x2000014c
 8001c0c:	20000100 	.word	0x20000100
 8001c10:	20000104 	.word	0x20000104
 8001c14:	20000160 	.word	0x20000160
 8001c18:	20000168 	.word	0x20000168
 8001c1c:	20000150 	.word	0x20000150
 8001c20:	20000074 	.word	0x20000074
 8001c24:	20000070 	.word	0x20000070
 8001c28:	2000015c 	.word	0x2000015c
 8001c2c:	20000158 	.word	0x20000158

08001c30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001c36:	4b2d      	ldr	r3, [pc, #180]	; (8001cec <vTaskSwitchContext+0xbc>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8001c3e:	4b2c      	ldr	r3, [pc, #176]	; (8001cf0 <vTaskSwitchContext+0xc0>)
 8001c40:	2201      	movs	r2, #1
 8001c42:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8001c44:	e04d      	b.n	8001ce2 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8001c46:	4b2a      	ldr	r3, [pc, #168]	; (8001cf0 <vTaskSwitchContext+0xc0>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001c4c:	4b29      	ldr	r3, [pc, #164]	; (8001cf4 <vTaskSwitchContext+0xc4>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	fab3 f383 	clz	r3, r3
 8001c58:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8001c5a:	7afb      	ldrb	r3, [r7, #11]
 8001c5c:	f1c3 031f 	rsb	r3, r3, #31
 8001c60:	617b      	str	r3, [r7, #20]
 8001c62:	4925      	ldr	r1, [pc, #148]	; (8001cf8 <vTaskSwitchContext+0xc8>)
 8001c64:	697a      	ldr	r2, [r7, #20]
 8001c66:	4613      	mov	r3, r2
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	4413      	add	r3, r2
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	440b      	add	r3, r1
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d10a      	bne.n	8001c8c <vTaskSwitchContext+0x5c>
        __asm volatile
 8001c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c7a:	f383 8811 	msr	BASEPRI, r3
 8001c7e:	f3bf 8f6f 	isb	sy
 8001c82:	f3bf 8f4f 	dsb	sy
 8001c86:	607b      	str	r3, [r7, #4]
    }
 8001c88:	bf00      	nop
 8001c8a:	e7fe      	b.n	8001c8a <vTaskSwitchContext+0x5a>
 8001c8c:	697a      	ldr	r2, [r7, #20]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4413      	add	r3, r2
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	4a18      	ldr	r2, [pc, #96]	; (8001cf8 <vTaskSwitchContext+0xc8>)
 8001c98:	4413      	add	r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	685a      	ldr	r2, [r3, #4]
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	605a      	str	r2, [r3, #4]
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	685a      	ldr	r2, [r3, #4]
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	3308      	adds	r3, #8
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d104      	bne.n	8001cbc <vTaskSwitchContext+0x8c>
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	685a      	ldr	r2, [r3, #4]
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	605a      	str	r2, [r3, #4]
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	4a0e      	ldr	r2, [pc, #56]	; (8001cfc <vTaskSwitchContext+0xcc>)
 8001cc4:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8001cc6:	4b0d      	ldr	r3, [pc, #52]	; (8001cfc <vTaskSwitchContext+0xcc>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	4b0d      	ldr	r3, [pc, #52]	; (8001d00 <vTaskSwitchContext+0xd0>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d102      	bne.n	8001cd8 <vTaskSwitchContext+0xa8>
 8001cd2:	f002 feb3 	bl	8004a3c <SEGGER_SYSVIEW_OnIdle>
}
 8001cd6:	e004      	b.n	8001ce2 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8001cd8:	4b08      	ldr	r3, [pc, #32]	; (8001cfc <vTaskSwitchContext+0xcc>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f002 ff0b 	bl	8004af8 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8001ce2:	bf00      	nop
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000170 	.word	0x20000170
 8001cf0:	2000015c 	.word	0x2000015c
 8001cf4:	20000150 	.word	0x20000150
 8001cf8:	20000074 	.word	0x20000074
 8001cfc:	20000070 	.word	0x20000070
 8001d00:	2000016c 	.word	0x2000016c

08001d04 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d10a      	bne.n	8001d2a <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8001d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d18:	f383 8811 	msr	BASEPRI, r3
 8001d1c:	f3bf 8f6f 	isb	sy
 8001d20:	f3bf 8f4f 	dsb	sy
 8001d24:	60fb      	str	r3, [r7, #12]
    }
 8001d26:	bf00      	nop
 8001d28:	e7fe      	b.n	8001d28 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001d2a:	4b07      	ldr	r3, [pc, #28]	; (8001d48 <vTaskPlaceOnEventList+0x44>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	3318      	adds	r3, #24
 8001d30:	4619      	mov	r1, r3
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f7fe fc69 	bl	800060a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001d38:	2101      	movs	r1, #1
 8001d3a:	6838      	ldr	r0, [r7, #0]
 8001d3c:	f000 fb98 	bl	8002470 <prvAddCurrentTaskToDelayedList>
}
 8001d40:	bf00      	nop
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	20000070 	.word	0x20000070

08001d4c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d10a      	bne.n	8001d74 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8001d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d62:	f383 8811 	msr	BASEPRI, r3
 8001d66:	f3bf 8f6f 	isb	sy
 8001d6a:	f3bf 8f4f 	dsb	sy
 8001d6e:	617b      	str	r3, [r7, #20]
    }
 8001d70:	bf00      	nop
 8001d72:	e7fe      	b.n	8001d72 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001d74:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <vTaskPlaceOnEventListRestricted+0x58>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	3318      	adds	r3, #24
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	68f8      	ldr	r0, [r7, #12]
 8001d7e:	f7fe fc20 	bl	80005c2 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d002      	beq.n	8001d8e <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8001d88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d8c:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8001d8e:	2024      	movs	r0, #36	; 0x24
 8001d90:	f002 f956 	bl	8004040 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001d94:	6879      	ldr	r1, [r7, #4]
 8001d96:	68b8      	ldr	r0, [r7, #8]
 8001d98:	f000 fb6a 	bl	8002470 <prvAddCurrentTaskToDelayedList>
    }
 8001d9c:	bf00      	nop
 8001d9e:	3718      	adds	r7, #24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000070 	.word	0x20000070

08001da8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d10a      	bne.n	8001dd4 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8001dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dc2:	f383 8811 	msr	BASEPRI, r3
 8001dc6:	f3bf 8f6f 	isb	sy
 8001dca:	f3bf 8f4f 	dsb	sy
 8001dce:	60fb      	str	r3, [r7, #12]
    }
 8001dd0:	bf00      	nop
 8001dd2:	e7fe      	b.n	8001dd2 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	3318      	adds	r3, #24
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7fe fc4f 	bl	800067c <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001dde:	4b1f      	ldr	r3, [pc, #124]	; (8001e5c <xTaskRemoveFromEventList+0xb4>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d120      	bne.n	8001e28 <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	3304      	adds	r3, #4
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7fe fc46 	bl	800067c <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f002 fec2 	bl	8004b7c <SEGGER_SYSVIEW_OnTaskStartReady>
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	409a      	lsls	r2, r3
 8001e00:	4b17      	ldr	r3, [pc, #92]	; (8001e60 <xTaskRemoveFromEventList+0xb8>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	4a16      	ldr	r2, [pc, #88]	; (8001e60 <xTaskRemoveFromEventList+0xb8>)
 8001e08:	6013      	str	r3, [r2, #0]
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e0e:	4613      	mov	r3, r2
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	4413      	add	r3, r2
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	4a13      	ldr	r2, [pc, #76]	; (8001e64 <xTaskRemoveFromEventList+0xbc>)
 8001e18:	441a      	add	r2, r3
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	3304      	adds	r3, #4
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4610      	mov	r0, r2
 8001e22:	f7fe fbce 	bl	80005c2 <vListInsertEnd>
 8001e26:	e005      	b.n	8001e34 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	3318      	adds	r3, #24
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	480e      	ldr	r0, [pc, #56]	; (8001e68 <xTaskRemoveFromEventList+0xc0>)
 8001e30:	f7fe fbc7 	bl	80005c2 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e38:	4b0c      	ldr	r3, [pc, #48]	; (8001e6c <xTaskRemoveFromEventList+0xc4>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d905      	bls.n	8001e4e <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8001e42:	2301      	movs	r3, #1
 8001e44:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8001e46:	4b0a      	ldr	r3, [pc, #40]	; (8001e70 <xTaskRemoveFromEventList+0xc8>)
 8001e48:	2201      	movs	r2, #1
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	e001      	b.n	8001e52 <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8001e52:	697b      	ldr	r3, [r7, #20]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	20000170 	.word	0x20000170
 8001e60:	20000150 	.word	0x20000150
 8001e64:	20000074 	.word	0x20000074
 8001e68:	20000108 	.word	0x20000108
 8001e6c:	20000070 	.word	0x20000070
 8001e70:	2000015c 	.word	0x2000015c

08001e74 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001e7c:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <vTaskInternalSetTimeOutState+0x24>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8001e84:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <vTaskInternalSetTimeOutState+0x28>)
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	605a      	str	r2, [r3, #4]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	20000160 	.word	0x20000160
 8001e9c:	2000014c 	.word	0x2000014c

08001ea0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b088      	sub	sp, #32
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d10a      	bne.n	8001ec6 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8001eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001eb4:	f383 8811 	msr	BASEPRI, r3
 8001eb8:	f3bf 8f6f 	isb	sy
 8001ebc:	f3bf 8f4f 	dsb	sy
 8001ec0:	613b      	str	r3, [r7, #16]
    }
 8001ec2:	bf00      	nop
 8001ec4:	e7fe      	b.n	8001ec4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d10a      	bne.n	8001ee2 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8001ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ed0:	f383 8811 	msr	BASEPRI, r3
 8001ed4:	f3bf 8f6f 	isb	sy
 8001ed8:	f3bf 8f4f 	dsb	sy
 8001edc:	60fb      	str	r3, [r7, #12]
    }
 8001ede:	bf00      	nop
 8001ee0:	e7fe      	b.n	8001ee0 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8001ee2:	f000 ffff 	bl	8002ee4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8001ee6:	4b1f      	ldr	r3, [pc, #124]	; (8001f64 <xTaskCheckForTimeOut+0xc4>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001efe:	d102      	bne.n	8001f06 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8001f00:	2300      	movs	r3, #0
 8001f02:	61fb      	str	r3, [r7, #28]
 8001f04:	e026      	b.n	8001f54 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	4b17      	ldr	r3, [pc, #92]	; (8001f68 <xTaskCheckForTimeOut+0xc8>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d00a      	beq.n	8001f28 <xTaskCheckForTimeOut+0x88>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d305      	bcc.n	8001f28 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	e015      	b.n	8001f54 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	697a      	ldr	r2, [r7, #20]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d20b      	bcs.n	8001f4a <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	1ad2      	subs	r2, r2, r3
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f7ff ff98 	bl	8001e74 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61fb      	str	r3, [r7, #28]
 8001f48:	e004      	b.n	8001f54 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8001f50:	2301      	movs	r3, #1
 8001f52:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8001f54:	f000 fff6 	bl	8002f44 <vPortExitCritical>

    return xReturn;
 8001f58:	69fb      	ldr	r3, [r7, #28]
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3720      	adds	r7, #32
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	2000014c 	.word	0x2000014c
 8001f68:	20000160 	.word	0x20000160

08001f6c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8001f70:	4b03      	ldr	r3, [pc, #12]	; (8001f80 <vTaskMissedYield+0x14>)
 8001f72:	2201      	movs	r2, #1
 8001f74:	601a      	str	r2, [r3, #0]
}
 8001f76:	bf00      	nop
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	2000015c 	.word	0x2000015c

08001f84 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8001f8c:	f000 f852 	bl	8002034 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <prvIdleTask+0x28>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d9f9      	bls.n	8001f8c <prvIdleTask+0x8>
                {
                    taskYIELD();
 8001f98:	4b05      	ldr	r3, [pc, #20]	; (8001fb0 <prvIdleTask+0x2c>)
 8001f9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	f3bf 8f4f 	dsb	sy
 8001fa4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8001fa8:	e7f0      	b.n	8001f8c <prvIdleTask+0x8>
 8001faa:	bf00      	nop
 8001fac:	20000074 	.word	0x20000074
 8001fb0:	e000ed04 	.word	0xe000ed04

08001fb4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001fba:	2300      	movs	r3, #0
 8001fbc:	607b      	str	r3, [r7, #4]
 8001fbe:	e00c      	b.n	8001fda <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4a12      	ldr	r2, [pc, #72]	; (8002014 <prvInitialiseTaskLists+0x60>)
 8001fcc:	4413      	add	r3, r2
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7fe faca 	bl	8000568 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	607b      	str	r3, [r7, #4]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2b04      	cmp	r3, #4
 8001fde:	d9ef      	bls.n	8001fc0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8001fe0:	480d      	ldr	r0, [pc, #52]	; (8002018 <prvInitialiseTaskLists+0x64>)
 8001fe2:	f7fe fac1 	bl	8000568 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8001fe6:	480d      	ldr	r0, [pc, #52]	; (800201c <prvInitialiseTaskLists+0x68>)
 8001fe8:	f7fe fabe 	bl	8000568 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8001fec:	480c      	ldr	r0, [pc, #48]	; (8002020 <prvInitialiseTaskLists+0x6c>)
 8001fee:	f7fe fabb 	bl	8000568 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8001ff2:	480c      	ldr	r0, [pc, #48]	; (8002024 <prvInitialiseTaskLists+0x70>)
 8001ff4:	f7fe fab8 	bl	8000568 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8001ff8:	480b      	ldr	r0, [pc, #44]	; (8002028 <prvInitialiseTaskLists+0x74>)
 8001ffa:	f7fe fab5 	bl	8000568 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8001ffe:	4b0b      	ldr	r3, [pc, #44]	; (800202c <prvInitialiseTaskLists+0x78>)
 8002000:	4a05      	ldr	r2, [pc, #20]	; (8002018 <prvInitialiseTaskLists+0x64>)
 8002002:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002004:	4b0a      	ldr	r3, [pc, #40]	; (8002030 <prvInitialiseTaskLists+0x7c>)
 8002006:	4a05      	ldr	r2, [pc, #20]	; (800201c <prvInitialiseTaskLists+0x68>)
 8002008:	601a      	str	r2, [r3, #0]
}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	20000074 	.word	0x20000074
 8002018:	200000d8 	.word	0x200000d8
 800201c:	200000ec 	.word	0x200000ec
 8002020:	20000108 	.word	0x20000108
 8002024:	2000011c 	.word	0x2000011c
 8002028:	20000134 	.word	0x20000134
 800202c:	20000100 	.word	0x20000100
 8002030:	20000104 	.word	0x20000104

08002034 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800203a:	e019      	b.n	8002070 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 800203c:	f000 ff52 	bl	8002ee4 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002040:	4b10      	ldr	r3, [pc, #64]	; (8002084 <prvCheckTasksWaitingTermination+0x50>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	3304      	adds	r3, #4
 800204c:	4618      	mov	r0, r3
 800204e:	f7fe fb15 	bl	800067c <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002052:	4b0d      	ldr	r3, [pc, #52]	; (8002088 <prvCheckTasksWaitingTermination+0x54>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	3b01      	subs	r3, #1
 8002058:	4a0b      	ldr	r2, [pc, #44]	; (8002088 <prvCheckTasksWaitingTermination+0x54>)
 800205a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 800205c:	4b0b      	ldr	r3, [pc, #44]	; (800208c <prvCheckTasksWaitingTermination+0x58>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	3b01      	subs	r3, #1
 8002062:	4a0a      	ldr	r2, [pc, #40]	; (800208c <prvCheckTasksWaitingTermination+0x58>)
 8002064:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002066:	f000 ff6d 	bl	8002f44 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 f810 	bl	8002090 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002070:	4b06      	ldr	r3, [pc, #24]	; (800208c <prvCheckTasksWaitingTermination+0x58>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1e1      	bne.n	800203c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002078:	bf00      	nop
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	2000011c 	.word	0x2000011c
 8002088:	20000148 	.word	0x20000148
 800208c:	20000130 	.word	0x20000130

08002090 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209c:	4618      	mov	r0, r3
 800209e:	f001 f92d 	bl	80032fc <vPortFree>
                vPortFree( pxTCB );
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f001 f92a 	bl	80032fc <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80020a8:	bf00      	nop
 80020aa:	3708      	adds	r7, #8
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80020b4:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <prvResetNextTaskUnblockTime+0x30>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d104      	bne.n	80020c8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80020be:	4b09      	ldr	r3, [pc, #36]	; (80020e4 <prvResetNextTaskUnblockTime+0x34>)
 80020c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80020c4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80020c6:	e005      	b.n	80020d4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80020c8:	4b05      	ldr	r3, [pc, #20]	; (80020e0 <prvResetNextTaskUnblockTime+0x30>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a04      	ldr	r2, [pc, #16]	; (80020e4 <prvResetNextTaskUnblockTime+0x34>)
 80020d2:	6013      	str	r3, [r2, #0]
}
 80020d4:	bf00      	nop
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	20000100 	.word	0x20000100
 80020e4:	20000168 	.word	0x20000168

080020e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80020ee:	4b0b      	ldr	r3, [pc, #44]	; (800211c <xTaskGetSchedulerState+0x34>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d102      	bne.n	80020fc <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80020f6:	2301      	movs	r3, #1
 80020f8:	607b      	str	r3, [r7, #4]
 80020fa:	e008      	b.n	800210e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80020fc:	4b08      	ldr	r3, [pc, #32]	; (8002120 <xTaskGetSchedulerState+0x38>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d102      	bne.n	800210a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8002104:	2302      	movs	r3, #2
 8002106:	607b      	str	r3, [r7, #4]
 8002108:	e001      	b.n	800210e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800210a:	2300      	movs	r3, #0
 800210c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800210e:	687b      	ldr	r3, [r7, #4]
    }
 8002110:	4618      	mov	r0, r3
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	20000154 	.word	0x20000154
 8002120:	20000170 	.word	0x20000170

08002124 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 8002130:	2300      	movs	r3, #0
 8002132:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d063      	beq.n	8002202 <xTaskPriorityInherit+0xde>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800213e:	4b33      	ldr	r3, [pc, #204]	; (800220c <xTaskPriorityInherit+0xe8>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002144:	429a      	cmp	r2, r3
 8002146:	d253      	bcs.n	80021f0 <xTaskPriorityInherit+0xcc>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	2b00      	cmp	r3, #0
 800214e:	db06      	blt.n	800215e <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002150:	4b2e      	ldr	r3, [pc, #184]	; (800220c <xTaskPriorityInherit+0xe8>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002156:	f1c3 0205 	rsb	r2, r3, #5
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	6959      	ldr	r1, [r3, #20]
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002166:	4613      	mov	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	4413      	add	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	4a28      	ldr	r2, [pc, #160]	; (8002210 <xTaskPriorityInherit+0xec>)
 8002170:	4413      	add	r3, r2
 8002172:	4299      	cmp	r1, r3
 8002174:	d12f      	bne.n	80021d6 <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	3304      	adds	r3, #4
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe fa7e 	bl	800067c <uxListRemove>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d10a      	bne.n	800219c <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800218a:	2201      	movs	r2, #1
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	43da      	mvns	r2, r3
 8002192:	4b20      	ldr	r3, [pc, #128]	; (8002214 <xTaskPriorityInherit+0xf0>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4013      	ands	r3, r2
 8002198:	4a1e      	ldr	r2, [pc, #120]	; (8002214 <xTaskPriorityInherit+0xf0>)
 800219a:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800219c:	4b1b      	ldr	r3, [pc, #108]	; (800220c <xTaskPriorityInherit+0xe8>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	62da      	str	r2, [r3, #44]	; 0x2c
                    prvReaddTaskToReadyList( pxMutexHolderTCB );
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021aa:	2201      	movs	r2, #1
 80021ac:	409a      	lsls	r2, r3
 80021ae:	4b19      	ldr	r3, [pc, #100]	; (8002214 <xTaskPriorityInherit+0xf0>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	4a17      	ldr	r2, [pc, #92]	; (8002214 <xTaskPriorityInherit+0xf0>)
 80021b6:	6013      	str	r3, [r2, #0]
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021bc:	4613      	mov	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4a12      	ldr	r2, [pc, #72]	; (8002210 <xTaskPriorityInherit+0xec>)
 80021c6:	441a      	add	r2, r3
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	3304      	adds	r3, #4
 80021cc:	4619      	mov	r1, r3
 80021ce:	4610      	mov	r0, r2
 80021d0:	f7fe f9f7 	bl	80005c2 <vListInsertEnd>
 80021d4:	e004      	b.n	80021e0 <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80021d6:	4b0d      	ldr	r3, [pc, #52]	; (800220c <xTaskPriorityInherit+0xe8>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	62da      	str	r2, [r3, #44]	; 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4619      	mov	r1, r3
 80021e4:	2049      	movs	r0, #73	; 0x49
 80021e6:	f001 ff49 	bl	800407c <SEGGER_SYSVIEW_RecordU32>

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 80021ea:	2301      	movs	r3, #1
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	e008      	b.n	8002202 <xTaskPriorityInherit+0xde>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80021f4:	4b05      	ldr	r3, [pc, #20]	; (800220c <xTaskPriorityInherit+0xe8>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d201      	bcs.n	8002202 <xTaskPriorityInherit+0xde>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 80021fe:	2301      	movs	r3, #1
 8002200:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8002202:	68fb      	ldr	r3, [r7, #12]
    }
 8002204:	4618      	mov	r0, r3
 8002206:	3710      	adds	r7, #16
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	20000070 	.word	0x20000070
 8002210:	20000074 	.word	0x20000074
 8002214:	20000150 	.word	0x20000150

08002218 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8002224:	2300      	movs	r3, #0
 8002226:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d068      	beq.n	8002300 <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800222e:	4b37      	ldr	r3, [pc, #220]	; (800230c <xTaskPriorityDisinherit+0xf4>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	693a      	ldr	r2, [r7, #16]
 8002234:	429a      	cmp	r2, r3
 8002236:	d00a      	beq.n	800224e <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8002238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800223c:	f383 8811 	msr	BASEPRI, r3
 8002240:	f3bf 8f6f 	isb	sy
 8002244:	f3bf 8f4f 	dsb	sy
 8002248:	60fb      	str	r3, [r7, #12]
    }
 800224a:	bf00      	nop
 800224c:	e7fe      	b.n	800224c <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002252:	2b00      	cmp	r3, #0
 8002254:	d10a      	bne.n	800226c <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8002256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800225a:	f383 8811 	msr	BASEPRI, r3
 800225e:	f3bf 8f6f 	isb	sy
 8002262:	f3bf 8f4f 	dsb	sy
 8002266:	60bb      	str	r3, [r7, #8]
    }
 8002268:	bf00      	nop
 800226a:	e7fe      	b.n	800226a <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002270:	1e5a      	subs	r2, r3, #1
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800227e:	429a      	cmp	r2, r3
 8002280:	d03e      	beq.n	8002300 <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002286:	2b00      	cmp	r3, #0
 8002288:	d13a      	bne.n	8002300 <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	3304      	adds	r3, #4
 800228e:	4618      	mov	r0, r3
 8002290:	f7fe f9f4 	bl	800067c <uxListRemove>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10a      	bne.n	80022b0 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800229e:	2201      	movs	r2, #1
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	43da      	mvns	r2, r3
 80022a6:	4b1a      	ldr	r3, [pc, #104]	; (8002310 <xTaskPriorityDisinherit+0xf8>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4013      	ands	r3, r2
 80022ac:	4a18      	ldr	r2, [pc, #96]	; (8002310 <xTaskPriorityDisinherit+0xf8>)
 80022ae:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4619      	mov	r1, r3
 80022b4:	204a      	movs	r0, #74	; 0x4a
 80022b6:	f001 fee1 	bl	800407c <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c6:	f1c3 0205 	rsb	r2, r3, #5
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022d2:	2201      	movs	r2, #1
 80022d4:	409a      	lsls	r2, r3
 80022d6:	4b0e      	ldr	r3, [pc, #56]	; (8002310 <xTaskPriorityDisinherit+0xf8>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4313      	orrs	r3, r2
 80022dc:	4a0c      	ldr	r2, [pc, #48]	; (8002310 <xTaskPriorityDisinherit+0xf8>)
 80022de:	6013      	str	r3, [r2, #0]
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022e4:	4613      	mov	r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	4413      	add	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	4a09      	ldr	r2, [pc, #36]	; (8002314 <xTaskPriorityDisinherit+0xfc>)
 80022ee:	441a      	add	r2, r3
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	3304      	adds	r3, #4
 80022f4:	4619      	mov	r1, r3
 80022f6:	4610      	mov	r0, r2
 80022f8:	f7fe f963 	bl	80005c2 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80022fc:	2301      	movs	r3, #1
 80022fe:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8002300:	697b      	ldr	r3, [r7, #20]
    }
 8002302:	4618      	mov	r0, r3
 8002304:	3718      	adds	r7, #24
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	20000070 	.word	0x20000070
 8002310:	20000150 	.word	0x20000150
 8002314:	20000074 	.word	0x20000074

08002318 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8002318:	b580      	push	{r7, lr}
 800231a:	b088      	sub	sp, #32
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8002326:	2301      	movs	r3, #1
 8002328:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2b00      	cmp	r3, #0
 800232e:	f000 8081 	beq.w	8002434 <vTaskPriorityDisinheritAfterTimeout+0x11c>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8002332:	69bb      	ldr	r3, [r7, #24]
 8002334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002336:	2b00      	cmp	r3, #0
 8002338:	d10a      	bne.n	8002350 <vTaskPriorityDisinheritAfterTimeout+0x38>
        __asm volatile
 800233a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800233e:	f383 8811 	msr	BASEPRI, r3
 8002342:	f3bf 8f6f 	isb	sy
 8002346:	f3bf 8f4f 	dsb	sy
 800234a:	60fb      	str	r3, [r7, #12]
    }
 800234c:	bf00      	nop
 800234e:	e7fe      	b.n	800234e <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002354:	683a      	ldr	r2, [r7, #0]
 8002356:	429a      	cmp	r2, r3
 8002358:	d902      	bls.n	8002360 <vTaskPriorityDisinheritAfterTimeout+0x48>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	61fb      	str	r3, [r7, #28]
 800235e:	e002      	b.n	8002366 <vTaskPriorityDisinheritAfterTimeout+0x4e>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002364:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800236a:	69fa      	ldr	r2, [r7, #28]
 800236c:	429a      	cmp	r2, r3
 800236e:	d061      	beq.n	8002434 <vTaskPriorityDisinheritAfterTimeout+0x11c>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002374:	697a      	ldr	r2, [r7, #20]
 8002376:	429a      	cmp	r2, r3
 8002378:	d15c      	bne.n	8002434 <vTaskPriorityDisinheritAfterTimeout+0x11c>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800237a:	4b30      	ldr	r3, [pc, #192]	; (800243c <vTaskPriorityDisinheritAfterTimeout+0x124>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	429a      	cmp	r2, r3
 8002382:	d10a      	bne.n	800239a <vTaskPriorityDisinheritAfterTimeout+0x82>
        __asm volatile
 8002384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002388:	f383 8811 	msr	BASEPRI, r3
 800238c:	f3bf 8f6f 	isb	sy
 8002390:	f3bf 8f4f 	dsb	sy
 8002394:	60bb      	str	r3, [r7, #8]
    }
 8002396:	bf00      	nop
 8002398:	e7fe      	b.n	8002398 <vTaskPriorityDisinheritAfterTimeout+0x80>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4619      	mov	r1, r3
 800239e:	204a      	movs	r0, #74	; 0x4a
 80023a0:	f001 fe6c 	bl	800407c <SEGGER_SYSVIEW_RecordU32>
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a8:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	69fa      	ldr	r2, [r7, #28]
 80023ae:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	db04      	blt.n	80023c2 <vTaskPriorityDisinheritAfterTimeout+0xaa>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	f1c3 0205 	rsb	r2, r3, #5
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	6959      	ldr	r1, [r3, #20]
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	4613      	mov	r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	4413      	add	r3, r2
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4a1b      	ldr	r2, [pc, #108]	; (8002440 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 80023d2:	4413      	add	r3, r2
 80023d4:	4299      	cmp	r1, r3
 80023d6:	d12d      	bne.n	8002434 <vTaskPriorityDisinheritAfterTimeout+0x11c>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	3304      	adds	r3, #4
 80023dc:	4618      	mov	r0, r3
 80023de:	f7fe f94d 	bl	800067c <uxListRemove>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d10a      	bne.n	80023fe <vTaskPriorityDisinheritAfterTimeout+0xe6>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ec:	2201      	movs	r2, #1
 80023ee:	fa02 f303 	lsl.w	r3, r2, r3
 80023f2:	43da      	mvns	r2, r3
 80023f4:	4b13      	ldr	r3, [pc, #76]	; (8002444 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4013      	ands	r3, r2
 80023fa:	4a12      	ldr	r2, [pc, #72]	; (8002444 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 80023fc:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	4618      	mov	r0, r3
 8002402:	f002 fbbb 	bl	8004b7c <SEGGER_SYSVIEW_OnTaskStartReady>
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800240a:	2201      	movs	r2, #1
 800240c:	409a      	lsls	r2, r3
 800240e:	4b0d      	ldr	r3, [pc, #52]	; (8002444 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4313      	orrs	r3, r2
 8002414:	4a0b      	ldr	r2, [pc, #44]	; (8002444 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8002416:	6013      	str	r3, [r2, #0]
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800241c:	4613      	mov	r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	4413      	add	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4a06      	ldr	r2, [pc, #24]	; (8002440 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8002426:	441a      	add	r2, r3
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	3304      	adds	r3, #4
 800242c:	4619      	mov	r1, r3
 800242e:	4610      	mov	r0, r2
 8002430:	f7fe f8c7 	bl	80005c2 <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002434:	bf00      	nop
 8002436:	3720      	adds	r7, #32
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20000070 	.word	0x20000070
 8002440:	20000074 	.word	0x20000074
 8002444:	20000150 	.word	0x20000150

08002448 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 800244c:	4b07      	ldr	r3, [pc, #28]	; (800246c <pvTaskIncrementMutexHeldCount+0x24>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d004      	beq.n	800245e <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8002454:	4b05      	ldr	r3, [pc, #20]	; (800246c <pvTaskIncrementMutexHeldCount+0x24>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800245a:	3201      	adds	r2, #1
 800245c:	64da      	str	r2, [r3, #76]	; 0x4c
        }

        return pxCurrentTCB;
 800245e:	4b03      	ldr	r3, [pc, #12]	; (800246c <pvTaskIncrementMutexHeldCount+0x24>)
 8002460:	681b      	ldr	r3, [r3, #0]
    }
 8002462:	4618      	mov	r0, r3
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	20000070 	.word	0x20000070

08002470 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800247a:	4b32      	ldr	r3, [pc, #200]	; (8002544 <prvAddCurrentTaskToDelayedList+0xd4>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002480:	4b31      	ldr	r3, [pc, #196]	; (8002548 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	3304      	adds	r3, #4
 8002486:	4618      	mov	r0, r3
 8002488:	f7fe f8f8 	bl	800067c <uxListRemove>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10b      	bne.n	80024aa <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002492:	4b2d      	ldr	r3, [pc, #180]	; (8002548 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002498:	2201      	movs	r2, #1
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	43da      	mvns	r2, r3
 80024a0:	4b2a      	ldr	r3, [pc, #168]	; (800254c <prvAddCurrentTaskToDelayedList+0xdc>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4013      	ands	r3, r2
 80024a6:	4a29      	ldr	r2, [pc, #164]	; (800254c <prvAddCurrentTaskToDelayedList+0xdc>)
 80024a8:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024b0:	d110      	bne.n	80024d4 <prvAddCurrentTaskToDelayedList+0x64>
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d00d      	beq.n	80024d4 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 80024b8:	4b23      	ldr	r3, [pc, #140]	; (8002548 <prvAddCurrentTaskToDelayedList+0xd8>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	211b      	movs	r1, #27
 80024be:	4618      	mov	r0, r3
 80024c0:	f002 fb9e 	bl	8004c00 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024c4:	4b20      	ldr	r3, [pc, #128]	; (8002548 <prvAddCurrentTaskToDelayedList+0xd8>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	3304      	adds	r3, #4
 80024ca:	4619      	mov	r1, r3
 80024cc:	4820      	ldr	r0, [pc, #128]	; (8002550 <prvAddCurrentTaskToDelayedList+0xe0>)
 80024ce:	f7fe f878 	bl	80005c2 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80024d2:	e032      	b.n	800253a <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80024d4:	68fa      	ldr	r2, [r7, #12]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4413      	add	r3, r2
 80024da:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80024dc:	4b1a      	ldr	r3, [pc, #104]	; (8002548 <prvAddCurrentTaskToDelayedList+0xd8>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68ba      	ldr	r2, [r7, #8]
 80024e2:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80024e4:	68ba      	ldr	r2, [r7, #8]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d20f      	bcs.n	800250c <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 80024ec:	4b16      	ldr	r3, [pc, #88]	; (8002548 <prvAddCurrentTaskToDelayedList+0xd8>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2104      	movs	r1, #4
 80024f2:	4618      	mov	r0, r3
 80024f4:	f002 fb84 	bl	8004c00 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024f8:	4b16      	ldr	r3, [pc, #88]	; (8002554 <prvAddCurrentTaskToDelayedList+0xe4>)
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	4b12      	ldr	r3, [pc, #72]	; (8002548 <prvAddCurrentTaskToDelayedList+0xd8>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	3304      	adds	r3, #4
 8002502:	4619      	mov	r1, r3
 8002504:	4610      	mov	r0, r2
 8002506:	f7fe f880 	bl	800060a <vListInsert>
}
 800250a:	e016      	b.n	800253a <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 800250c:	4b0e      	ldr	r3, [pc, #56]	; (8002548 <prvAddCurrentTaskToDelayedList+0xd8>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2104      	movs	r1, #4
 8002512:	4618      	mov	r0, r3
 8002514:	f002 fb74 	bl	8004c00 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002518:	4b0f      	ldr	r3, [pc, #60]	; (8002558 <prvAddCurrentTaskToDelayedList+0xe8>)
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	4b0a      	ldr	r3, [pc, #40]	; (8002548 <prvAddCurrentTaskToDelayedList+0xd8>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	3304      	adds	r3, #4
 8002522:	4619      	mov	r1, r3
 8002524:	4610      	mov	r0, r2
 8002526:	f7fe f870 	bl	800060a <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800252a:	4b0c      	ldr	r3, [pc, #48]	; (800255c <prvAddCurrentTaskToDelayedList+0xec>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68ba      	ldr	r2, [r7, #8]
 8002530:	429a      	cmp	r2, r3
 8002532:	d202      	bcs.n	800253a <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8002534:	4a09      	ldr	r2, [pc, #36]	; (800255c <prvAddCurrentTaskToDelayedList+0xec>)
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	6013      	str	r3, [r2, #0]
}
 800253a:	bf00      	nop
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	2000014c 	.word	0x2000014c
 8002548:	20000070 	.word	0x20000070
 800254c:	20000150 	.word	0x20000150
 8002550:	20000134 	.word	0x20000134
 8002554:	20000104 	.word	0x20000104
 8002558:	20000100 	.word	0x20000100
 800255c:	20000168 	.word	0x20000168

08002560 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8002566:	2300      	movs	r3, #0
 8002568:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800256a:	f000 fad5 	bl	8002b18 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800256e:	4b11      	ldr	r3, [pc, #68]	; (80025b4 <xTimerCreateTimerTask+0x54>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00b      	beq.n	800258e <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8002576:	4b10      	ldr	r3, [pc, #64]	; (80025b8 <xTimerCreateTimerTask+0x58>)
 8002578:	9301      	str	r3, [sp, #4]
 800257a:	2303      	movs	r3, #3
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	2300      	movs	r3, #0
 8002580:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002584:	490d      	ldr	r1, [pc, #52]	; (80025bc <xTimerCreateTimerTask+0x5c>)
 8002586:	480e      	ldr	r0, [pc, #56]	; (80025c0 <xTimerCreateTimerTask+0x60>)
 8002588:	f7ff f800 	bl	800158c <xTaskCreate>
 800258c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d10a      	bne.n	80025aa <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8002594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002598:	f383 8811 	msr	BASEPRI, r3
 800259c:	f3bf 8f6f 	isb	sy
 80025a0:	f3bf 8f4f 	dsb	sy
 80025a4:	603b      	str	r3, [r7, #0]
    }
 80025a6:	bf00      	nop
 80025a8:	e7fe      	b.n	80025a8 <xTimerCreateTimerTask+0x48>
        return xReturn;
 80025aa:	687b      	ldr	r3, [r7, #4]
    }
 80025ac:	4618      	mov	r0, r3
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	200001a4 	.word	0x200001a4
 80025b8:	200001a8 	.word	0x200001a8
 80025bc:	08006c04 	.word	0x08006c04
 80025c0:	080026f9 	.word	0x080026f9

080025c4 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08a      	sub	sp, #40	; 0x28
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
 80025d0:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80025d2:	2300      	movs	r3, #0
 80025d4:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d10a      	bne.n	80025f2 <xTimerGenericCommand+0x2e>
        __asm volatile
 80025dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025e0:	f383 8811 	msr	BASEPRI, r3
 80025e4:	f3bf 8f6f 	isb	sy
 80025e8:	f3bf 8f4f 	dsb	sy
 80025ec:	623b      	str	r3, [r7, #32]
    }
 80025ee:	bf00      	nop
 80025f0:	e7fe      	b.n	80025f0 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80025f2:	4b1a      	ldr	r3, [pc, #104]	; (800265c <xTimerGenericCommand+0x98>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d02a      	beq.n	8002650 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	2b05      	cmp	r3, #5
 800260a:	dc18      	bgt.n	800263e <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800260c:	f7ff fd6c 	bl	80020e8 <xTaskGetSchedulerState>
 8002610:	4603      	mov	r3, r0
 8002612:	2b02      	cmp	r3, #2
 8002614:	d109      	bne.n	800262a <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002616:	4b11      	ldr	r3, [pc, #68]	; (800265c <xTimerGenericCommand+0x98>)
 8002618:	6818      	ldr	r0, [r3, #0]
 800261a:	f107 0114 	add.w	r1, r7, #20
 800261e:	2300      	movs	r3, #0
 8002620:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002622:	f7fe f945 	bl	80008b0 <xQueueGenericSend>
 8002626:	6278      	str	r0, [r7, #36]	; 0x24
 8002628:	e012      	b.n	8002650 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800262a:	4b0c      	ldr	r3, [pc, #48]	; (800265c <xTimerGenericCommand+0x98>)
 800262c:	6818      	ldr	r0, [r3, #0]
 800262e:	f107 0114 	add.w	r1, r7, #20
 8002632:	2300      	movs	r3, #0
 8002634:	2200      	movs	r2, #0
 8002636:	f7fe f93b 	bl	80008b0 <xQueueGenericSend>
 800263a:	6278      	str	r0, [r7, #36]	; 0x24
 800263c:	e008      	b.n	8002650 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800263e:	4b07      	ldr	r3, [pc, #28]	; (800265c <xTimerGenericCommand+0x98>)
 8002640:	6818      	ldr	r0, [r3, #0]
 8002642:	f107 0114 	add.w	r1, r7, #20
 8002646:	2300      	movs	r3, #0
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	f7fe fa57 	bl	8000afc <xQueueGenericSendFromISR>
 800264e:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8002650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8002652:	4618      	mov	r0, r3
 8002654:	3728      	adds	r7, #40	; 0x28
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	200001a4 	.word	0x200001a4

08002660 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002660:	b580      	push	{r7, lr}
 8002662:	b088      	sub	sp, #32
 8002664:	af02      	add	r7, sp, #8
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800266a:	4b22      	ldr	r3, [pc, #136]	; (80026f4 <prvProcessExpiredTimer+0x94>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	3304      	adds	r3, #4
 8002678:	4618      	mov	r0, r3
 800267a:	f7fd ffff 	bl	800067c <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002684:	f003 0304 	and.w	r3, r3, #4
 8002688:	2b00      	cmp	r3, #0
 800268a:	d022      	beq.n	80026d2 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	699a      	ldr	r2, [r3, #24]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	18d1      	adds	r1, r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	683a      	ldr	r2, [r7, #0]
 8002698:	6978      	ldr	r0, [r7, #20]
 800269a:	f000 f8d1 	bl	8002840 <prvInsertTimerInActiveList>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d01f      	beq.n	80026e4 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80026a4:	2300      	movs	r3, #0
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	2300      	movs	r3, #0
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	2100      	movs	r1, #0
 80026ae:	6978      	ldr	r0, [r7, #20]
 80026b0:	f7ff ff88 	bl	80025c4 <xTimerGenericCommand>
 80026b4:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d113      	bne.n	80026e4 <prvProcessExpiredTimer+0x84>
        __asm volatile
 80026bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026c0:	f383 8811 	msr	BASEPRI, r3
 80026c4:	f3bf 8f6f 	isb	sy
 80026c8:	f3bf 8f4f 	dsb	sy
 80026cc:	60fb      	str	r3, [r7, #12]
    }
 80026ce:	bf00      	nop
 80026d0:	e7fe      	b.n	80026d0 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80026d8:	f023 0301 	bic.w	r3, r3, #1
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	6978      	ldr	r0, [r7, #20]
 80026ea:	4798      	blx	r3
    }
 80026ec:	bf00      	nop
 80026ee:	3718      	adds	r7, #24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	2000019c 	.word	0x2000019c

080026f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002700:	f107 0308 	add.w	r3, r7, #8
 8002704:	4618      	mov	r0, r3
 8002706:	f000 f857 	bl	80027b8 <prvGetNextExpireTime>
 800270a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	4619      	mov	r1, r3
 8002710:	68f8      	ldr	r0, [r7, #12]
 8002712:	f000 f803 	bl	800271c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8002716:	f000 f8d5 	bl	80028c4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800271a:	e7f1      	b.n	8002700 <prvTimerTask+0x8>

0800271c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8002726:	f7ff f8f7 	bl	8001918 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800272a:	f107 0308 	add.w	r3, r7, #8
 800272e:	4618      	mov	r0, r3
 8002730:	f000 f866 	bl	8002800 <prvSampleTimeNow>
 8002734:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d130      	bne.n	800279e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d10a      	bne.n	8002758 <prvProcessTimerOrBlockTask+0x3c>
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	429a      	cmp	r2, r3
 8002748:	d806      	bhi.n	8002758 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800274a:	f7ff f8f3 	bl	8001934 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800274e:	68f9      	ldr	r1, [r7, #12]
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f7ff ff85 	bl	8002660 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8002756:	e024      	b.n	80027a2 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d008      	beq.n	8002770 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800275e:	4b13      	ldr	r3, [pc, #76]	; (80027ac <prvProcessTimerOrBlockTask+0x90>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d101      	bne.n	800276c <prvProcessTimerOrBlockTask+0x50>
 8002768:	2301      	movs	r3, #1
 800276a:	e000      	b.n	800276e <prvProcessTimerOrBlockTask+0x52>
 800276c:	2300      	movs	r3, #0
 800276e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002770:	4b0f      	ldr	r3, [pc, #60]	; (80027b0 <prvProcessTimerOrBlockTask+0x94>)
 8002772:	6818      	ldr	r0, [r3, #0]
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	683a      	ldr	r2, [r7, #0]
 800277c:	4619      	mov	r1, r3
 800277e:	f7fe fed1 	bl	8001524 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8002782:	f7ff f8d7 	bl	8001934 <xTaskResumeAll>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d10a      	bne.n	80027a2 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800278c:	4b09      	ldr	r3, [pc, #36]	; (80027b4 <prvProcessTimerOrBlockTask+0x98>)
 800278e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	f3bf 8f4f 	dsb	sy
 8002798:	f3bf 8f6f 	isb	sy
    }
 800279c:	e001      	b.n	80027a2 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800279e:	f7ff f8c9 	bl	8001934 <xTaskResumeAll>
    }
 80027a2:	bf00      	nop
 80027a4:	3710      	adds	r7, #16
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	200001a0 	.word	0x200001a0
 80027b0:	200001a4 	.word	0x200001a4
 80027b4:	e000ed04 	.word	0xe000ed04

080027b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80027c0:	4b0e      	ldr	r3, [pc, #56]	; (80027fc <prvGetNextExpireTime+0x44>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <prvGetNextExpireTime+0x16>
 80027ca:	2201      	movs	r2, #1
 80027cc:	e000      	b.n	80027d0 <prvGetNextExpireTime+0x18>
 80027ce:	2200      	movs	r2, #0
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d105      	bne.n	80027e8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80027dc:	4b07      	ldr	r3, [pc, #28]	; (80027fc <prvGetNextExpireTime+0x44>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	e001      	b.n	80027ec <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80027e8:	2300      	movs	r3, #0
 80027ea:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80027ec:	68fb      	ldr	r3, [r7, #12]
    }
 80027ee:	4618      	mov	r0, r3
 80027f0:	3714      	adds	r7, #20
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	2000019c 	.word	0x2000019c

08002800 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8002808:	f7ff f934 	bl	8001a74 <xTaskGetTickCount>
 800280c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800280e:	4b0b      	ldr	r3, [pc, #44]	; (800283c <prvSampleTimeNow+0x3c>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	429a      	cmp	r2, r3
 8002816:	d205      	bcs.n	8002824 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8002818:	f000 f91a 	bl	8002a50 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	601a      	str	r2, [r3, #0]
 8002822:	e002      	b.n	800282a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800282a:	4a04      	ldr	r2, [pc, #16]	; (800283c <prvSampleTimeNow+0x3c>)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8002830:	68fb      	ldr	r3, [r7, #12]
    }
 8002832:	4618      	mov	r0, r3
 8002834:	3710      	adds	r7, #16
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	200001ac 	.word	0x200001ac

08002840 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	607a      	str	r2, [r7, #4]
 800284c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800284e:	2300      	movs	r3, #0
 8002850:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	68ba      	ldr	r2, [r7, #8]
 8002856:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800285e:	68ba      	ldr	r2, [r7, #8]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	429a      	cmp	r2, r3
 8002864:	d812      	bhi.n	800288c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	1ad2      	subs	r2, r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	699b      	ldr	r3, [r3, #24]
 8002870:	429a      	cmp	r2, r3
 8002872:	d302      	bcc.n	800287a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8002874:	2301      	movs	r3, #1
 8002876:	617b      	str	r3, [r7, #20]
 8002878:	e01b      	b.n	80028b2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800287a:	4b10      	ldr	r3, [pc, #64]	; (80028bc <prvInsertTimerInActiveList+0x7c>)
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	3304      	adds	r3, #4
 8002882:	4619      	mov	r1, r3
 8002884:	4610      	mov	r0, r2
 8002886:	f7fd fec0 	bl	800060a <vListInsert>
 800288a:	e012      	b.n	80028b2 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	429a      	cmp	r2, r3
 8002892:	d206      	bcs.n	80028a2 <prvInsertTimerInActiveList+0x62>
 8002894:	68ba      	ldr	r2, [r7, #8]
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	429a      	cmp	r2, r3
 800289a:	d302      	bcc.n	80028a2 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800289c:	2301      	movs	r3, #1
 800289e:	617b      	str	r3, [r7, #20]
 80028a0:	e007      	b.n	80028b2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80028a2:	4b07      	ldr	r3, [pc, #28]	; (80028c0 <prvInsertTimerInActiveList+0x80>)
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	3304      	adds	r3, #4
 80028aa:	4619      	mov	r1, r3
 80028ac:	4610      	mov	r0, r2
 80028ae:	f7fd feac 	bl	800060a <vListInsert>
            }
        }

        return xProcessTimerNow;
 80028b2:	697b      	ldr	r3, [r7, #20]
    }
 80028b4:	4618      	mov	r0, r3
 80028b6:	3718      	adds	r7, #24
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	200001a0 	.word	0x200001a0
 80028c0:	2000019c 	.word	0x2000019c

080028c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b08c      	sub	sp, #48	; 0x30
 80028c8:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80028ca:	e0ae      	b.n	8002a2a <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	f2c0 80aa 	blt.w	8002a28 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80028d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028da:	695b      	ldr	r3, [r3, #20]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d004      	beq.n	80028ea <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80028e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e2:	3304      	adds	r3, #4
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7fd fec9 	bl	800067c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80028ea:	1d3b      	adds	r3, r7, #4
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff ff87 	bl	8002800 <prvSampleTimeNow>
 80028f2:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	2b09      	cmp	r3, #9
 80028f8:	f200 8097 	bhi.w	8002a2a <prvProcessReceivedCommands+0x166>
 80028fc:	a201      	add	r2, pc, #4	; (adr r2, 8002904 <prvProcessReceivedCommands+0x40>)
 80028fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002902:	bf00      	nop
 8002904:	0800292d 	.word	0x0800292d
 8002908:	0800292d 	.word	0x0800292d
 800290c:	0800292d 	.word	0x0800292d
 8002910:	080029a1 	.word	0x080029a1
 8002914:	080029b5 	.word	0x080029b5
 8002918:	080029ff 	.word	0x080029ff
 800291c:	0800292d 	.word	0x0800292d
 8002920:	0800292d 	.word	0x0800292d
 8002924:	080029a1 	.word	0x080029a1
 8002928:	080029b5 	.word	0x080029b5
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800292c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002932:	f043 0301 	orr.w	r3, r3, #1
 8002936:	b2da      	uxtb	r2, r3
 8002938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800293e:	68fa      	ldr	r2, [r7, #12]
 8002940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	18d1      	adds	r1, r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6a3a      	ldr	r2, [r7, #32]
 800294a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800294c:	f7ff ff78 	bl	8002840 <prvInsertTimerInActiveList>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d069      	beq.n	8002a2a <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002958:	6a1b      	ldr	r3, [r3, #32]
 800295a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800295c:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800295e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002960:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002964:	f003 0304 	and.w	r3, r3, #4
 8002968:	2b00      	cmp	r3, #0
 800296a:	d05e      	beq.n	8002a2a <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800296c:	68fa      	ldr	r2, [r7, #12]
 800296e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	441a      	add	r2, r3
 8002974:	2300      	movs	r3, #0
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	2300      	movs	r3, #0
 800297a:	2100      	movs	r1, #0
 800297c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800297e:	f7ff fe21 	bl	80025c4 <xTimerGenericCommand>
 8002982:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d14f      	bne.n	8002a2a <prvProcessReceivedCommands+0x166>
        __asm volatile
 800298a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800298e:	f383 8811 	msr	BASEPRI, r3
 8002992:	f3bf 8f6f 	isb	sy
 8002996:	f3bf 8f4f 	dsb	sy
 800299a:	61bb      	str	r3, [r7, #24]
    }
 800299c:	bf00      	nop
 800299e:	e7fe      	b.n	800299e <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80029a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80029a6:	f023 0301 	bic.w	r3, r3, #1
 80029aa:	b2da      	uxtb	r2, r3
 80029ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 80029b2:	e03a      	b.n	8002a2a <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80029b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80029ba:	f043 0301 	orr.w	r3, r3, #1
 80029be:	b2da      	uxtb	r2, r3
 80029c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ca:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80029cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10a      	bne.n	80029ea <prvProcessReceivedCommands+0x126>
        __asm volatile
 80029d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029d8:	f383 8811 	msr	BASEPRI, r3
 80029dc:	f3bf 8f6f 	isb	sy
 80029e0:	f3bf 8f4f 	dsb	sy
 80029e4:	617b      	str	r3, [r7, #20]
    }
 80029e6:	bf00      	nop
 80029e8:	e7fe      	b.n	80029e8 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80029ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ec:	699a      	ldr	r2, [r3, #24]
 80029ee:	6a3b      	ldr	r3, [r7, #32]
 80029f0:	18d1      	adds	r1, r2, r3
 80029f2:	6a3b      	ldr	r3, [r7, #32]
 80029f4:	6a3a      	ldr	r2, [r7, #32]
 80029f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029f8:	f7ff ff22 	bl	8002840 <prvInsertTimerInActiveList>
                        break;
 80029fc:	e015      	b.n	8002a2a <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80029fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a04:	f003 0302 	and.w	r3, r3, #2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d103      	bne.n	8002a14 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8002a0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a0e:	f000 fc75 	bl	80032fc <vPortFree>
 8002a12:	e00a      	b.n	8002a2a <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a16:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a1a:	f023 0301 	bic.w	r3, r3, #1
 8002a1e:	b2da      	uxtb	r2, r3
 8002a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a22:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8002a26:	e000      	b.n	8002a2a <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8002a28:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002a2a:	4b08      	ldr	r3, [pc, #32]	; (8002a4c <prvProcessReceivedCommands+0x188>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f107 0108 	add.w	r1, r7, #8
 8002a32:	2200      	movs	r2, #0
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7fe f9cf 	bl	8000dd8 <xQueueReceive>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f47f af45 	bne.w	80028cc <prvProcessReceivedCommands+0x8>
        }
    }
 8002a42:	bf00      	nop
 8002a44:	bf00      	nop
 8002a46:	3728      	adds	r7, #40	; 0x28
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	200001a4 	.word	0x200001a4

08002a50 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b088      	sub	sp, #32
 8002a54:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002a56:	e048      	b.n	8002aea <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002a58:	4b2d      	ldr	r3, [pc, #180]	; (8002b10 <prvSwitchTimerLists+0xc0>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a62:	4b2b      	ldr	r3, [pc, #172]	; (8002b10 <prvSwitchTimerLists+0xc0>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	3304      	adds	r3, #4
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7fd fe03 	bl	800067c <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	6a1b      	ldr	r3, [r3, #32]
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a84:	f003 0304 	and.w	r3, r3, #4
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d02e      	beq.n	8002aea <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	699b      	ldr	r3, [r3, #24]
 8002a90:	693a      	ldr	r2, [r7, #16]
 8002a92:	4413      	add	r3, r2
 8002a94:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d90e      	bls.n	8002abc <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	68ba      	ldr	r2, [r7, #8]
 8002aa2:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	68fa      	ldr	r2, [r7, #12]
 8002aa8:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002aaa:	4b19      	ldr	r3, [pc, #100]	; (8002b10 <prvSwitchTimerLists+0xc0>)
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	3304      	adds	r3, #4
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4610      	mov	r0, r2
 8002ab6:	f7fd fda8 	bl	800060a <vListInsert>
 8002aba:	e016      	b.n	8002aea <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002abc:	2300      	movs	r3, #0
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	68f8      	ldr	r0, [r7, #12]
 8002ac8:	f7ff fd7c 	bl	80025c4 <xTimerGenericCommand>
 8002acc:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d10a      	bne.n	8002aea <prvSwitchTimerLists+0x9a>
        __asm volatile
 8002ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ad8:	f383 8811 	msr	BASEPRI, r3
 8002adc:	f3bf 8f6f 	isb	sy
 8002ae0:	f3bf 8f4f 	dsb	sy
 8002ae4:	603b      	str	r3, [r7, #0]
    }
 8002ae6:	bf00      	nop
 8002ae8:	e7fe      	b.n	8002ae8 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002aea:	4b09      	ldr	r3, [pc, #36]	; (8002b10 <prvSwitchTimerLists+0xc0>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1b1      	bne.n	8002a58 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8002af4:	4b06      	ldr	r3, [pc, #24]	; (8002b10 <prvSwitchTimerLists+0xc0>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8002afa:	4b06      	ldr	r3, [pc, #24]	; (8002b14 <prvSwitchTimerLists+0xc4>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a04      	ldr	r2, [pc, #16]	; (8002b10 <prvSwitchTimerLists+0xc0>)
 8002b00:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8002b02:	4a04      	ldr	r2, [pc, #16]	; (8002b14 <prvSwitchTimerLists+0xc4>)
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	6013      	str	r3, [r2, #0]
    }
 8002b08:	bf00      	nop
 8002b0a:	3718      	adds	r7, #24
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	2000019c 	.word	0x2000019c
 8002b14:	200001a0 	.word	0x200001a0

08002b18 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8002b1c:	f000 f9e2 	bl	8002ee4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8002b20:	4b12      	ldr	r3, [pc, #72]	; (8002b6c <prvCheckForValidListAndQueue+0x54>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d11d      	bne.n	8002b64 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8002b28:	4811      	ldr	r0, [pc, #68]	; (8002b70 <prvCheckForValidListAndQueue+0x58>)
 8002b2a:	f7fd fd1d 	bl	8000568 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8002b2e:	4811      	ldr	r0, [pc, #68]	; (8002b74 <prvCheckForValidListAndQueue+0x5c>)
 8002b30:	f7fd fd1a 	bl	8000568 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8002b34:	4b10      	ldr	r3, [pc, #64]	; (8002b78 <prvCheckForValidListAndQueue+0x60>)
 8002b36:	4a0e      	ldr	r2, [pc, #56]	; (8002b70 <prvCheckForValidListAndQueue+0x58>)
 8002b38:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8002b3a:	4b10      	ldr	r3, [pc, #64]	; (8002b7c <prvCheckForValidListAndQueue+0x64>)
 8002b3c:	4a0d      	ldr	r2, [pc, #52]	; (8002b74 <prvCheckForValidListAndQueue+0x5c>)
 8002b3e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002b40:	2200      	movs	r2, #0
 8002b42:	210c      	movs	r1, #12
 8002b44:	200a      	movs	r0, #10
 8002b46:	f7fd fe2b 	bl	80007a0 <xQueueGenericCreate>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	4a07      	ldr	r2, [pc, #28]	; (8002b6c <prvCheckForValidListAndQueue+0x54>)
 8002b4e:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8002b50:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <prvCheckForValidListAndQueue+0x54>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d005      	beq.n	8002b64 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002b58:	4b04      	ldr	r3, [pc, #16]	; (8002b6c <prvCheckForValidListAndQueue+0x54>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4908      	ldr	r1, [pc, #32]	; (8002b80 <prvCheckForValidListAndQueue+0x68>)
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7fe fcae 	bl	80014c0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002b64:	f000 f9ee 	bl	8002f44 <vPortExitCritical>
    }
 8002b68:	bf00      	nop
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	200001a4 	.word	0x200001a4
 8002b70:	20000174 	.word	0x20000174
 8002b74:	20000188 	.word	0x20000188
 8002b78:	2000019c 	.word	0x2000019c
 8002b7c:	200001a0 	.word	0x200001a0
 8002b80:	08006c0c 	.word	0x08006c0c

08002b84 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	3b04      	subs	r3, #4
 8002b94:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002b9c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	3b04      	subs	r3, #4
 8002ba2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	f023 0201 	bic.w	r2, r3, #1
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	3b04      	subs	r3, #4
 8002bb2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002bb4:	4a0c      	ldr	r2, [pc, #48]	; (8002be8 <pxPortInitialiseStack+0x64>)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	3b14      	subs	r3, #20
 8002bbe:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	3b04      	subs	r3, #4
 8002bca:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f06f 0202 	mvn.w	r2, #2
 8002bd2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	3b20      	subs	r3, #32
 8002bd8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002bda:	68fb      	ldr	r3, [r7, #12]
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr
 8002be8:	08002bed 	.word	0x08002bed

08002bec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002bec:	b480      	push	{r7}
 8002bee:	b085      	sub	sp, #20
 8002bf0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002bf6:	4b12      	ldr	r3, [pc, #72]	; (8002c40 <prvTaskExitError+0x54>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002bfe:	d00a      	beq.n	8002c16 <prvTaskExitError+0x2a>
        __asm volatile
 8002c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c04:	f383 8811 	msr	BASEPRI, r3
 8002c08:	f3bf 8f6f 	isb	sy
 8002c0c:	f3bf 8f4f 	dsb	sy
 8002c10:	60fb      	str	r3, [r7, #12]
    }
 8002c12:	bf00      	nop
 8002c14:	e7fe      	b.n	8002c14 <prvTaskExitError+0x28>
        __asm volatile
 8002c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c1a:	f383 8811 	msr	BASEPRI, r3
 8002c1e:	f3bf 8f6f 	isb	sy
 8002c22:	f3bf 8f4f 	dsb	sy
 8002c26:	60bb      	str	r3, [r7, #8]
    }
 8002c28:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002c2a:	bf00      	nop
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d0fc      	beq.n	8002c2c <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002c32:	bf00      	nop
 8002c34:	bf00      	nop
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	20000004 	.word	0x20000004
	...

08002c50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002c50:	4b07      	ldr	r3, [pc, #28]	; (8002c70 <pxCurrentTCBConst2>)
 8002c52:	6819      	ldr	r1, [r3, #0]
 8002c54:	6808      	ldr	r0, [r1, #0]
 8002c56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c5a:	f380 8809 	msr	PSP, r0
 8002c5e:	f3bf 8f6f 	isb	sy
 8002c62:	f04f 0000 	mov.w	r0, #0
 8002c66:	f380 8811 	msr	BASEPRI, r0
 8002c6a:	4770      	bx	lr
 8002c6c:	f3af 8000 	nop.w

08002c70 <pxCurrentTCBConst2>:
 8002c70:	20000070 	.word	0x20000070
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002c74:	bf00      	nop
 8002c76:	bf00      	nop

08002c78 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002c78:	4808      	ldr	r0, [pc, #32]	; (8002c9c <prvPortStartFirstTask+0x24>)
 8002c7a:	6800      	ldr	r0, [r0, #0]
 8002c7c:	6800      	ldr	r0, [r0, #0]
 8002c7e:	f380 8808 	msr	MSP, r0
 8002c82:	f04f 0000 	mov.w	r0, #0
 8002c86:	f380 8814 	msr	CONTROL, r0
 8002c8a:	b662      	cpsie	i
 8002c8c:	b661      	cpsie	f
 8002c8e:	f3bf 8f4f 	dsb	sy
 8002c92:	f3bf 8f6f 	isb	sy
 8002c96:	df00      	svc	0
 8002c98:	bf00      	nop
 8002c9a:	0000      	.short	0x0000
 8002c9c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002ca0:	bf00      	nop
 8002ca2:	bf00      	nop

08002ca4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002caa:	4b46      	ldr	r3, [pc, #280]	; (8002dc4 <xPortStartScheduler+0x120>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a46      	ldr	r2, [pc, #280]	; (8002dc8 <xPortStartScheduler+0x124>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d10a      	bne.n	8002cca <xPortStartScheduler+0x26>
        __asm volatile
 8002cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb8:	f383 8811 	msr	BASEPRI, r3
 8002cbc:	f3bf 8f6f 	isb	sy
 8002cc0:	f3bf 8f4f 	dsb	sy
 8002cc4:	613b      	str	r3, [r7, #16]
    }
 8002cc6:	bf00      	nop
 8002cc8:	e7fe      	b.n	8002cc8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002cca:	4b3e      	ldr	r3, [pc, #248]	; (8002dc4 <xPortStartScheduler+0x120>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a3f      	ldr	r2, [pc, #252]	; (8002dcc <xPortStartScheduler+0x128>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d10a      	bne.n	8002cea <xPortStartScheduler+0x46>
        __asm volatile
 8002cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cd8:	f383 8811 	msr	BASEPRI, r3
 8002cdc:	f3bf 8f6f 	isb	sy
 8002ce0:	f3bf 8f4f 	dsb	sy
 8002ce4:	60fb      	str	r3, [r7, #12]
    }
 8002ce6:	bf00      	nop
 8002ce8:	e7fe      	b.n	8002ce8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002cea:	4b39      	ldr	r3, [pc, #228]	; (8002dd0 <xPortStartScheduler+0x12c>)
 8002cec:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	22ff      	movs	r2, #255	; 0xff
 8002cfa:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002d04:	78fb      	ldrb	r3, [r7, #3]
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002d0c:	b2da      	uxtb	r2, r3
 8002d0e:	4b31      	ldr	r3, [pc, #196]	; (8002dd4 <xPortStartScheduler+0x130>)
 8002d10:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002d12:	4b31      	ldr	r3, [pc, #196]	; (8002dd8 <xPortStartScheduler+0x134>)
 8002d14:	2207      	movs	r2, #7
 8002d16:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002d18:	e009      	b.n	8002d2e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8002d1a:	4b2f      	ldr	r3, [pc, #188]	; (8002dd8 <xPortStartScheduler+0x134>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	4a2d      	ldr	r2, [pc, #180]	; (8002dd8 <xPortStartScheduler+0x134>)
 8002d22:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002d24:	78fb      	ldrb	r3, [r7, #3]
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002d2e:	78fb      	ldrb	r3, [r7, #3]
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d36:	2b80      	cmp	r3, #128	; 0x80
 8002d38:	d0ef      	beq.n	8002d1a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002d3a:	4b27      	ldr	r3, [pc, #156]	; (8002dd8 <xPortStartScheduler+0x134>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f1c3 0307 	rsb	r3, r3, #7
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d00a      	beq.n	8002d5c <xPortStartScheduler+0xb8>
        __asm volatile
 8002d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d4a:	f383 8811 	msr	BASEPRI, r3
 8002d4e:	f3bf 8f6f 	isb	sy
 8002d52:	f3bf 8f4f 	dsb	sy
 8002d56:	60bb      	str	r3, [r7, #8]
    }
 8002d58:	bf00      	nop
 8002d5a:	e7fe      	b.n	8002d5a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002d5c:	4b1e      	ldr	r3, [pc, #120]	; (8002dd8 <xPortStartScheduler+0x134>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	021b      	lsls	r3, r3, #8
 8002d62:	4a1d      	ldr	r2, [pc, #116]	; (8002dd8 <xPortStartScheduler+0x134>)
 8002d64:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002d66:	4b1c      	ldr	r3, [pc, #112]	; (8002dd8 <xPortStartScheduler+0x134>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002d6e:	4a1a      	ldr	r2, [pc, #104]	; (8002dd8 <xPortStartScheduler+0x134>)
 8002d70:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	b2da      	uxtb	r2, r3
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002d7a:	4b18      	ldr	r3, [pc, #96]	; (8002ddc <xPortStartScheduler+0x138>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a17      	ldr	r2, [pc, #92]	; (8002ddc <xPortStartScheduler+0x138>)
 8002d80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d84:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002d86:	4b15      	ldr	r3, [pc, #84]	; (8002ddc <xPortStartScheduler+0x138>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a14      	ldr	r2, [pc, #80]	; (8002ddc <xPortStartScheduler+0x138>)
 8002d8c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002d90:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002d92:	f000 f963 	bl	800305c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002d96:	4b12      	ldr	r3, [pc, #72]	; (8002de0 <xPortStartScheduler+0x13c>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002d9c:	f000 f982 	bl	80030a4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002da0:	4b10      	ldr	r3, [pc, #64]	; (8002de4 <xPortStartScheduler+0x140>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a0f      	ldr	r2, [pc, #60]	; (8002de4 <xPortStartScheduler+0x140>)
 8002da6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002daa:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002dac:	f7ff ff64 	bl	8002c78 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002db0:	f7fe ff3e 	bl	8001c30 <vTaskSwitchContext>
    prvTaskExitError();
 8002db4:	f7ff ff1a 	bl	8002bec <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3718      	adds	r7, #24
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	e000ed00 	.word	0xe000ed00
 8002dc8:	410fc271 	.word	0x410fc271
 8002dcc:	410fc270 	.word	0x410fc270
 8002dd0:	e000e400 	.word	0xe000e400
 8002dd4:	200001b0 	.word	0x200001b0
 8002dd8:	200001b4 	.word	0x200001b4
 8002ddc:	e000ed20 	.word	0xe000ed20
 8002de0:	20000004 	.word	0x20000004
 8002de4:	e000ef34 	.word	0xe000ef34

08002de8 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b087      	sub	sp, #28
 8002dec:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002dee:	4b37      	ldr	r3, [pc, #220]	; (8002ecc <vInitPrioGroupValue+0xe4>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a37      	ldr	r2, [pc, #220]	; (8002ed0 <vInitPrioGroupValue+0xe8>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d10a      	bne.n	8002e0e <vInitPrioGroupValue+0x26>
        __asm volatile
 8002df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dfc:	f383 8811 	msr	BASEPRI, r3
 8002e00:	f3bf 8f6f 	isb	sy
 8002e04:	f3bf 8f4f 	dsb	sy
 8002e08:	613b      	str	r3, [r7, #16]
    }
 8002e0a:	bf00      	nop
 8002e0c:	e7fe      	b.n	8002e0c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002e0e:	4b2f      	ldr	r3, [pc, #188]	; (8002ecc <vInitPrioGroupValue+0xe4>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a30      	ldr	r2, [pc, #192]	; (8002ed4 <vInitPrioGroupValue+0xec>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d10a      	bne.n	8002e2e <vInitPrioGroupValue+0x46>
        __asm volatile
 8002e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e1c:	f383 8811 	msr	BASEPRI, r3
 8002e20:	f3bf 8f6f 	isb	sy
 8002e24:	f3bf 8f4f 	dsb	sy
 8002e28:	60fb      	str	r3, [r7, #12]
    }
 8002e2a:	bf00      	nop
 8002e2c:	e7fe      	b.n	8002e2c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002e2e:	4b2a      	ldr	r3, [pc, #168]	; (8002ed8 <vInitPrioGroupValue+0xf0>)
 8002e30:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	22ff      	movs	r2, #255	; 0xff
 8002e3e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002e48:	78fb      	ldrb	r3, [r7, #3]
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002e50:	b2da      	uxtb	r2, r3
 8002e52:	4b22      	ldr	r3, [pc, #136]	; (8002edc <vInitPrioGroupValue+0xf4>)
 8002e54:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002e56:	4b22      	ldr	r3, [pc, #136]	; (8002ee0 <vInitPrioGroupValue+0xf8>)
 8002e58:	2207      	movs	r2, #7
 8002e5a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e5c:	e009      	b.n	8002e72 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8002e5e:	4b20      	ldr	r3, [pc, #128]	; (8002ee0 <vInitPrioGroupValue+0xf8>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	3b01      	subs	r3, #1
 8002e64:	4a1e      	ldr	r2, [pc, #120]	; (8002ee0 <vInitPrioGroupValue+0xf8>)
 8002e66:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002e68:	78fb      	ldrb	r3, [r7, #3]
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e72:	78fb      	ldrb	r3, [r7, #3]
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e7a:	2b80      	cmp	r3, #128	; 0x80
 8002e7c:	d0ef      	beq.n	8002e5e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002e7e:	4b18      	ldr	r3, [pc, #96]	; (8002ee0 <vInitPrioGroupValue+0xf8>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f1c3 0307 	rsb	r3, r3, #7
 8002e86:	2b04      	cmp	r3, #4
 8002e88:	d00a      	beq.n	8002ea0 <vInitPrioGroupValue+0xb8>
        __asm volatile
 8002e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e8e:	f383 8811 	msr	BASEPRI, r3
 8002e92:	f3bf 8f6f 	isb	sy
 8002e96:	f3bf 8f4f 	dsb	sy
 8002e9a:	60bb      	str	r3, [r7, #8]
    }
 8002e9c:	bf00      	nop
 8002e9e:	e7fe      	b.n	8002e9e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002ea0:	4b0f      	ldr	r3, [pc, #60]	; (8002ee0 <vInitPrioGroupValue+0xf8>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	021b      	lsls	r3, r3, #8
 8002ea6:	4a0e      	ldr	r2, [pc, #56]	; (8002ee0 <vInitPrioGroupValue+0xf8>)
 8002ea8:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002eaa:	4b0d      	ldr	r3, [pc, #52]	; (8002ee0 <vInitPrioGroupValue+0xf8>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002eb2:	4a0b      	ldr	r2, [pc, #44]	; (8002ee0 <vInitPrioGroupValue+0xf8>)
 8002eb4:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	b2da      	uxtb	r2, r3
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8002ebe:	bf00      	nop
 8002ec0:	371c      	adds	r7, #28
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	e000ed00 	.word	0xe000ed00
 8002ed0:	410fc271 	.word	0x410fc271
 8002ed4:	410fc270 	.word	0x410fc270
 8002ed8:	e000e400 	.word	0xe000e400
 8002edc:	200001b0 	.word	0x200001b0
 8002ee0:	200001b4 	.word	0x200001b4

08002ee4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
        __asm volatile
 8002eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eee:	f383 8811 	msr	BASEPRI, r3
 8002ef2:	f3bf 8f6f 	isb	sy
 8002ef6:	f3bf 8f4f 	dsb	sy
 8002efa:	607b      	str	r3, [r7, #4]
    }
 8002efc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002efe:	4b0f      	ldr	r3, [pc, #60]	; (8002f3c <vPortEnterCritical+0x58>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	3301      	adds	r3, #1
 8002f04:	4a0d      	ldr	r2, [pc, #52]	; (8002f3c <vPortEnterCritical+0x58>)
 8002f06:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002f08:	4b0c      	ldr	r3, [pc, #48]	; (8002f3c <vPortEnterCritical+0x58>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d10f      	bne.n	8002f30 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002f10:	4b0b      	ldr	r3, [pc, #44]	; (8002f40 <vPortEnterCritical+0x5c>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00a      	beq.n	8002f30 <vPortEnterCritical+0x4c>
        __asm volatile
 8002f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f1e:	f383 8811 	msr	BASEPRI, r3
 8002f22:	f3bf 8f6f 	isb	sy
 8002f26:	f3bf 8f4f 	dsb	sy
 8002f2a:	603b      	str	r3, [r7, #0]
    }
 8002f2c:	bf00      	nop
 8002f2e:	e7fe      	b.n	8002f2e <vPortEnterCritical+0x4a>
    }
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr
 8002f3c:	20000004 	.word	0x20000004
 8002f40:	e000ed04 	.word	0xe000ed04

08002f44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002f4a:	4b12      	ldr	r3, [pc, #72]	; (8002f94 <vPortExitCritical+0x50>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d10a      	bne.n	8002f68 <vPortExitCritical+0x24>
        __asm volatile
 8002f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f56:	f383 8811 	msr	BASEPRI, r3
 8002f5a:	f3bf 8f6f 	isb	sy
 8002f5e:	f3bf 8f4f 	dsb	sy
 8002f62:	607b      	str	r3, [r7, #4]
    }
 8002f64:	bf00      	nop
 8002f66:	e7fe      	b.n	8002f66 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002f68:	4b0a      	ldr	r3, [pc, #40]	; (8002f94 <vPortExitCritical+0x50>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	3b01      	subs	r3, #1
 8002f6e:	4a09      	ldr	r2, [pc, #36]	; (8002f94 <vPortExitCritical+0x50>)
 8002f70:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002f72:	4b08      	ldr	r3, [pc, #32]	; (8002f94 <vPortExitCritical+0x50>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d105      	bne.n	8002f86 <vPortExitCritical+0x42>
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	f383 8811 	msr	BASEPRI, r3
    }
 8002f84:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002f86:	bf00      	nop
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	20000004 	.word	0x20000004
	...

08002fa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002fa0:	f3ef 8009 	mrs	r0, PSP
 8002fa4:	f3bf 8f6f 	isb	sy
 8002fa8:	4b15      	ldr	r3, [pc, #84]	; (8003000 <pxCurrentTCBConst>)
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	f01e 0f10 	tst.w	lr, #16
 8002fb0:	bf08      	it	eq
 8002fb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002fb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fba:	6010      	str	r0, [r2, #0]
 8002fbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002fc0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002fc4:	f380 8811 	msr	BASEPRI, r0
 8002fc8:	f3bf 8f4f 	dsb	sy
 8002fcc:	f3bf 8f6f 	isb	sy
 8002fd0:	f7fe fe2e 	bl	8001c30 <vTaskSwitchContext>
 8002fd4:	f04f 0000 	mov.w	r0, #0
 8002fd8:	f380 8811 	msr	BASEPRI, r0
 8002fdc:	bc09      	pop	{r0, r3}
 8002fde:	6819      	ldr	r1, [r3, #0]
 8002fe0:	6808      	ldr	r0, [r1, #0]
 8002fe2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fe6:	f01e 0f10 	tst.w	lr, #16
 8002fea:	bf08      	it	eq
 8002fec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002ff0:	f380 8809 	msr	PSP, r0
 8002ff4:	f3bf 8f6f 	isb	sy
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	f3af 8000 	nop.w

08003000 <pxCurrentTCBConst>:
 8003000:	20000070 	.word	0x20000070
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003004:	bf00      	nop
 8003006:	bf00      	nop

08003008 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
        __asm volatile
 800300e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003012:	f383 8811 	msr	BASEPRI, r3
 8003016:	f3bf 8f6f 	isb	sy
 800301a:	f3bf 8f4f 	dsb	sy
 800301e:	607b      	str	r3, [r7, #4]
    }
 8003020:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8003022:	f001 fc91 	bl	8004948 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003026:	f7fe fd47 	bl	8001ab8 <xTaskIncrementTick>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d006      	beq.n	800303e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8003030:	f001 fce8 	bl	8004a04 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003034:	4b08      	ldr	r3, [pc, #32]	; (8003058 <SysTick_Handler+0x50>)
 8003036:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	e001      	b.n	8003042 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800303e:	f001 fcc5 	bl	80049cc <SEGGER_SYSVIEW_RecordExitISR>
 8003042:	2300      	movs	r3, #0
 8003044:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	f383 8811 	msr	BASEPRI, r3
    }
 800304c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800304e:	bf00      	nop
 8003050:	3708      	adds	r7, #8
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	e000ed04 	.word	0xe000ed04

0800305c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003060:	4b0b      	ldr	r3, [pc, #44]	; (8003090 <vPortSetupTimerInterrupt+0x34>)
 8003062:	2200      	movs	r2, #0
 8003064:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003066:	4b0b      	ldr	r3, [pc, #44]	; (8003094 <vPortSetupTimerInterrupt+0x38>)
 8003068:	2200      	movs	r2, #0
 800306a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800306c:	4b0a      	ldr	r3, [pc, #40]	; (8003098 <vPortSetupTimerInterrupt+0x3c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a0a      	ldr	r2, [pc, #40]	; (800309c <vPortSetupTimerInterrupt+0x40>)
 8003072:	fba2 2303 	umull	r2, r3, r2, r3
 8003076:	099b      	lsrs	r3, r3, #6
 8003078:	4a09      	ldr	r2, [pc, #36]	; (80030a0 <vPortSetupTimerInterrupt+0x44>)
 800307a:	3b01      	subs	r3, #1
 800307c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800307e:	4b04      	ldr	r3, [pc, #16]	; (8003090 <vPortSetupTimerInterrupt+0x34>)
 8003080:	2207      	movs	r2, #7
 8003082:	601a      	str	r2, [r3, #0]
}
 8003084:	bf00      	nop
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	e000e010 	.word	0xe000e010
 8003094:	e000e018 	.word	0xe000e018
 8003098:	20000008 	.word	0x20000008
 800309c:	10624dd3 	.word	0x10624dd3
 80030a0:	e000e014 	.word	0xe000e014

080030a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80030a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80030b4 <vPortEnableVFP+0x10>
 80030a8:	6801      	ldr	r1, [r0, #0]
 80030aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80030ae:	6001      	str	r1, [r0, #0]
 80030b0:	4770      	bx	lr
 80030b2:	0000      	.short	0x0000
 80030b4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80030b8:	bf00      	nop
 80030ba:	bf00      	nop

080030bc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80030c2:	f3ef 8305 	mrs	r3, IPSR
 80030c6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2b0f      	cmp	r3, #15
 80030cc:	d914      	bls.n	80030f8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80030ce:	4a17      	ldr	r2, [pc, #92]	; (800312c <vPortValidateInterruptPriority+0x70>)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4413      	add	r3, r2
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80030d8:	4b15      	ldr	r3, [pc, #84]	; (8003130 <vPortValidateInterruptPriority+0x74>)
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	7afa      	ldrb	r2, [r7, #11]
 80030de:	429a      	cmp	r2, r3
 80030e0:	d20a      	bcs.n	80030f8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 80030e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030e6:	f383 8811 	msr	BASEPRI, r3
 80030ea:	f3bf 8f6f 	isb	sy
 80030ee:	f3bf 8f4f 	dsb	sy
 80030f2:	607b      	str	r3, [r7, #4]
    }
 80030f4:	bf00      	nop
 80030f6:	e7fe      	b.n	80030f6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80030f8:	4b0e      	ldr	r3, [pc, #56]	; (8003134 <vPortValidateInterruptPriority+0x78>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003100:	4b0d      	ldr	r3, [pc, #52]	; (8003138 <vPortValidateInterruptPriority+0x7c>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	429a      	cmp	r2, r3
 8003106:	d90a      	bls.n	800311e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8003108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800310c:	f383 8811 	msr	BASEPRI, r3
 8003110:	f3bf 8f6f 	isb	sy
 8003114:	f3bf 8f4f 	dsb	sy
 8003118:	603b      	str	r3, [r7, #0]
    }
 800311a:	bf00      	nop
 800311c:	e7fe      	b.n	800311c <vPortValidateInterruptPriority+0x60>
    }
 800311e:	bf00      	nop
 8003120:	3714      	adds	r7, #20
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	e000e3f0 	.word	0xe000e3f0
 8003130:	200001b0 	.word	0x200001b0
 8003134:	e000ed0c 	.word	0xe000ed0c
 8003138:	200001b4 	.word	0x200001b4

0800313c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b08a      	sub	sp, #40	; 0x28
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8003144:	2300      	movs	r3, #0
 8003146:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8003148:	f7fe fbe6 	bl	8001918 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800314c:	4b65      	ldr	r3, [pc, #404]	; (80032e4 <pvPortMalloc+0x1a8>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d101      	bne.n	8003158 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003154:	f000 f934 	bl	80033c0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003158:	4b63      	ldr	r3, [pc, #396]	; (80032e8 <pvPortMalloc+0x1ac>)
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4013      	ands	r3, r2
 8003160:	2b00      	cmp	r3, #0
 8003162:	f040 80a7 	bne.w	80032b4 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d02d      	beq.n	80031c8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800316c:	2208      	movs	r2, #8
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8003172:	687a      	ldr	r2, [r7, #4]
 8003174:	429a      	cmp	r2, r3
 8003176:	d227      	bcs.n	80031c8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8003178:	2208      	movs	r2, #8
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4413      	add	r3, r2
 800317e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f003 0307 	and.w	r3, r3, #7
 8003186:	2b00      	cmp	r3, #0
 8003188:	d021      	beq.n	80031ce <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f023 0307 	bic.w	r3, r3, #7
 8003190:	3308      	adds	r3, #8
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	429a      	cmp	r2, r3
 8003196:	d214      	bcs.n	80031c2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f023 0307 	bic.w	r3, r3, #7
 800319e:	3308      	adds	r3, #8
 80031a0:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f003 0307 	and.w	r3, r3, #7
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d010      	beq.n	80031ce <pvPortMalloc+0x92>
        __asm volatile
 80031ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031b0:	f383 8811 	msr	BASEPRI, r3
 80031b4:	f3bf 8f6f 	isb	sy
 80031b8:	f3bf 8f4f 	dsb	sy
 80031bc:	617b      	str	r3, [r7, #20]
    }
 80031be:	bf00      	nop
 80031c0:	e7fe      	b.n	80031c0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80031c2:	2300      	movs	r3, #0
 80031c4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80031c6:	e002      	b.n	80031ce <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80031c8:	2300      	movs	r3, #0
 80031ca:	607b      	str	r3, [r7, #4]
 80031cc:	e000      	b.n	80031d0 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80031ce:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d06e      	beq.n	80032b4 <pvPortMalloc+0x178>
 80031d6:	4b45      	ldr	r3, [pc, #276]	; (80032ec <pvPortMalloc+0x1b0>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	429a      	cmp	r2, r3
 80031de:	d869      	bhi.n	80032b4 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80031e0:	4b43      	ldr	r3, [pc, #268]	; (80032f0 <pvPortMalloc+0x1b4>)
 80031e2:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80031e4:	4b42      	ldr	r3, [pc, #264]	; (80032f0 <pvPortMalloc+0x1b4>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80031ea:	e004      	b.n	80031f6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 80031ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ee:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80031f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80031f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d903      	bls.n	8003208 <pvPortMalloc+0xcc>
 8003200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1f1      	bne.n	80031ec <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003208:	4b36      	ldr	r3, [pc, #216]	; (80032e4 <pvPortMalloc+0x1a8>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800320e:	429a      	cmp	r2, r3
 8003210:	d050      	beq.n	80032b4 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003212:	6a3b      	ldr	r3, [r7, #32]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2208      	movs	r2, #8
 8003218:	4413      	add	r3, r2
 800321a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800321c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	6a3b      	ldr	r3, [r7, #32]
 8003222:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003226:	685a      	ldr	r2, [r3, #4]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	1ad2      	subs	r2, r2, r3
 800322c:	2308      	movs	r3, #8
 800322e:	005b      	lsls	r3, r3, #1
 8003230:	429a      	cmp	r2, r3
 8003232:	d91f      	bls.n	8003274 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003234:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4413      	add	r3, r2
 800323a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	f003 0307 	and.w	r3, r3, #7
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00a      	beq.n	800325c <pvPortMalloc+0x120>
        __asm volatile
 8003246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800324a:	f383 8811 	msr	BASEPRI, r3
 800324e:	f3bf 8f6f 	isb	sy
 8003252:	f3bf 8f4f 	dsb	sy
 8003256:	613b      	str	r3, [r7, #16]
    }
 8003258:	bf00      	nop
 800325a:	e7fe      	b.n	800325a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800325c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	1ad2      	subs	r2, r2, r3
 8003264:	69bb      	ldr	r3, [r7, #24]
 8003266:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800326e:	69b8      	ldr	r0, [r7, #24]
 8003270:	f000 f908 	bl	8003484 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003274:	4b1d      	ldr	r3, [pc, #116]	; (80032ec <pvPortMalloc+0x1b0>)
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	4a1b      	ldr	r2, [pc, #108]	; (80032ec <pvPortMalloc+0x1b0>)
 8003280:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003282:	4b1a      	ldr	r3, [pc, #104]	; (80032ec <pvPortMalloc+0x1b0>)
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	4b1b      	ldr	r3, [pc, #108]	; (80032f4 <pvPortMalloc+0x1b8>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	429a      	cmp	r2, r3
 800328c:	d203      	bcs.n	8003296 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800328e:	4b17      	ldr	r3, [pc, #92]	; (80032ec <pvPortMalloc+0x1b0>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a18      	ldr	r2, [pc, #96]	; (80032f4 <pvPortMalloc+0x1b8>)
 8003294:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003298:	685a      	ldr	r2, [r3, #4]
 800329a:	4b13      	ldr	r3, [pc, #76]	; (80032e8 <pvPortMalloc+0x1ac>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	431a      	orrs	r2, r3
 80032a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80032a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a6:	2200      	movs	r2, #0
 80032a8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80032aa:	4b13      	ldr	r3, [pc, #76]	; (80032f8 <pvPortMalloc+0x1bc>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	3301      	adds	r3, #1
 80032b0:	4a11      	ldr	r2, [pc, #68]	; (80032f8 <pvPortMalloc+0x1bc>)
 80032b2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80032b4:	f7fe fb3e 	bl	8001934 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f003 0307 	and.w	r3, r3, #7
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00a      	beq.n	80032d8 <pvPortMalloc+0x19c>
        __asm volatile
 80032c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032c6:	f383 8811 	msr	BASEPRI, r3
 80032ca:	f3bf 8f6f 	isb	sy
 80032ce:	f3bf 8f4f 	dsb	sy
 80032d2:	60fb      	str	r3, [r7, #12]
    }
 80032d4:	bf00      	nop
 80032d6:	e7fe      	b.n	80032d6 <pvPortMalloc+0x19a>
    return pvReturn;
 80032d8:	69fb      	ldr	r3, [r7, #28]
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3728      	adds	r7, #40	; 0x28
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	20012dc0 	.word	0x20012dc0
 80032e8:	20012dd4 	.word	0x20012dd4
 80032ec:	20012dc4 	.word	0x20012dc4
 80032f0:	20012db8 	.word	0x20012db8
 80032f4:	20012dc8 	.word	0x20012dc8
 80032f8:	20012dcc 	.word	0x20012dcc

080032fc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d04d      	beq.n	80033aa <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800330e:	2308      	movs	r3, #8
 8003310:	425b      	negs	r3, r3
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	4413      	add	r3, r2
 8003316:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	4b24      	ldr	r3, [pc, #144]	; (80033b4 <vPortFree+0xb8>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4013      	ands	r3, r2
 8003326:	2b00      	cmp	r3, #0
 8003328:	d10a      	bne.n	8003340 <vPortFree+0x44>
        __asm volatile
 800332a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800332e:	f383 8811 	msr	BASEPRI, r3
 8003332:	f3bf 8f6f 	isb	sy
 8003336:	f3bf 8f4f 	dsb	sy
 800333a:	60fb      	str	r3, [r7, #12]
    }
 800333c:	bf00      	nop
 800333e:	e7fe      	b.n	800333e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00a      	beq.n	800335e <vPortFree+0x62>
        __asm volatile
 8003348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800334c:	f383 8811 	msr	BASEPRI, r3
 8003350:	f3bf 8f6f 	isb	sy
 8003354:	f3bf 8f4f 	dsb	sy
 8003358:	60bb      	str	r3, [r7, #8]
    }
 800335a:	bf00      	nop
 800335c:	e7fe      	b.n	800335c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	685a      	ldr	r2, [r3, #4]
 8003362:	4b14      	ldr	r3, [pc, #80]	; (80033b4 <vPortFree+0xb8>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4013      	ands	r3, r2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d01e      	beq.n	80033aa <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d11a      	bne.n	80033aa <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	4b0e      	ldr	r3, [pc, #56]	; (80033b4 <vPortFree+0xb8>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	43db      	mvns	r3, r3
 800337e:	401a      	ands	r2, r3
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003384:	f7fe fac8 	bl	8001918 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	685a      	ldr	r2, [r3, #4]
 800338c:	4b0a      	ldr	r3, [pc, #40]	; (80033b8 <vPortFree+0xbc>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4413      	add	r3, r2
 8003392:	4a09      	ldr	r2, [pc, #36]	; (80033b8 <vPortFree+0xbc>)
 8003394:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003396:	6938      	ldr	r0, [r7, #16]
 8003398:	f000 f874 	bl	8003484 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800339c:	4b07      	ldr	r3, [pc, #28]	; (80033bc <vPortFree+0xc0>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	3301      	adds	r3, #1
 80033a2:	4a06      	ldr	r2, [pc, #24]	; (80033bc <vPortFree+0xc0>)
 80033a4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80033a6:	f7fe fac5 	bl	8001934 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80033aa:	bf00      	nop
 80033ac:	3718      	adds	r7, #24
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	20012dd4 	.word	0x20012dd4
 80033b8:	20012dc4 	.word	0x20012dc4
 80033bc:	20012dd0 	.word	0x20012dd0

080033c0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80033c6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80033ca:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80033cc:	4b27      	ldr	r3, [pc, #156]	; (800346c <prvHeapInit+0xac>)
 80033ce:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f003 0307 	and.w	r3, r3, #7
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00c      	beq.n	80033f4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	3307      	adds	r3, #7
 80033de:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f023 0307 	bic.w	r3, r3, #7
 80033e6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	4a1f      	ldr	r2, [pc, #124]	; (800346c <prvHeapInit+0xac>)
 80033f0:	4413      	add	r3, r2
 80033f2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80033f8:	4a1d      	ldr	r2, [pc, #116]	; (8003470 <prvHeapInit+0xb0>)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80033fe:	4b1c      	ldr	r3, [pc, #112]	; (8003470 <prvHeapInit+0xb0>)
 8003400:	2200      	movs	r2, #0
 8003402:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	68ba      	ldr	r2, [r7, #8]
 8003408:	4413      	add	r3, r2
 800340a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800340c:	2208      	movs	r2, #8
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	1a9b      	subs	r3, r3, r2
 8003412:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f023 0307 	bic.w	r3, r3, #7
 800341a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	4a15      	ldr	r2, [pc, #84]	; (8003474 <prvHeapInit+0xb4>)
 8003420:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8003422:	4b14      	ldr	r3, [pc, #80]	; (8003474 <prvHeapInit+0xb4>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2200      	movs	r2, #0
 8003428:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800342a:	4b12      	ldr	r3, [pc, #72]	; (8003474 <prvHeapInit+0xb4>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2200      	movs	r2, #0
 8003430:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	1ad2      	subs	r2, r2, r3
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003440:	4b0c      	ldr	r3, [pc, #48]	; (8003474 <prvHeapInit+0xb4>)
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	4a0a      	ldr	r2, [pc, #40]	; (8003478 <prvHeapInit+0xb8>)
 800344e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	4a09      	ldr	r2, [pc, #36]	; (800347c <prvHeapInit+0xbc>)
 8003456:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003458:	4b09      	ldr	r3, [pc, #36]	; (8003480 <prvHeapInit+0xc0>)
 800345a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800345e:	601a      	str	r2, [r3, #0]
}
 8003460:	bf00      	nop
 8003462:	3714      	adds	r7, #20
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr
 800346c:	200001b8 	.word	0x200001b8
 8003470:	20012db8 	.word	0x20012db8
 8003474:	20012dc0 	.word	0x20012dc0
 8003478:	20012dc8 	.word	0x20012dc8
 800347c:	20012dc4 	.word	0x20012dc4
 8003480:	20012dd4 	.word	0x20012dd4

08003484 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800348c:	4b28      	ldr	r3, [pc, #160]	; (8003530 <prvInsertBlockIntoFreeList+0xac>)
 800348e:	60fb      	str	r3, [r7, #12]
 8003490:	e002      	b.n	8003498 <prvInsertBlockIntoFreeList+0x14>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	60fb      	str	r3, [r7, #12]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d8f7      	bhi.n	8003492 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	68ba      	ldr	r2, [r7, #8]
 80034ac:	4413      	add	r3, r2
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d108      	bne.n	80034c6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	441a      	add	r2, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	68ba      	ldr	r2, [r7, #8]
 80034d0:	441a      	add	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d118      	bne.n	800350c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	4b15      	ldr	r3, [pc, #84]	; (8003534 <prvInsertBlockIntoFreeList+0xb0>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d00d      	beq.n	8003502 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685a      	ldr	r2, [r3, #4]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	441a      	add	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	601a      	str	r2, [r3, #0]
 8003500:	e008      	b.n	8003514 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003502:	4b0c      	ldr	r3, [pc, #48]	; (8003534 <prvInsertBlockIntoFreeList+0xb0>)
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	601a      	str	r2, [r3, #0]
 800350a:	e003      	b.n	8003514 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003514:	68fa      	ldr	r2, [r7, #12]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	429a      	cmp	r2, r3
 800351a:	d002      	beq.n	8003522 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003522:	bf00      	nop
 8003524:	3714      	adds	r7, #20
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	20012db8 	.word	0x20012db8
 8003534:	20012dc0 	.word	0x20012dc0

08003538 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800353c:	4803      	ldr	r0, [pc, #12]	; (800354c <_cbSendSystemDesc+0x14>)
 800353e:	f001 f9ad 	bl	800489c <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8003542:	4803      	ldr	r0, [pc, #12]	; (8003550 <_cbSendSystemDesc+0x18>)
 8003544:	f001 f9aa 	bl	800489c <SEGGER_SYSVIEW_SendSysDesc>
}
 8003548:	bf00      	nop
 800354a:	bd80      	pop	{r7, pc}
 800354c:	08006c14 	.word	0x08006c14
 8003550:	08006c5c 	.word	0x08006c5c

08003554 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8003558:	4b06      	ldr	r3, [pc, #24]	; (8003574 <SEGGER_SYSVIEW_Conf+0x20>)
 800355a:	6818      	ldr	r0, [r3, #0]
 800355c:	4b05      	ldr	r3, [pc, #20]	; (8003574 <SEGGER_SYSVIEW_Conf+0x20>)
 800355e:	6819      	ldr	r1, [r3, #0]
 8003560:	4b05      	ldr	r3, [pc, #20]	; (8003578 <SEGGER_SYSVIEW_Conf+0x24>)
 8003562:	4a06      	ldr	r2, [pc, #24]	; (800357c <SEGGER_SYSVIEW_Conf+0x28>)
 8003564:	f000 fd18 	bl	8003f98 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8003568:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800356c:	f000 fd58 	bl	8004020 <SEGGER_SYSVIEW_SetRAMBase>
}
 8003570:	bf00      	nop
 8003572:	bd80      	pop	{r7, pc}
 8003574:	20000008 	.word	0x20000008
 8003578:	08003539 	.word	0x08003539
 800357c:	08006cec 	.word	0x08006cec

08003580 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8003580:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003582:	b085      	sub	sp, #20
 8003584:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8003586:	2300      	movs	r3, #0
 8003588:	607b      	str	r3, [r7, #4]
 800358a:	e033      	b.n	80035f4 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800358c:	491e      	ldr	r1, [pc, #120]	; (8003608 <_cbSendTaskList+0x88>)
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	4613      	mov	r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	4413      	add	r3, r2
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	440b      	add	r3, r1
 800359a:	6818      	ldr	r0, [r3, #0]
 800359c:	491a      	ldr	r1, [pc, #104]	; (8003608 <_cbSendTaskList+0x88>)
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	4613      	mov	r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	4413      	add	r3, r2
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	440b      	add	r3, r1
 80035aa:	3304      	adds	r3, #4
 80035ac:	6819      	ldr	r1, [r3, #0]
 80035ae:	4c16      	ldr	r4, [pc, #88]	; (8003608 <_cbSendTaskList+0x88>)
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	4613      	mov	r3, r2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	4413      	add	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	4423      	add	r3, r4
 80035bc:	3308      	adds	r3, #8
 80035be:	681c      	ldr	r4, [r3, #0]
 80035c0:	4d11      	ldr	r5, [pc, #68]	; (8003608 <_cbSendTaskList+0x88>)
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	4613      	mov	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	4413      	add	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	442b      	add	r3, r5
 80035ce:	330c      	adds	r3, #12
 80035d0:	681d      	ldr	r5, [r3, #0]
 80035d2:	4e0d      	ldr	r6, [pc, #52]	; (8003608 <_cbSendTaskList+0x88>)
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	4613      	mov	r3, r2
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	4413      	add	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	4433      	add	r3, r6
 80035e0:	3310      	adds	r3, #16
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	462b      	mov	r3, r5
 80035e8:	4622      	mov	r2, r4
 80035ea:	f000 f8bd 	bl	8003768 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	3301      	adds	r3, #1
 80035f2:	607b      	str	r3, [r7, #4]
 80035f4:	4b05      	ldr	r3, [pc, #20]	; (800360c <_cbSendTaskList+0x8c>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d3c6      	bcc.n	800358c <_cbSendTaskList+0xc>
  }
}
 80035fe:	bf00      	nop
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003608:	20012dd8 	.word	0x20012dd8
 800360c:	20012e78 	.word	0x20012e78

08003610 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8003610:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003614:	b082      	sub	sp, #8
 8003616:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8003618:	f7fe fa3c 	bl	8001a94 <xTaskGetTickCountFromISR>
 800361c:	4603      	mov	r3, r0
 800361e:	2200      	movs	r2, #0
 8003620:	469a      	mov	sl, r3
 8003622:	4693      	mov	fp, r2
 8003624:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8003628:	e9d7 0100 	ldrd	r0, r1, [r7]
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	f04f 0a00 	mov.w	sl, #0
 8003634:	f04f 0b00 	mov.w	fp, #0
 8003638:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800363c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8003640:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8003644:	4652      	mov	r2, sl
 8003646:	465b      	mov	r3, fp
 8003648:	1a14      	subs	r4, r2, r0
 800364a:	eb63 0501 	sbc.w	r5, r3, r1
 800364e:	f04f 0200 	mov.w	r2, #0
 8003652:	f04f 0300 	mov.w	r3, #0
 8003656:	00ab      	lsls	r3, r5, #2
 8003658:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800365c:	00a2      	lsls	r2, r4, #2
 800365e:	4614      	mov	r4, r2
 8003660:	461d      	mov	r5, r3
 8003662:	eb14 0800 	adds.w	r8, r4, r0
 8003666:	eb45 0901 	adc.w	r9, r5, r1
 800366a:	f04f 0200 	mov.w	r2, #0
 800366e:	f04f 0300 	mov.w	r3, #0
 8003672:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003676:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800367a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800367e:	4690      	mov	r8, r2
 8003680:	4699      	mov	r9, r3
 8003682:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8003686:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800368a:	4610      	mov	r0, r2
 800368c:	4619      	mov	r1, r3
 800368e:	3708      	adds	r7, #8
 8003690:	46bd      	mov	sp, r7
 8003692:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08003698 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af02      	add	r7, sp, #8
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
 80036a4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80036a6:	2205      	movs	r2, #5
 80036a8:	492b      	ldr	r1, [pc, #172]	; (8003758 <SYSVIEW_AddTask+0xc0>)
 80036aa:	68b8      	ldr	r0, [r7, #8]
 80036ac:	f003 fa74 	bl	8006b98 <memcmp>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d04b      	beq.n	800374e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80036b6:	4b29      	ldr	r3, [pc, #164]	; (800375c <SYSVIEW_AddTask+0xc4>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2b07      	cmp	r3, #7
 80036bc:	d903      	bls.n	80036c6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80036be:	4828      	ldr	r0, [pc, #160]	; (8003760 <SYSVIEW_AddTask+0xc8>)
 80036c0:	f001 fbea 	bl	8004e98 <SEGGER_SYSVIEW_Warn>
    return;
 80036c4:	e044      	b.n	8003750 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80036c6:	4b25      	ldr	r3, [pc, #148]	; (800375c <SYSVIEW_AddTask+0xc4>)
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	4926      	ldr	r1, [pc, #152]	; (8003764 <SYSVIEW_AddTask+0xcc>)
 80036cc:	4613      	mov	r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	4413      	add	r3, r2
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	440b      	add	r3, r1
 80036d6:	68fa      	ldr	r2, [r7, #12]
 80036d8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 80036da:	4b20      	ldr	r3, [pc, #128]	; (800375c <SYSVIEW_AddTask+0xc4>)
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	4921      	ldr	r1, [pc, #132]	; (8003764 <SYSVIEW_AddTask+0xcc>)
 80036e0:	4613      	mov	r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	4413      	add	r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	440b      	add	r3, r1
 80036ea:	3304      	adds	r3, #4
 80036ec:	68ba      	ldr	r2, [r7, #8]
 80036ee:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 80036f0:	4b1a      	ldr	r3, [pc, #104]	; (800375c <SYSVIEW_AddTask+0xc4>)
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	491b      	ldr	r1, [pc, #108]	; (8003764 <SYSVIEW_AddTask+0xcc>)
 80036f6:	4613      	mov	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	440b      	add	r3, r1
 8003700:	3308      	adds	r3, #8
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003706:	4b15      	ldr	r3, [pc, #84]	; (800375c <SYSVIEW_AddTask+0xc4>)
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	4916      	ldr	r1, [pc, #88]	; (8003764 <SYSVIEW_AddTask+0xcc>)
 800370c:	4613      	mov	r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	4413      	add	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	330c      	adds	r3, #12
 8003718:	683a      	ldr	r2, [r7, #0]
 800371a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800371c:	4b0f      	ldr	r3, [pc, #60]	; (800375c <SYSVIEW_AddTask+0xc4>)
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	4910      	ldr	r1, [pc, #64]	; (8003764 <SYSVIEW_AddTask+0xcc>)
 8003722:	4613      	mov	r3, r2
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	4413      	add	r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	440b      	add	r3, r1
 800372c:	3310      	adds	r3, #16
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8003732:	4b0a      	ldr	r3, [pc, #40]	; (800375c <SYSVIEW_AddTask+0xc4>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	3301      	adds	r3, #1
 8003738:	4a08      	ldr	r2, [pc, #32]	; (800375c <SYSVIEW_AddTask+0xc4>)
 800373a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	9300      	str	r3, [sp, #0]
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	68b9      	ldr	r1, [r7, #8]
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f000 f80e 	bl	8003768 <SYSVIEW_SendTaskInfo>
 800374c:	e000      	b.n	8003750 <SYSVIEW_AddTask+0xb8>
    return;
 800374e:	bf00      	nop

}
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	08006c6c 	.word	0x08006c6c
 800375c:	20012e78 	.word	0x20012e78
 8003760:	08006c74 	.word	0x08006c74
 8003764:	20012dd8 	.word	0x20012dd8

08003768 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8003768:	b580      	push	{r7, lr}
 800376a:	b08a      	sub	sp, #40	; 0x28
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
 8003774:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8003776:	f107 0314 	add.w	r3, r7, #20
 800377a:	2214      	movs	r2, #20
 800377c:	2100      	movs	r1, #0
 800377e:	4618      	mov	r0, r3
 8003780:	f003 fa28 	bl	8006bd4 <memset>
  TaskInfo.TaskID     = TaskID;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8003794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003796:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8003798:	f107 0314 	add.w	r3, r7, #20
 800379c:	4618      	mov	r0, r3
 800379e:	f000 ff85 	bl	80046ac <SEGGER_SYSVIEW_SendTaskInfo>
}
 80037a2:	bf00      	nop
 80037a4:	3728      	adds	r7, #40	; 0x28
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80037b2:	4b24      	ldr	r3, [pc, #144]	; (8003844 <_DoInit+0x98>)
 80037b4:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2203      	movs	r2, #3
 80037ba:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2203      	movs	r2, #3
 80037c0:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a20      	ldr	r2, [pc, #128]	; (8003848 <_DoInit+0x9c>)
 80037c6:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	4a20      	ldr	r2, [pc, #128]	; (800384c <_DoInit+0xa0>)
 80037cc:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80037d4:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a17      	ldr	r2, [pc, #92]	; (8003848 <_DoInit+0x9c>)
 80037ec:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a17      	ldr	r2, [pc, #92]	; (8003850 <_DoInit+0xa4>)
 80037f2:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2210      	movs	r2, #16
 80037f8:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	3307      	adds	r3, #7
 8003810:	4a10      	ldr	r2, [pc, #64]	; (8003854 <_DoInit+0xa8>)
 8003812:	6810      	ldr	r0, [r2, #0]
 8003814:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003816:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a0e      	ldr	r2, [pc, #56]	; (8003858 <_DoInit+0xac>)
 800381e:	6810      	ldr	r0, [r2, #0]
 8003820:	6018      	str	r0, [r3, #0]
 8003822:	8891      	ldrh	r1, [r2, #4]
 8003824:	7992      	ldrb	r2, [r2, #6]
 8003826:	8099      	strh	r1, [r3, #4]
 8003828:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800382a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2220      	movs	r2, #32
 8003832:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003834:	f3bf 8f5f 	dmb	sy
}
 8003838:	bf00      	nop
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr
 8003844:	20012e7c 	.word	0x20012e7c
 8003848:	08006cc4 	.word	0x08006cc4
 800384c:	20012f24 	.word	0x20012f24
 8003850:	20013f24 	.word	0x20013f24
 8003854:	08006cd0 	.word	0x08006cd0
 8003858:	08006cd4 	.word	0x08006cd4

0800385c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800385c:	b580      	push	{r7, lr}
 800385e:	b08c      	sub	sp, #48	; 0x30
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8003868:	4b3e      	ldr	r3, [pc, #248]	; (8003964 <SEGGER_RTT_ReadNoLock+0x108>)
 800386a:	623b      	str	r3, [r7, #32]
 800386c:	6a3b      	ldr	r3, [r7, #32]
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	b2db      	uxtb	r3, r3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d101      	bne.n	800387a <SEGGER_RTT_ReadNoLock+0x1e>
 8003876:	f7ff ff99 	bl	80037ac <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	4613      	mov	r3, r2
 800387e:	005b      	lsls	r3, r3, #1
 8003880:	4413      	add	r3, r2
 8003882:	00db      	lsls	r3, r3, #3
 8003884:	3360      	adds	r3, #96	; 0x60
 8003886:	4a37      	ldr	r2, [pc, #220]	; (8003964 <SEGGER_RTT_ReadNoLock+0x108>)
 8003888:	4413      	add	r3, r2
 800388a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800389c:	2300      	movs	r3, #0
 800389e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80038a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038a2:	69bb      	ldr	r3, [r7, #24]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d92b      	bls.n	8003900 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	689a      	ldr	r2, [r3, #8]
 80038ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4293      	cmp	r3, r2
 80038b8:	bf28      	it	cs
 80038ba:	4613      	movcs	r3, r2
 80038bc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	685a      	ldr	r2, [r3, #4]
 80038c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038c4:	4413      	add	r3, r2
 80038c6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	6939      	ldr	r1, [r7, #16]
 80038cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80038ce:	f003 f973 	bl	8006bb8 <memcpy>
    NumBytesRead += NumBytesRem;
 80038d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	4413      	add	r3, r2
 80038d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80038da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	4413      	add	r3, r2
 80038e0:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80038ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	4413      	add	r3, r2
 80038f0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d101      	bne.n	8003900 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 80038fc:	2300      	movs	r3, #0
 80038fe:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4293      	cmp	r3, r2
 800390e:	bf28      	it	cs
 8003910:	4613      	movcs	r3, r2
 8003912:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d019      	beq.n	800394e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	685a      	ldr	r2, [r3, #4]
 800391e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003920:	4413      	add	r3, r2
 8003922:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003924:	697a      	ldr	r2, [r7, #20]
 8003926:	6939      	ldr	r1, [r7, #16]
 8003928:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800392a:	f003 f945 	bl	8006bb8 <memcpy>
    NumBytesRead += NumBytesRem;
 800392e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	4413      	add	r3, r2
 8003934:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003936:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	4413      	add	r3, r2
 800393c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003946:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	4413      	add	r3, r2
 800394c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800394e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003950:	2b00      	cmp	r3, #0
 8003952:	d002      	beq.n	800395a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003958:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800395a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800395c:	4618      	mov	r0, r3
 800395e:	3730      	adds	r7, #48	; 0x30
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	20012e7c 	.word	0x20012e7c

08003968 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8003968:	b580      	push	{r7, lr}
 800396a:	b088      	sub	sp, #32
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
 8003974:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8003976:	4b3d      	ldr	r3, [pc, #244]	; (8003a6c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8003978:	61bb      	str	r3, [r7, #24]
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	d101      	bne.n	8003988 <SEGGER_RTT_AllocUpBuffer+0x20>
 8003984:	f7ff ff12 	bl	80037ac <_DoInit>
  SEGGER_RTT_LOCK();
 8003988:	f3ef 8311 	mrs	r3, BASEPRI
 800398c:	f04f 0120 	mov.w	r1, #32
 8003990:	f381 8811 	msr	BASEPRI, r1
 8003994:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003996:	4b35      	ldr	r3, [pc, #212]	; (8003a6c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8003998:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800399a:	2300      	movs	r3, #0
 800399c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800399e:	6939      	ldr	r1, [r7, #16]
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	1c5a      	adds	r2, r3, #1
 80039a4:	4613      	mov	r3, r2
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	4413      	add	r3, r2
 80039aa:	00db      	lsls	r3, r3, #3
 80039ac:	440b      	add	r3, r1
 80039ae:	3304      	adds	r3, #4
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d008      	beq.n	80039c8 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	3301      	adds	r3, #1
 80039ba:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	69fa      	ldr	r2, [r7, #28]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	dbeb      	blt.n	800399e <SEGGER_RTT_AllocUpBuffer+0x36>
 80039c6:	e000      	b.n	80039ca <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80039c8:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	69fa      	ldr	r2, [r7, #28]
 80039d0:	429a      	cmp	r2, r3
 80039d2:	da3f      	bge.n	8003a54 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80039d4:	6939      	ldr	r1, [r7, #16]
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	1c5a      	adds	r2, r3, #1
 80039da:	4613      	mov	r3, r2
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	4413      	add	r3, r2
 80039e0:	00db      	lsls	r3, r3, #3
 80039e2:	440b      	add	r3, r1
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80039e8:	6939      	ldr	r1, [r7, #16]
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	1c5a      	adds	r2, r3, #1
 80039ee:	4613      	mov	r3, r2
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	4413      	add	r3, r2
 80039f4:	00db      	lsls	r3, r3, #3
 80039f6:	440b      	add	r3, r1
 80039f8:	3304      	adds	r3, #4
 80039fa:	68ba      	ldr	r2, [r7, #8]
 80039fc:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80039fe:	6939      	ldr	r1, [r7, #16]
 8003a00:	69fa      	ldr	r2, [r7, #28]
 8003a02:	4613      	mov	r3, r2
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	4413      	add	r3, r2
 8003a08:	00db      	lsls	r3, r3, #3
 8003a0a:	440b      	add	r3, r1
 8003a0c:	3320      	adds	r3, #32
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8003a12:	6939      	ldr	r1, [r7, #16]
 8003a14:	69fa      	ldr	r2, [r7, #28]
 8003a16:	4613      	mov	r3, r2
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	4413      	add	r3, r2
 8003a1c:	00db      	lsls	r3, r3, #3
 8003a1e:	440b      	add	r3, r1
 8003a20:	3328      	adds	r3, #40	; 0x28
 8003a22:	2200      	movs	r2, #0
 8003a24:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8003a26:	6939      	ldr	r1, [r7, #16]
 8003a28:	69fa      	ldr	r2, [r7, #28]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	005b      	lsls	r3, r3, #1
 8003a2e:	4413      	add	r3, r2
 8003a30:	00db      	lsls	r3, r3, #3
 8003a32:	440b      	add	r3, r1
 8003a34:	3324      	adds	r3, #36	; 0x24
 8003a36:	2200      	movs	r2, #0
 8003a38:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8003a3a:	6939      	ldr	r1, [r7, #16]
 8003a3c:	69fa      	ldr	r2, [r7, #28]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	005b      	lsls	r3, r3, #1
 8003a42:	4413      	add	r3, r2
 8003a44:	00db      	lsls	r3, r3, #3
 8003a46:	440b      	add	r3, r1
 8003a48:	332c      	adds	r3, #44	; 0x2c
 8003a4a:	683a      	ldr	r2, [r7, #0]
 8003a4c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003a4e:	f3bf 8f5f 	dmb	sy
 8003a52:	e002      	b.n	8003a5a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8003a54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a58:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8003a60:	69fb      	ldr	r3, [r7, #28]
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3720      	adds	r7, #32
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	20012e7c 	.word	0x20012e7c

08003a70 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b088      	sub	sp, #32
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	607a      	str	r2, [r7, #4]
 8003a7c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8003a7e:	4b33      	ldr	r3, [pc, #204]	; (8003b4c <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8003a80:	61bb      	str	r3, [r7, #24]
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d101      	bne.n	8003a90 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8003a8c:	f7ff fe8e 	bl	80037ac <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003a90:	4b2e      	ldr	r3, [pc, #184]	; (8003b4c <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8003a92:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	461a      	mov	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d24d      	bcs.n	8003b3c <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8003aa0:	f3ef 8311 	mrs	r3, BASEPRI
 8003aa4:	f04f 0120 	mov.w	r1, #32
 8003aa8:	f381 8811 	msr	BASEPRI, r1
 8003aac:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d031      	beq.n	8003b18 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8003ab4:	6979      	ldr	r1, [r7, #20]
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	4413      	add	r3, r2
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	440b      	add	r3, r1
 8003ac2:	3360      	adds	r3, #96	; 0x60
 8003ac4:	68ba      	ldr	r2, [r7, #8]
 8003ac6:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8003ac8:	6979      	ldr	r1, [r7, #20]
 8003aca:	68fa      	ldr	r2, [r7, #12]
 8003acc:	4613      	mov	r3, r2
 8003ace:	005b      	lsls	r3, r3, #1
 8003ad0:	4413      	add	r3, r2
 8003ad2:	00db      	lsls	r3, r3, #3
 8003ad4:	440b      	add	r3, r1
 8003ad6:	3364      	adds	r3, #100	; 0x64
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8003adc:	6979      	ldr	r1, [r7, #20]
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	4413      	add	r3, r2
 8003ae6:	00db      	lsls	r3, r3, #3
 8003ae8:	440b      	add	r3, r1
 8003aea:	3368      	adds	r3, #104	; 0x68
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8003af0:	6979      	ldr	r1, [r7, #20]
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	4613      	mov	r3, r2
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	4413      	add	r3, r2
 8003afa:	00db      	lsls	r3, r3, #3
 8003afc:	440b      	add	r3, r1
 8003afe:	3370      	adds	r3, #112	; 0x70
 8003b00:	2200      	movs	r2, #0
 8003b02:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8003b04:	6979      	ldr	r1, [r7, #20]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	4413      	add	r3, r2
 8003b0e:	00db      	lsls	r3, r3, #3
 8003b10:	440b      	add	r3, r1
 8003b12:	336c      	adds	r3, #108	; 0x6c
 8003b14:	2200      	movs	r2, #0
 8003b16:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8003b18:	6979      	ldr	r1, [r7, #20]
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	4413      	add	r3, r2
 8003b22:	00db      	lsls	r3, r3, #3
 8003b24:	440b      	add	r3, r1
 8003b26:	3374      	adds	r3, #116	; 0x74
 8003b28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b2a:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003b2c:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8003b36:	2300      	movs	r3, #0
 8003b38:	61fb      	str	r3, [r7, #28]
 8003b3a:	e002      	b.n	8003b42 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8003b3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b40:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8003b42:	69fb      	ldr	r3, [r7, #28]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3720      	adds	r7, #32
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	20012e7c 	.word	0x20012e7c

08003b50 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8003b50:	b480      	push	{r7}
 8003b52:	b087      	sub	sp, #28
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8003b60:	e002      	b.n	8003b68 <_EncodeStr+0x18>
    Len++;
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	3301      	adds	r3, #1
 8003b66:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8003b68:	68ba      	ldr	r2, [r7, #8]
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	4413      	add	r3, r2
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d1f6      	bne.n	8003b62 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8003b74:	693a      	ldr	r2, [r7, #16]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d901      	bls.n	8003b80 <_EncodeStr+0x30>
    Len = Limit;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	2bfe      	cmp	r3, #254	; 0xfe
 8003b84:	d806      	bhi.n	8003b94 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	1c5a      	adds	r2, r3, #1
 8003b8a:	60fa      	str	r2, [r7, #12]
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	b2d2      	uxtb	r2, r2
 8003b90:	701a      	strb	r2, [r3, #0]
 8003b92:	e011      	b.n	8003bb8 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	1c5a      	adds	r2, r3, #1
 8003b98:	60fa      	str	r2, [r7, #12]
 8003b9a:	22ff      	movs	r2, #255	; 0xff
 8003b9c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	1c5a      	adds	r2, r3, #1
 8003ba2:	60fa      	str	r2, [r7, #12]
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	b2d2      	uxtb	r2, r2
 8003ba8:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	0a19      	lsrs	r1, r3, #8
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	1c5a      	adds	r2, r3, #1
 8003bb2:	60fa      	str	r2, [r7, #12]
 8003bb4:	b2ca      	uxtb	r2, r1
 8003bb6:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8003bbc:	e00a      	b.n	8003bd4 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8003bbe:	68ba      	ldr	r2, [r7, #8]
 8003bc0:	1c53      	adds	r3, r2, #1
 8003bc2:	60bb      	str	r3, [r7, #8]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	1c59      	adds	r1, r3, #1
 8003bc8:	60f9      	str	r1, [r7, #12]
 8003bca:	7812      	ldrb	r2, [r2, #0]
 8003bcc:	701a      	strb	r2, [r3, #0]
    n++;
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8003bd4:	697a      	ldr	r2, [r7, #20]
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d3f0      	bcc.n	8003bbe <_EncodeStr+0x6e>
  }
  return pPayload;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	371c      	adds	r7, #28
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr

08003bea <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8003bea:	b480      	push	{r7}
 8003bec:	b083      	sub	sp, #12
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	3304      	adds	r3, #4
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	370c      	adds	r7, #12
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
	...

08003c04 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003c0a:	4b36      	ldr	r3, [pc, #216]	; (8003ce4 <_HandleIncomingPacket+0xe0>)
 8003c0c:	7e1b      	ldrb	r3, [r3, #24]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	1cfb      	adds	r3, r7, #3
 8003c12:	2201      	movs	r2, #1
 8003c14:	4619      	mov	r1, r3
 8003c16:	f7ff fe21 	bl	800385c <SEGGER_RTT_ReadNoLock>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	dd54      	ble.n	8003cce <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 8003c24:	78fb      	ldrb	r3, [r7, #3]
 8003c26:	2b80      	cmp	r3, #128	; 0x80
 8003c28:	d032      	beq.n	8003c90 <_HandleIncomingPacket+0x8c>
 8003c2a:	2b80      	cmp	r3, #128	; 0x80
 8003c2c:	dc42      	bgt.n	8003cb4 <_HandleIncomingPacket+0xb0>
 8003c2e:	2b07      	cmp	r3, #7
 8003c30:	dc16      	bgt.n	8003c60 <_HandleIncomingPacket+0x5c>
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	dd3e      	ble.n	8003cb4 <_HandleIncomingPacket+0xb0>
 8003c36:	3b01      	subs	r3, #1
 8003c38:	2b06      	cmp	r3, #6
 8003c3a:	d83b      	bhi.n	8003cb4 <_HandleIncomingPacket+0xb0>
 8003c3c:	a201      	add	r2, pc, #4	; (adr r2, 8003c44 <_HandleIncomingPacket+0x40>)
 8003c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c42:	bf00      	nop
 8003c44:	08003c67 	.word	0x08003c67
 8003c48:	08003c6d 	.word	0x08003c6d
 8003c4c:	08003c73 	.word	0x08003c73
 8003c50:	08003c79 	.word	0x08003c79
 8003c54:	08003c7f 	.word	0x08003c7f
 8003c58:	08003c85 	.word	0x08003c85
 8003c5c:	08003c8b 	.word	0x08003c8b
 8003c60:	2b7f      	cmp	r3, #127	; 0x7f
 8003c62:	d036      	beq.n	8003cd2 <_HandleIncomingPacket+0xce>
 8003c64:	e026      	b.n	8003cb4 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8003c66:	f000 fba7 	bl	80043b8 <SEGGER_SYSVIEW_Start>
      break;
 8003c6a:	e037      	b.n	8003cdc <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8003c6c:	f000 fc5e 	bl	800452c <SEGGER_SYSVIEW_Stop>
      break;
 8003c70:	e034      	b.n	8003cdc <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8003c72:	f000 fe37 	bl	80048e4 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8003c76:	e031      	b.n	8003cdc <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8003c78:	f000 fdfc 	bl	8004874 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8003c7c:	e02e      	b.n	8003cdc <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8003c7e:	f000 fc7b 	bl	8004578 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8003c82:	e02b      	b.n	8003cdc <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8003c84:	f001 f8ca 	bl	8004e1c <SEGGER_SYSVIEW_SendNumModules>
      break;
 8003c88:	e028      	b.n	8003cdc <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8003c8a:	f001 f8a9 	bl	8004de0 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8003c8e:	e025      	b.n	8003cdc <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003c90:	4b14      	ldr	r3, [pc, #80]	; (8003ce4 <_HandleIncomingPacket+0xe0>)
 8003c92:	7e1b      	ldrb	r3, [r3, #24]
 8003c94:	4618      	mov	r0, r3
 8003c96:	1cfb      	adds	r3, r7, #3
 8003c98:	2201      	movs	r2, #1
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	f7ff fdde 	bl	800385c <SEGGER_RTT_ReadNoLock>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	dd15      	ble.n	8003cd6 <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8003caa:	78fb      	ldrb	r3, [r7, #3]
 8003cac:	4618      	mov	r0, r3
 8003cae:	f001 f817 	bl	8004ce0 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8003cb2:	e010      	b.n	8003cd6 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8003cb4:	78fb      	ldrb	r3, [r7, #3]
 8003cb6:	b25b      	sxtb	r3, r3
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	da0e      	bge.n	8003cda <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003cbc:	4b09      	ldr	r3, [pc, #36]	; (8003ce4 <_HandleIncomingPacket+0xe0>)
 8003cbe:	7e1b      	ldrb	r3, [r3, #24]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	1cfb      	adds	r3, r7, #3
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	f7ff fdc8 	bl	800385c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8003ccc:	e005      	b.n	8003cda <_HandleIncomingPacket+0xd6>
    }
  }
 8003cce:	bf00      	nop
 8003cd0:	e004      	b.n	8003cdc <_HandleIncomingPacket+0xd8>
      break;
 8003cd2:	bf00      	nop
 8003cd4:	e002      	b.n	8003cdc <_HandleIncomingPacket+0xd8>
      break;
 8003cd6:	bf00      	nop
 8003cd8:	e000      	b.n	8003cdc <_HandleIncomingPacket+0xd8>
      break;
 8003cda:	bf00      	nop
}
 8003cdc:	bf00      	nop
 8003cde:	3708      	adds	r7, #8
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	20014f3c 	.word	0x20014f3c

08003ce8 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b08c      	sub	sp, #48	; 0x30
 8003cec:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8003cee:	2301      	movs	r3, #1
 8003cf0:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8003cf2:	1d3b      	adds	r3, r7, #4
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cfc:	4b31      	ldr	r3, [pc, #196]	; (8003dc4 <_TrySendOverflowPacket+0xdc>)
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d02:	e00b      	b.n	8003d1c <_TrySendOverflowPacket+0x34>
 8003d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d06:	b2da      	uxtb	r2, r3
 8003d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d0a:	1c59      	adds	r1, r3, #1
 8003d0c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003d0e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003d12:	b2d2      	uxtb	r2, r2
 8003d14:	701a      	strb	r2, [r3, #0]
 8003d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d18:	09db      	lsrs	r3, r3, #7
 8003d1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d1e:	2b7f      	cmp	r3, #127	; 0x7f
 8003d20:	d8f0      	bhi.n	8003d04 <_TrySendOverflowPacket+0x1c>
 8003d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d24:	1c5a      	adds	r2, r3, #1
 8003d26:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003d28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d2a:	b2d2      	uxtb	r2, r2
 8003d2c:	701a      	strb	r2, [r3, #0]
 8003d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d30:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003d32:	4b25      	ldr	r3, [pc, #148]	; (8003dc8 <_TrySendOverflowPacket+0xe0>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8003d38:	4b22      	ldr	r3, [pc, #136]	; (8003dc4 <_TrySendOverflowPacket+0xdc>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	69ba      	ldr	r2, [r7, #24]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	627b      	str	r3, [r7, #36]	; 0x24
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	623b      	str	r3, [r7, #32]
 8003d4a:	e00b      	b.n	8003d64 <_TrySendOverflowPacket+0x7c>
 8003d4c:	6a3b      	ldr	r3, [r7, #32]
 8003d4e:	b2da      	uxtb	r2, r3
 8003d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d52:	1c59      	adds	r1, r3, #1
 8003d54:	6279      	str	r1, [r7, #36]	; 0x24
 8003d56:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003d5a:	b2d2      	uxtb	r2, r2
 8003d5c:	701a      	strb	r2, [r3, #0]
 8003d5e:	6a3b      	ldr	r3, [r7, #32]
 8003d60:	09db      	lsrs	r3, r3, #7
 8003d62:	623b      	str	r3, [r7, #32]
 8003d64:	6a3b      	ldr	r3, [r7, #32]
 8003d66:	2b7f      	cmp	r3, #127	; 0x7f
 8003d68:	d8f0      	bhi.n	8003d4c <_TrySendOverflowPacket+0x64>
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6c:	1c5a      	adds	r2, r3, #1
 8003d6e:	627a      	str	r2, [r7, #36]	; 0x24
 8003d70:	6a3a      	ldr	r2, [r7, #32]
 8003d72:	b2d2      	uxtb	r2, r2
 8003d74:	701a      	strb	r2, [r3, #0]
 8003d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d78:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8003d7a:	4b12      	ldr	r3, [pc, #72]	; (8003dc4 <_TrySendOverflowPacket+0xdc>)
 8003d7c:	785b      	ldrb	r3, [r3, #1]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	1d3b      	adds	r3, r7, #4
 8003d82:	69fa      	ldr	r2, [r7, #28]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	461a      	mov	r2, r3
 8003d88:	1d3b      	adds	r3, r7, #4
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	f7fc fa20 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8003d90:	4603      	mov	r3, r0
 8003d92:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d009      	beq.n	8003dae <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8003d9a:	4a0a      	ldr	r2, [pc, #40]	; (8003dc4 <_TrySendOverflowPacket+0xdc>)
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8003da0:	4b08      	ldr	r3, [pc, #32]	; (8003dc4 <_TrySendOverflowPacket+0xdc>)
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	3b01      	subs	r3, #1
 8003da6:	b2da      	uxtb	r2, r3
 8003da8:	4b06      	ldr	r3, [pc, #24]	; (8003dc4 <_TrySendOverflowPacket+0xdc>)
 8003daa:	701a      	strb	r2, [r3, #0]
 8003dac:	e004      	b.n	8003db8 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8003dae:	4b05      	ldr	r3, [pc, #20]	; (8003dc4 <_TrySendOverflowPacket+0xdc>)
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	3301      	adds	r3, #1
 8003db4:	4a03      	ldr	r2, [pc, #12]	; (8003dc4 <_TrySendOverflowPacket+0xdc>)
 8003db6:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8003db8:	693b      	ldr	r3, [r7, #16]
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3730      	adds	r7, #48	; 0x30
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	20014f3c 	.word	0x20014f3c
 8003dc8:	e0001004 	.word	0xe0001004

08003dcc <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b08a      	sub	sp, #40	; 0x28
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8003dd8:	4b6c      	ldr	r3, [pc, #432]	; (8003f8c <_SendPacket+0x1c0>)
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d010      	beq.n	8003e02 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8003de0:	4b6a      	ldr	r3, [pc, #424]	; (8003f8c <_SendPacket+0x1c0>)
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f000 80a3 	beq.w	8003f30 <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8003dea:	4b68      	ldr	r3, [pc, #416]	; (8003f8c <_SendPacket+0x1c0>)
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d109      	bne.n	8003e06 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8003df2:	f7ff ff79 	bl	8003ce8 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8003df6:	4b65      	ldr	r3, [pc, #404]	; (8003f8c <_SendPacket+0x1c0>)
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	f040 809a 	bne.w	8003f34 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 8003e00:	e001      	b.n	8003e06 <_SendPacket+0x3a>
    goto Send;
 8003e02:	bf00      	nop
 8003e04:	e000      	b.n	8003e08 <_SendPacket+0x3c>
Send:
 8003e06:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2b1f      	cmp	r3, #31
 8003e0c:	d809      	bhi.n	8003e22 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8003e0e:	4b5f      	ldr	r3, [pc, #380]	; (8003f8c <_SendPacket+0x1c0>)
 8003e10:	69da      	ldr	r2, [r3, #28]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	fa22 f303 	lsr.w	r3, r2, r3
 8003e18:	f003 0301 	and.w	r3, r3, #1
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	f040 808b 	bne.w	8003f38 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2b17      	cmp	r3, #23
 8003e26:	d807      	bhi.n	8003e38 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	60fb      	str	r3, [r7, #12]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	b2da      	uxtb	r2, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	701a      	strb	r2, [r3, #0]
 8003e36:	e03d      	b.n	8003eb4 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8003e38:	68ba      	ldr	r2, [r7, #8]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8003e40:	69fb      	ldr	r3, [r7, #28]
 8003e42:	2b7f      	cmp	r3, #127	; 0x7f
 8003e44:	d912      	bls.n	8003e6c <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	09da      	lsrs	r2, r3, #7
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	3b01      	subs	r3, #1
 8003e4e:	60fb      	str	r3, [r7, #12]
 8003e50:	b2d2      	uxtb	r2, r2
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	68fa      	ldr	r2, [r7, #12]
 8003e5c:	3a01      	subs	r2, #1
 8003e5e:	60fa      	str	r2, [r7, #12]
 8003e60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e64:	b2da      	uxtb	r2, r3
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	701a      	strb	r2, [r3, #0]
 8003e6a:	e006      	b.n	8003e7a <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	60fb      	str	r3, [r7, #12]
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	b2da      	uxtb	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2b7f      	cmp	r3, #127	; 0x7f
 8003e7e:	d912      	bls.n	8003ea6 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	09da      	lsrs	r2, r3, #7
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	3b01      	subs	r3, #1
 8003e88:	60fb      	str	r3, [r7, #12]
 8003e8a:	b2d2      	uxtb	r2, r2
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	3a01      	subs	r2, #1
 8003e98:	60fa      	str	r2, [r7, #12]
 8003e9a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003e9e:	b2da      	uxtb	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	701a      	strb	r2, [r3, #0]
 8003ea4:	e006      	b.n	8003eb4 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	60fb      	str	r3, [r7, #12]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	b2da      	uxtb	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003eb4:	4b36      	ldr	r3, [pc, #216]	; (8003f90 <_SendPacket+0x1c4>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8003eba:	4b34      	ldr	r3, [pc, #208]	; (8003f8c <_SendPacket+0x1c0>)
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	69ba      	ldr	r2, [r7, #24]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	623b      	str	r3, [r7, #32]
 8003ecc:	e00b      	b.n	8003ee6 <_SendPacket+0x11a>
 8003ece:	6a3b      	ldr	r3, [r7, #32]
 8003ed0:	b2da      	uxtb	r2, r3
 8003ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed4:	1c59      	adds	r1, r3, #1
 8003ed6:	6279      	str	r1, [r7, #36]	; 0x24
 8003ed8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003edc:	b2d2      	uxtb	r2, r2
 8003ede:	701a      	strb	r2, [r3, #0]
 8003ee0:	6a3b      	ldr	r3, [r7, #32]
 8003ee2:	09db      	lsrs	r3, r3, #7
 8003ee4:	623b      	str	r3, [r7, #32]
 8003ee6:	6a3b      	ldr	r3, [r7, #32]
 8003ee8:	2b7f      	cmp	r3, #127	; 0x7f
 8003eea:	d8f0      	bhi.n	8003ece <_SendPacket+0x102>
 8003eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eee:	1c5a      	adds	r2, r3, #1
 8003ef0:	627a      	str	r2, [r7, #36]	; 0x24
 8003ef2:	6a3a      	ldr	r2, [r7, #32]
 8003ef4:	b2d2      	uxtb	r2, r2
 8003ef6:	701a      	strb	r2, [r3, #0]
 8003ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003efa:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8003efc:	4b23      	ldr	r3, [pc, #140]	; (8003f8c <_SendPacket+0x1c0>)
 8003efe:	785b      	ldrb	r3, [r3, #1]
 8003f00:	4618      	mov	r0, r3
 8003f02:	68ba      	ldr	r2, [r7, #8]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	461a      	mov	r2, r3
 8003f0a:	68f9      	ldr	r1, [r7, #12]
 8003f0c:	f7fc f960 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8003f10:	4603      	mov	r3, r0
 8003f12:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d003      	beq.n	8003f22 <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8003f1a:	4a1c      	ldr	r2, [pc, #112]	; (8003f8c <_SendPacket+0x1c0>)
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	60d3      	str	r3, [r2, #12]
 8003f20:	e00b      	b.n	8003f3a <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8003f22:	4b1a      	ldr	r3, [pc, #104]	; (8003f8c <_SendPacket+0x1c0>)
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	3301      	adds	r3, #1
 8003f28:	b2da      	uxtb	r2, r3
 8003f2a:	4b18      	ldr	r3, [pc, #96]	; (8003f8c <_SendPacket+0x1c0>)
 8003f2c:	701a      	strb	r2, [r3, #0]
 8003f2e:	e004      	b.n	8003f3a <_SendPacket+0x16e>
    goto SendDone;
 8003f30:	bf00      	nop
 8003f32:	e002      	b.n	8003f3a <_SendPacket+0x16e>
      goto SendDone;
 8003f34:	bf00      	nop
 8003f36:	e000      	b.n	8003f3a <_SendPacket+0x16e>
      goto SendDone;
 8003f38:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8003f3a:	4b14      	ldr	r3, [pc, #80]	; (8003f8c <_SendPacket+0x1c0>)
 8003f3c:	7e1b      	ldrb	r3, [r3, #24]
 8003f3e:	4619      	mov	r1, r3
 8003f40:	4a14      	ldr	r2, [pc, #80]	; (8003f94 <_SendPacket+0x1c8>)
 8003f42:	460b      	mov	r3, r1
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	440b      	add	r3, r1
 8003f48:	00db      	lsls	r3, r3, #3
 8003f4a:	4413      	add	r3, r2
 8003f4c:	336c      	adds	r3, #108	; 0x6c
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	4b0e      	ldr	r3, [pc, #56]	; (8003f8c <_SendPacket+0x1c0>)
 8003f52:	7e1b      	ldrb	r3, [r3, #24]
 8003f54:	4618      	mov	r0, r3
 8003f56:	490f      	ldr	r1, [pc, #60]	; (8003f94 <_SendPacket+0x1c8>)
 8003f58:	4603      	mov	r3, r0
 8003f5a:	005b      	lsls	r3, r3, #1
 8003f5c:	4403      	add	r3, r0
 8003f5e:	00db      	lsls	r3, r3, #3
 8003f60:	440b      	add	r3, r1
 8003f62:	3370      	adds	r3, #112	; 0x70
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d00b      	beq.n	8003f82 <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8003f6a:	4b08      	ldr	r3, [pc, #32]	; (8003f8c <_SendPacket+0x1c0>)
 8003f6c:	789b      	ldrb	r3, [r3, #2]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d107      	bne.n	8003f82 <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8003f72:	4b06      	ldr	r3, [pc, #24]	; (8003f8c <_SendPacket+0x1c0>)
 8003f74:	2201      	movs	r2, #1
 8003f76:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8003f78:	f7ff fe44 	bl	8003c04 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8003f7c:	4b03      	ldr	r3, [pc, #12]	; (8003f8c <_SendPacket+0x1c0>)
 8003f7e:	2200      	movs	r2, #0
 8003f80:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8003f82:	bf00      	nop
 8003f84:	3728      	adds	r7, #40	; 0x28
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	20014f3c 	.word	0x20014f3c
 8003f90:	e0001004 	.word	0xe0001004
 8003f94:	20012e7c 	.word	0x20012e7c

08003f98 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af02      	add	r7, sp, #8
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	607a      	str	r2, [r7, #4]
 8003fa4:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003fac:	4917      	ldr	r1, [pc, #92]	; (800400c <SEGGER_SYSVIEW_Init+0x74>)
 8003fae:	4818      	ldr	r0, [pc, #96]	; (8004010 <SEGGER_SYSVIEW_Init+0x78>)
 8003fb0:	f7ff fcda 	bl	8003968 <SEGGER_RTT_AllocUpBuffer>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	b2da      	uxtb	r2, r3
 8003fb8:	4b16      	ldr	r3, [pc, #88]	; (8004014 <SEGGER_SYSVIEW_Init+0x7c>)
 8003fba:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8003fbc:	4b15      	ldr	r3, [pc, #84]	; (8004014 <SEGGER_SYSVIEW_Init+0x7c>)
 8003fbe:	785a      	ldrb	r2, [r3, #1]
 8003fc0:	4b14      	ldr	r3, [pc, #80]	; (8004014 <SEGGER_SYSVIEW_Init+0x7c>)
 8003fc2:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8003fc4:	4b13      	ldr	r3, [pc, #76]	; (8004014 <SEGGER_SYSVIEW_Init+0x7c>)
 8003fc6:	7e1b      	ldrb	r3, [r3, #24]
 8003fc8:	4618      	mov	r0, r3
 8003fca:	2300      	movs	r3, #0
 8003fcc:	9300      	str	r3, [sp, #0]
 8003fce:	2308      	movs	r3, #8
 8003fd0:	4a11      	ldr	r2, [pc, #68]	; (8004018 <SEGGER_SYSVIEW_Init+0x80>)
 8003fd2:	490f      	ldr	r1, [pc, #60]	; (8004010 <SEGGER_SYSVIEW_Init+0x78>)
 8003fd4:	f7ff fd4c 	bl	8003a70 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8003fd8:	4b0e      	ldr	r3, [pc, #56]	; (8004014 <SEGGER_SYSVIEW_Init+0x7c>)
 8003fda:	2200      	movs	r2, #0
 8003fdc:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003fde:	4b0f      	ldr	r3, [pc, #60]	; (800401c <SEGGER_SYSVIEW_Init+0x84>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a0c      	ldr	r2, [pc, #48]	; (8004014 <SEGGER_SYSVIEW_Init+0x7c>)
 8003fe4:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8003fe6:	4a0b      	ldr	r2, [pc, #44]	; (8004014 <SEGGER_SYSVIEW_Init+0x7c>)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8003fec:	4a09      	ldr	r2, [pc, #36]	; (8004014 <SEGGER_SYSVIEW_Init+0x7c>)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8003ff2:	4a08      	ldr	r2, [pc, #32]	; (8004014 <SEGGER_SYSVIEW_Init+0x7c>)
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8003ff8:	4a06      	ldr	r2, [pc, #24]	; (8004014 <SEGGER_SYSVIEW_Init+0x7c>)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8003ffe:	4b05      	ldr	r3, [pc, #20]	; (8004014 <SEGGER_SYSVIEW_Init+0x7c>)
 8004000:	2200      	movs	r2, #0
 8004002:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8004004:	bf00      	nop
 8004006:	3710      	adds	r7, #16
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	20013f34 	.word	0x20013f34
 8004010:	08006cdc 	.word	0x08006cdc
 8004014:	20014f3c 	.word	0x20014f3c
 8004018:	20014f34 	.word	0x20014f34
 800401c:	e0001004 	.word	0xe0001004

08004020 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8004028:	4a04      	ldr	r2, [pc, #16]	; (800403c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6113      	str	r3, [r2, #16]
}
 800402e:	bf00      	nop
 8004030:	370c      	adds	r7, #12
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	20014f3c 	.word	0x20014f3c

08004040 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004048:	f3ef 8311 	mrs	r3, BASEPRI
 800404c:	f04f 0120 	mov.w	r1, #32
 8004050:	f381 8811 	msr	BASEPRI, r1
 8004054:	60fb      	str	r3, [r7, #12]
 8004056:	4808      	ldr	r0, [pc, #32]	; (8004078 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8004058:	f7ff fdc7 	bl	8003bea <_PreparePacket>
 800405c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	68b9      	ldr	r1, [r7, #8]
 8004062:	68b8      	ldr	r0, [r7, #8]
 8004064:	f7ff feb2 	bl	8003dcc <_SendPacket>
  RECORD_END();
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f383 8811 	msr	BASEPRI, r3
}
 800406e:	bf00      	nop
 8004070:	3710      	adds	r7, #16
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	20014f6c 	.word	0x20014f6c

0800407c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800407c:	b580      	push	{r7, lr}
 800407e:	b088      	sub	sp, #32
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004086:	f3ef 8311 	mrs	r3, BASEPRI
 800408a:	f04f 0120 	mov.w	r1, #32
 800408e:	f381 8811 	msr	BASEPRI, r1
 8004092:	617b      	str	r3, [r7, #20]
 8004094:	4816      	ldr	r0, [pc, #88]	; (80040f0 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8004096:	f7ff fda8 	bl	8003bea <_PreparePacket>
 800409a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	61fb      	str	r3, [r7, #28]
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	61bb      	str	r3, [r7, #24]
 80040a8:	e00b      	b.n	80040c2 <SEGGER_SYSVIEW_RecordU32+0x46>
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	b2da      	uxtb	r2, r3
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	1c59      	adds	r1, r3, #1
 80040b2:	61f9      	str	r1, [r7, #28]
 80040b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80040b8:	b2d2      	uxtb	r2, r2
 80040ba:	701a      	strb	r2, [r3, #0]
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	09db      	lsrs	r3, r3, #7
 80040c0:	61bb      	str	r3, [r7, #24]
 80040c2:	69bb      	ldr	r3, [r7, #24]
 80040c4:	2b7f      	cmp	r3, #127	; 0x7f
 80040c6:	d8f0      	bhi.n	80040aa <SEGGER_SYSVIEW_RecordU32+0x2e>
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	1c5a      	adds	r2, r3, #1
 80040cc:	61fa      	str	r2, [r7, #28]
 80040ce:	69ba      	ldr	r2, [r7, #24]
 80040d0:	b2d2      	uxtb	r2, r2
 80040d2:	701a      	strb	r2, [r3, #0]
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	68f9      	ldr	r1, [r7, #12]
 80040dc:	6938      	ldr	r0, [r7, #16]
 80040de:	f7ff fe75 	bl	8003dcc <_SendPacket>
  RECORD_END();
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	f383 8811 	msr	BASEPRI, r3
}
 80040e8:	bf00      	nop
 80040ea:	3720      	adds	r7, #32
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	20014f6c 	.word	0x20014f6c

080040f4 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b08c      	sub	sp, #48	; 0x30
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004100:	f3ef 8311 	mrs	r3, BASEPRI
 8004104:	f04f 0120 	mov.w	r1, #32
 8004108:	f381 8811 	msr	BASEPRI, r1
 800410c:	61fb      	str	r3, [r7, #28]
 800410e:	4825      	ldr	r0, [pc, #148]	; (80041a4 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8004110:	f7ff fd6b 	bl	8003bea <_PreparePacket>
 8004114:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	62bb      	str	r3, [r7, #40]	; 0x28
 8004122:	e00b      	b.n	800413c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8004124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004126:	b2da      	uxtb	r2, r3
 8004128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800412a:	1c59      	adds	r1, r3, #1
 800412c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800412e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004132:	b2d2      	uxtb	r2, r2
 8004134:	701a      	strb	r2, [r3, #0]
 8004136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004138:	09db      	lsrs	r3, r3, #7
 800413a:	62bb      	str	r3, [r7, #40]	; 0x28
 800413c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800413e:	2b7f      	cmp	r3, #127	; 0x7f
 8004140:	d8f0      	bhi.n	8004124 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8004142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004144:	1c5a      	adds	r2, r3, #1
 8004146:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004148:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800414a:	b2d2      	uxtb	r2, r2
 800414c:	701a      	strb	r2, [r3, #0]
 800414e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004150:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	627b      	str	r3, [r7, #36]	; 0x24
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	623b      	str	r3, [r7, #32]
 800415a:	e00b      	b.n	8004174 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800415c:	6a3b      	ldr	r3, [r7, #32]
 800415e:	b2da      	uxtb	r2, r3
 8004160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004162:	1c59      	adds	r1, r3, #1
 8004164:	6279      	str	r1, [r7, #36]	; 0x24
 8004166:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800416a:	b2d2      	uxtb	r2, r2
 800416c:	701a      	strb	r2, [r3, #0]
 800416e:	6a3b      	ldr	r3, [r7, #32]
 8004170:	09db      	lsrs	r3, r3, #7
 8004172:	623b      	str	r3, [r7, #32]
 8004174:	6a3b      	ldr	r3, [r7, #32]
 8004176:	2b7f      	cmp	r3, #127	; 0x7f
 8004178:	d8f0      	bhi.n	800415c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800417a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417c:	1c5a      	adds	r2, r3, #1
 800417e:	627a      	str	r2, [r7, #36]	; 0x24
 8004180:	6a3a      	ldr	r2, [r7, #32]
 8004182:	b2d2      	uxtb	r2, r2
 8004184:	701a      	strb	r2, [r3, #0]
 8004186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004188:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	6979      	ldr	r1, [r7, #20]
 800418e:	69b8      	ldr	r0, [r7, #24]
 8004190:	f7ff fe1c 	bl	8003dcc <_SendPacket>
  RECORD_END();
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	f383 8811 	msr	BASEPRI, r3
}
 800419a:	bf00      	nop
 800419c:	3730      	adds	r7, #48	; 0x30
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	20014f6c 	.word	0x20014f6c

080041a8 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b08e      	sub	sp, #56	; 0x38
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
 80041b4:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 80041b6:	f3ef 8311 	mrs	r3, BASEPRI
 80041ba:	f04f 0120 	mov.w	r1, #32
 80041be:	f381 8811 	msr	BASEPRI, r1
 80041c2:	61fb      	str	r3, [r7, #28]
 80041c4:	4832      	ldr	r0, [pc, #200]	; (8004290 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 80041c6:	f7ff fd10 	bl	8003bea <_PreparePacket>
 80041ca:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	637b      	str	r3, [r7, #52]	; 0x34
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	633b      	str	r3, [r7, #48]	; 0x30
 80041d8:	e00b      	b.n	80041f2 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 80041da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041dc:	b2da      	uxtb	r2, r3
 80041de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041e0:	1c59      	adds	r1, r3, #1
 80041e2:	6379      	str	r1, [r7, #52]	; 0x34
 80041e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80041e8:	b2d2      	uxtb	r2, r2
 80041ea:	701a      	strb	r2, [r3, #0]
 80041ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ee:	09db      	lsrs	r3, r3, #7
 80041f0:	633b      	str	r3, [r7, #48]	; 0x30
 80041f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f4:	2b7f      	cmp	r3, #127	; 0x7f
 80041f6:	d8f0      	bhi.n	80041da <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80041f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	637a      	str	r2, [r7, #52]	; 0x34
 80041fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004200:	b2d2      	uxtb	r2, r2
 8004202:	701a      	strb	r2, [r3, #0]
 8004204:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004206:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004210:	e00b      	b.n	800422a <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8004212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004214:	b2da      	uxtb	r2, r3
 8004216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004218:	1c59      	adds	r1, r3, #1
 800421a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800421c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004220:	b2d2      	uxtb	r2, r2
 8004222:	701a      	strb	r2, [r3, #0]
 8004224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004226:	09db      	lsrs	r3, r3, #7
 8004228:	62bb      	str	r3, [r7, #40]	; 0x28
 800422a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800422c:	2b7f      	cmp	r3, #127	; 0x7f
 800422e:	d8f0      	bhi.n	8004212 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8004230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004232:	1c5a      	adds	r2, r3, #1
 8004234:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004236:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004238:	b2d2      	uxtb	r2, r2
 800423a:	701a      	strb	r2, [r3, #0]
 800423c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800423e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	627b      	str	r3, [r7, #36]	; 0x24
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	623b      	str	r3, [r7, #32]
 8004248:	e00b      	b.n	8004262 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 800424a:	6a3b      	ldr	r3, [r7, #32]
 800424c:	b2da      	uxtb	r2, r3
 800424e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004250:	1c59      	adds	r1, r3, #1
 8004252:	6279      	str	r1, [r7, #36]	; 0x24
 8004254:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004258:	b2d2      	uxtb	r2, r2
 800425a:	701a      	strb	r2, [r3, #0]
 800425c:	6a3b      	ldr	r3, [r7, #32]
 800425e:	09db      	lsrs	r3, r3, #7
 8004260:	623b      	str	r3, [r7, #32]
 8004262:	6a3b      	ldr	r3, [r7, #32]
 8004264:	2b7f      	cmp	r3, #127	; 0x7f
 8004266:	d8f0      	bhi.n	800424a <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8004268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426a:	1c5a      	adds	r2, r3, #1
 800426c:	627a      	str	r2, [r7, #36]	; 0x24
 800426e:	6a3a      	ldr	r2, [r7, #32]
 8004270:	b2d2      	uxtb	r2, r2
 8004272:	701a      	strb	r2, [r3, #0]
 8004274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004276:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	6979      	ldr	r1, [r7, #20]
 800427c:	69b8      	ldr	r0, [r7, #24]
 800427e:	f7ff fda5 	bl	8003dcc <_SendPacket>
  RECORD_END();
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	f383 8811 	msr	BASEPRI, r3
}
 8004288:	bf00      	nop
 800428a:	3738      	adds	r7, #56	; 0x38
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	20014f6c 	.word	0x20014f6c

08004294 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8004294:	b580      	push	{r7, lr}
 8004296:	b090      	sub	sp, #64	; 0x40
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	607a      	str	r2, [r7, #4]
 80042a0:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80042a2:	f3ef 8311 	mrs	r3, BASEPRI
 80042a6:	f04f 0120 	mov.w	r1, #32
 80042aa:	f381 8811 	msr	BASEPRI, r1
 80042ae:	61fb      	str	r3, [r7, #28]
 80042b0:	4840      	ldr	r0, [pc, #256]	; (80043b4 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 80042b2:	f7ff fc9a 	bl	8003bea <_PreparePacket>
 80042b6:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80042b8:	69bb      	ldr	r3, [r7, #24]
 80042ba:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80042c4:	e00b      	b.n	80042de <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 80042c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042c8:	b2da      	uxtb	r2, r3
 80042ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042cc:	1c59      	adds	r1, r3, #1
 80042ce:	63f9      	str	r1, [r7, #60]	; 0x3c
 80042d0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80042d4:	b2d2      	uxtb	r2, r2
 80042d6:	701a      	strb	r2, [r3, #0]
 80042d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042da:	09db      	lsrs	r3, r3, #7
 80042dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80042de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042e0:	2b7f      	cmp	r3, #127	; 0x7f
 80042e2:	d8f0      	bhi.n	80042c6 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 80042e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042e6:	1c5a      	adds	r2, r3, #1
 80042e8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80042ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042ec:	b2d2      	uxtb	r2, r2
 80042ee:	701a      	strb	r2, [r3, #0]
 80042f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042f2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	637b      	str	r3, [r7, #52]	; 0x34
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	633b      	str	r3, [r7, #48]	; 0x30
 80042fc:	e00b      	b.n	8004316 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 80042fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004300:	b2da      	uxtb	r2, r3
 8004302:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004304:	1c59      	adds	r1, r3, #1
 8004306:	6379      	str	r1, [r7, #52]	; 0x34
 8004308:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800430c:	b2d2      	uxtb	r2, r2
 800430e:	701a      	strb	r2, [r3, #0]
 8004310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004312:	09db      	lsrs	r3, r3, #7
 8004314:	633b      	str	r3, [r7, #48]	; 0x30
 8004316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004318:	2b7f      	cmp	r3, #127	; 0x7f
 800431a:	d8f0      	bhi.n	80042fe <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 800431c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800431e:	1c5a      	adds	r2, r3, #1
 8004320:	637a      	str	r2, [r7, #52]	; 0x34
 8004322:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004324:	b2d2      	uxtb	r2, r2
 8004326:	701a      	strb	r2, [r3, #0]
 8004328:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800432a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	62bb      	str	r3, [r7, #40]	; 0x28
 8004334:	e00b      	b.n	800434e <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8004336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004338:	b2da      	uxtb	r2, r3
 800433a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800433c:	1c59      	adds	r1, r3, #1
 800433e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004340:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004344:	b2d2      	uxtb	r2, r2
 8004346:	701a      	strb	r2, [r3, #0]
 8004348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800434a:	09db      	lsrs	r3, r3, #7
 800434c:	62bb      	str	r3, [r7, #40]	; 0x28
 800434e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004350:	2b7f      	cmp	r3, #127	; 0x7f
 8004352:	d8f0      	bhi.n	8004336 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8004354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004356:	1c5a      	adds	r2, r3, #1
 8004358:	62fa      	str	r2, [r7, #44]	; 0x2c
 800435a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800435c:	b2d2      	uxtb	r2, r2
 800435e:	701a      	strb	r2, [r3, #0]
 8004360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004362:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	627b      	str	r3, [r7, #36]	; 0x24
 8004368:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800436a:	623b      	str	r3, [r7, #32]
 800436c:	e00b      	b.n	8004386 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800436e:	6a3b      	ldr	r3, [r7, #32]
 8004370:	b2da      	uxtb	r2, r3
 8004372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004374:	1c59      	adds	r1, r3, #1
 8004376:	6279      	str	r1, [r7, #36]	; 0x24
 8004378:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800437c:	b2d2      	uxtb	r2, r2
 800437e:	701a      	strb	r2, [r3, #0]
 8004380:	6a3b      	ldr	r3, [r7, #32]
 8004382:	09db      	lsrs	r3, r3, #7
 8004384:	623b      	str	r3, [r7, #32]
 8004386:	6a3b      	ldr	r3, [r7, #32]
 8004388:	2b7f      	cmp	r3, #127	; 0x7f
 800438a:	d8f0      	bhi.n	800436e <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800438c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438e:	1c5a      	adds	r2, r3, #1
 8004390:	627a      	str	r2, [r7, #36]	; 0x24
 8004392:	6a3a      	ldr	r2, [r7, #32]
 8004394:	b2d2      	uxtb	r2, r2
 8004396:	701a      	strb	r2, [r3, #0]
 8004398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800439a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800439c:	68fa      	ldr	r2, [r7, #12]
 800439e:	6979      	ldr	r1, [r7, #20]
 80043a0:	69b8      	ldr	r0, [r7, #24]
 80043a2:	f7ff fd13 	bl	8003dcc <_SendPacket>
  RECORD_END();
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	f383 8811 	msr	BASEPRI, r3
}
 80043ac:	bf00      	nop
 80043ae:	3740      	adds	r7, #64	; 0x40
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	20014f6c 	.word	0x20014f6c

080043b8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08c      	sub	sp, #48	; 0x30
 80043bc:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80043be:	4b58      	ldr	r3, [pc, #352]	; (8004520 <SEGGER_SYSVIEW_Start+0x168>)
 80043c0:	2201      	movs	r2, #1
 80043c2:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80043c4:	f3ef 8311 	mrs	r3, BASEPRI
 80043c8:	f04f 0120 	mov.w	r1, #32
 80043cc:	f381 8811 	msr	BASEPRI, r1
 80043d0:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80043d2:	4b53      	ldr	r3, [pc, #332]	; (8004520 <SEGGER_SYSVIEW_Start+0x168>)
 80043d4:	785b      	ldrb	r3, [r3, #1]
 80043d6:	220a      	movs	r2, #10
 80043d8:	4952      	ldr	r1, [pc, #328]	; (8004524 <SEGGER_SYSVIEW_Start+0x16c>)
 80043da:	4618      	mov	r0, r3
 80043dc:	f7fb fef8 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80043e6:	200a      	movs	r0, #10
 80043e8:	f7ff fe2a 	bl	8004040 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80043ec:	f3ef 8311 	mrs	r3, BASEPRI
 80043f0:	f04f 0120 	mov.w	r1, #32
 80043f4:	f381 8811 	msr	BASEPRI, r1
 80043f8:	60bb      	str	r3, [r7, #8]
 80043fa:	484b      	ldr	r0, [pc, #300]	; (8004528 <SEGGER_SYSVIEW_Start+0x170>)
 80043fc:	f7ff fbf5 	bl	8003bea <_PreparePacket>
 8004400:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	62fb      	str	r3, [r7, #44]	; 0x2c
 800440a:	4b45      	ldr	r3, [pc, #276]	; (8004520 <SEGGER_SYSVIEW_Start+0x168>)
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004410:	e00b      	b.n	800442a <SEGGER_SYSVIEW_Start+0x72>
 8004412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004414:	b2da      	uxtb	r2, r3
 8004416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004418:	1c59      	adds	r1, r3, #1
 800441a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800441c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004420:	b2d2      	uxtb	r2, r2
 8004422:	701a      	strb	r2, [r3, #0]
 8004424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004426:	09db      	lsrs	r3, r3, #7
 8004428:	62bb      	str	r3, [r7, #40]	; 0x28
 800442a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800442c:	2b7f      	cmp	r3, #127	; 0x7f
 800442e:	d8f0      	bhi.n	8004412 <SEGGER_SYSVIEW_Start+0x5a>
 8004430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004432:	1c5a      	adds	r2, r3, #1
 8004434:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004436:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004438:	b2d2      	uxtb	r2, r2
 800443a:	701a      	strb	r2, [r3, #0]
 800443c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	627b      	str	r3, [r7, #36]	; 0x24
 8004444:	4b36      	ldr	r3, [pc, #216]	; (8004520 <SEGGER_SYSVIEW_Start+0x168>)
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	623b      	str	r3, [r7, #32]
 800444a:	e00b      	b.n	8004464 <SEGGER_SYSVIEW_Start+0xac>
 800444c:	6a3b      	ldr	r3, [r7, #32]
 800444e:	b2da      	uxtb	r2, r3
 8004450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004452:	1c59      	adds	r1, r3, #1
 8004454:	6279      	str	r1, [r7, #36]	; 0x24
 8004456:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800445a:	b2d2      	uxtb	r2, r2
 800445c:	701a      	strb	r2, [r3, #0]
 800445e:	6a3b      	ldr	r3, [r7, #32]
 8004460:	09db      	lsrs	r3, r3, #7
 8004462:	623b      	str	r3, [r7, #32]
 8004464:	6a3b      	ldr	r3, [r7, #32]
 8004466:	2b7f      	cmp	r3, #127	; 0x7f
 8004468:	d8f0      	bhi.n	800444c <SEGGER_SYSVIEW_Start+0x94>
 800446a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446c:	1c5a      	adds	r2, r3, #1
 800446e:	627a      	str	r2, [r7, #36]	; 0x24
 8004470:	6a3a      	ldr	r2, [r7, #32]
 8004472:	b2d2      	uxtb	r2, r2
 8004474:	701a      	strb	r2, [r3, #0]
 8004476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004478:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	61fb      	str	r3, [r7, #28]
 800447e:	4b28      	ldr	r3, [pc, #160]	; (8004520 <SEGGER_SYSVIEW_Start+0x168>)
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	61bb      	str	r3, [r7, #24]
 8004484:	e00b      	b.n	800449e <SEGGER_SYSVIEW_Start+0xe6>
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	b2da      	uxtb	r2, r3
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	1c59      	adds	r1, r3, #1
 800448e:	61f9      	str	r1, [r7, #28]
 8004490:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004494:	b2d2      	uxtb	r2, r2
 8004496:	701a      	strb	r2, [r3, #0]
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	09db      	lsrs	r3, r3, #7
 800449c:	61bb      	str	r3, [r7, #24]
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	2b7f      	cmp	r3, #127	; 0x7f
 80044a2:	d8f0      	bhi.n	8004486 <SEGGER_SYSVIEW_Start+0xce>
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	1c5a      	adds	r2, r3, #1
 80044a8:	61fa      	str	r2, [r7, #28]
 80044aa:	69ba      	ldr	r2, [r7, #24]
 80044ac:	b2d2      	uxtb	r2, r2
 80044ae:	701a      	strb	r2, [r3, #0]
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	617b      	str	r3, [r7, #20]
 80044b8:	2300      	movs	r3, #0
 80044ba:	613b      	str	r3, [r7, #16]
 80044bc:	e00b      	b.n	80044d6 <SEGGER_SYSVIEW_Start+0x11e>
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	1c59      	adds	r1, r3, #1
 80044c6:	6179      	str	r1, [r7, #20]
 80044c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80044cc:	b2d2      	uxtb	r2, r2
 80044ce:	701a      	strb	r2, [r3, #0]
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	09db      	lsrs	r3, r3, #7
 80044d4:	613b      	str	r3, [r7, #16]
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	2b7f      	cmp	r3, #127	; 0x7f
 80044da:	d8f0      	bhi.n	80044be <SEGGER_SYSVIEW_Start+0x106>
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	1c5a      	adds	r2, r3, #1
 80044e0:	617a      	str	r2, [r7, #20]
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	b2d2      	uxtb	r2, r2
 80044e6:	701a      	strb	r2, [r3, #0]
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80044ec:	2218      	movs	r2, #24
 80044ee:	6839      	ldr	r1, [r7, #0]
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f7ff fc6b 	bl	8003dcc <_SendPacket>
      RECORD_END();
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80044fc:	4b08      	ldr	r3, [pc, #32]	; (8004520 <SEGGER_SYSVIEW_Start+0x168>)
 80044fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004500:	2b00      	cmp	r3, #0
 8004502:	d002      	beq.n	800450a <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8004504:	4b06      	ldr	r3, [pc, #24]	; (8004520 <SEGGER_SYSVIEW_Start+0x168>)
 8004506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004508:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800450a:	f000 f9eb 	bl	80048e4 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800450e:	f000 f9b1 	bl	8004874 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8004512:	f000 fc83 	bl	8004e1c <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8004516:	bf00      	nop
 8004518:	3730      	adds	r7, #48	; 0x30
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	20014f3c 	.word	0x20014f3c
 8004524:	08006cf4 	.word	0x08006cf4
 8004528:	20014f6c 	.word	0x20014f6c

0800452c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004532:	f3ef 8311 	mrs	r3, BASEPRI
 8004536:	f04f 0120 	mov.w	r1, #32
 800453a:	f381 8811 	msr	BASEPRI, r1
 800453e:	607b      	str	r3, [r7, #4]
 8004540:	480b      	ldr	r0, [pc, #44]	; (8004570 <SEGGER_SYSVIEW_Stop+0x44>)
 8004542:	f7ff fb52 	bl	8003bea <_PreparePacket>
 8004546:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8004548:	4b0a      	ldr	r3, [pc, #40]	; (8004574 <SEGGER_SYSVIEW_Stop+0x48>)
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d007      	beq.n	8004560 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8004550:	220b      	movs	r2, #11
 8004552:	6839      	ldr	r1, [r7, #0]
 8004554:	6838      	ldr	r0, [r7, #0]
 8004556:	f7ff fc39 	bl	8003dcc <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800455a:	4b06      	ldr	r3, [pc, #24]	; (8004574 <SEGGER_SYSVIEW_Stop+0x48>)
 800455c:	2200      	movs	r2, #0
 800455e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f383 8811 	msr	BASEPRI, r3
}
 8004566:	bf00      	nop
 8004568:	3708      	adds	r7, #8
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	20014f6c 	.word	0x20014f6c
 8004574:	20014f3c 	.word	0x20014f3c

08004578 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8004578:	b580      	push	{r7, lr}
 800457a:	b08c      	sub	sp, #48	; 0x30
 800457c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800457e:	f3ef 8311 	mrs	r3, BASEPRI
 8004582:	f04f 0120 	mov.w	r1, #32
 8004586:	f381 8811 	msr	BASEPRI, r1
 800458a:	60fb      	str	r3, [r7, #12]
 800458c:	4845      	ldr	r0, [pc, #276]	; (80046a4 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800458e:	f7ff fb2c 	bl	8003bea <_PreparePacket>
 8004592:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800459c:	4b42      	ldr	r3, [pc, #264]	; (80046a8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80045a2:	e00b      	b.n	80045bc <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80045a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045a6:	b2da      	uxtb	r2, r3
 80045a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045aa:	1c59      	adds	r1, r3, #1
 80045ac:	62f9      	str	r1, [r7, #44]	; 0x2c
 80045ae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	701a      	strb	r2, [r3, #0]
 80045b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b8:	09db      	lsrs	r3, r3, #7
 80045ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80045bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045be:	2b7f      	cmp	r3, #127	; 0x7f
 80045c0:	d8f0      	bhi.n	80045a4 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80045c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045c4:	1c5a      	adds	r2, r3, #1
 80045c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80045c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045ca:	b2d2      	uxtb	r2, r2
 80045cc:	701a      	strb	r2, [r3, #0]
 80045ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045d0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	627b      	str	r3, [r7, #36]	; 0x24
 80045d6:	4b34      	ldr	r3, [pc, #208]	; (80046a8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	623b      	str	r3, [r7, #32]
 80045dc:	e00b      	b.n	80045f6 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80045de:	6a3b      	ldr	r3, [r7, #32]
 80045e0:	b2da      	uxtb	r2, r3
 80045e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e4:	1c59      	adds	r1, r3, #1
 80045e6:	6279      	str	r1, [r7, #36]	; 0x24
 80045e8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80045ec:	b2d2      	uxtb	r2, r2
 80045ee:	701a      	strb	r2, [r3, #0]
 80045f0:	6a3b      	ldr	r3, [r7, #32]
 80045f2:	09db      	lsrs	r3, r3, #7
 80045f4:	623b      	str	r3, [r7, #32]
 80045f6:	6a3b      	ldr	r3, [r7, #32]
 80045f8:	2b7f      	cmp	r3, #127	; 0x7f
 80045fa:	d8f0      	bhi.n	80045de <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80045fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fe:	1c5a      	adds	r2, r3, #1
 8004600:	627a      	str	r2, [r7, #36]	; 0x24
 8004602:	6a3a      	ldr	r2, [r7, #32]
 8004604:	b2d2      	uxtb	r2, r2
 8004606:	701a      	strb	r2, [r3, #0]
 8004608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	61fb      	str	r3, [r7, #28]
 8004610:	4b25      	ldr	r3, [pc, #148]	; (80046a8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004612:	691b      	ldr	r3, [r3, #16]
 8004614:	61bb      	str	r3, [r7, #24]
 8004616:	e00b      	b.n	8004630 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	b2da      	uxtb	r2, r3
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	1c59      	adds	r1, r3, #1
 8004620:	61f9      	str	r1, [r7, #28]
 8004622:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004626:	b2d2      	uxtb	r2, r2
 8004628:	701a      	strb	r2, [r3, #0]
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	09db      	lsrs	r3, r3, #7
 800462e:	61bb      	str	r3, [r7, #24]
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	2b7f      	cmp	r3, #127	; 0x7f
 8004634:	d8f0      	bhi.n	8004618 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	1c5a      	adds	r2, r3, #1
 800463a:	61fa      	str	r2, [r7, #28]
 800463c:	69ba      	ldr	r2, [r7, #24]
 800463e:	b2d2      	uxtb	r2, r2
 8004640:	701a      	strb	r2, [r3, #0]
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	617b      	str	r3, [r7, #20]
 800464a:	2300      	movs	r3, #0
 800464c:	613b      	str	r3, [r7, #16]
 800464e:	e00b      	b.n	8004668 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	b2da      	uxtb	r2, r3
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	1c59      	adds	r1, r3, #1
 8004658:	6179      	str	r1, [r7, #20]
 800465a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800465e:	b2d2      	uxtb	r2, r2
 8004660:	701a      	strb	r2, [r3, #0]
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	09db      	lsrs	r3, r3, #7
 8004666:	613b      	str	r3, [r7, #16]
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	2b7f      	cmp	r3, #127	; 0x7f
 800466c:	d8f0      	bhi.n	8004650 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	1c5a      	adds	r2, r3, #1
 8004672:	617a      	str	r2, [r7, #20]
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	b2d2      	uxtb	r2, r2
 8004678:	701a      	strb	r2, [r3, #0]
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800467e:	2218      	movs	r2, #24
 8004680:	6879      	ldr	r1, [r7, #4]
 8004682:	68b8      	ldr	r0, [r7, #8]
 8004684:	f7ff fba2 	bl	8003dcc <_SendPacket>
  RECORD_END();
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800468e:	4b06      	ldr	r3, [pc, #24]	; (80046a8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004692:	2b00      	cmp	r3, #0
 8004694:	d002      	beq.n	800469c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8004696:	4b04      	ldr	r3, [pc, #16]	; (80046a8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469a:	4798      	blx	r3
  }
}
 800469c:	bf00      	nop
 800469e:	3730      	adds	r7, #48	; 0x30
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	20014f6c 	.word	0x20014f6c
 80046a8:	20014f3c 	.word	0x20014f3c

080046ac <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b092      	sub	sp, #72	; 0x48
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80046b4:	f3ef 8311 	mrs	r3, BASEPRI
 80046b8:	f04f 0120 	mov.w	r1, #32
 80046bc:	f381 8811 	msr	BASEPRI, r1
 80046c0:	617b      	str	r3, [r7, #20]
 80046c2:	486a      	ldr	r0, [pc, #424]	; (800486c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80046c4:	f7ff fa91 	bl	8003bea <_PreparePacket>
 80046c8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	647b      	str	r3, [r7, #68]	; 0x44
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	4b66      	ldr	r3, [pc, #408]	; (8004870 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	643b      	str	r3, [r7, #64]	; 0x40
 80046de:	e00b      	b.n	80046f8 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80046e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046e2:	b2da      	uxtb	r2, r3
 80046e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046e6:	1c59      	adds	r1, r3, #1
 80046e8:	6479      	str	r1, [r7, #68]	; 0x44
 80046ea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80046ee:	b2d2      	uxtb	r2, r2
 80046f0:	701a      	strb	r2, [r3, #0]
 80046f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046f4:	09db      	lsrs	r3, r3, #7
 80046f6:	643b      	str	r3, [r7, #64]	; 0x40
 80046f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046fa:	2b7f      	cmp	r3, #127	; 0x7f
 80046fc:	d8f0      	bhi.n	80046e0 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80046fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004700:	1c5a      	adds	r2, r3, #1
 8004702:	647a      	str	r2, [r7, #68]	; 0x44
 8004704:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004706:	b2d2      	uxtb	r2, r2
 8004708:	701a      	strb	r2, [r3, #0]
 800470a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800470c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	63bb      	str	r3, [r7, #56]	; 0x38
 8004718:	e00b      	b.n	8004732 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800471a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800471c:	b2da      	uxtb	r2, r3
 800471e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004720:	1c59      	adds	r1, r3, #1
 8004722:	63f9      	str	r1, [r7, #60]	; 0x3c
 8004724:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004728:	b2d2      	uxtb	r2, r2
 800472a:	701a      	strb	r2, [r3, #0]
 800472c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800472e:	09db      	lsrs	r3, r3, #7
 8004730:	63bb      	str	r3, [r7, #56]	; 0x38
 8004732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004734:	2b7f      	cmp	r3, #127	; 0x7f
 8004736:	d8f0      	bhi.n	800471a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8004738:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800473a:	1c5a      	adds	r2, r3, #1
 800473c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800473e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004740:	b2d2      	uxtb	r2, r2
 8004742:	701a      	strb	r2, [r3, #0]
 8004744:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004746:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	2220      	movs	r2, #32
 800474e:	4619      	mov	r1, r3
 8004750:	68f8      	ldr	r0, [r7, #12]
 8004752:	f7ff f9fd 	bl	8003b50 <_EncodeStr>
 8004756:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8004758:	2209      	movs	r2, #9
 800475a:	68f9      	ldr	r1, [r7, #12]
 800475c:	6938      	ldr	r0, [r7, #16]
 800475e:	f7ff fb35 	bl	8003dcc <_SendPacket>
  //
  pPayload = pPayloadStart;
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	637b      	str	r3, [r7, #52]	; 0x34
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	4b40      	ldr	r3, [pc, #256]	; (8004870 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	633b      	str	r3, [r7, #48]	; 0x30
 8004776:	e00b      	b.n	8004790 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8004778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800477a:	b2da      	uxtb	r2, r3
 800477c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800477e:	1c59      	adds	r1, r3, #1
 8004780:	6379      	str	r1, [r7, #52]	; 0x34
 8004782:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004786:	b2d2      	uxtb	r2, r2
 8004788:	701a      	strb	r2, [r3, #0]
 800478a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800478c:	09db      	lsrs	r3, r3, #7
 800478e:	633b      	str	r3, [r7, #48]	; 0x30
 8004790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004792:	2b7f      	cmp	r3, #127	; 0x7f
 8004794:	d8f0      	bhi.n	8004778 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8004796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004798:	1c5a      	adds	r2, r3, #1
 800479a:	637a      	str	r2, [r7, #52]	; 0x34
 800479c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800479e:	b2d2      	uxtb	r2, r2
 80047a0:	701a      	strb	r2, [r3, #0]
 80047a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047a4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	68db      	ldr	r3, [r3, #12]
 80047ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80047b0:	e00b      	b.n	80047ca <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80047b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b4:	b2da      	uxtb	r2, r3
 80047b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047b8:	1c59      	adds	r1, r3, #1
 80047ba:	62f9      	str	r1, [r7, #44]	; 0x2c
 80047bc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80047c0:	b2d2      	uxtb	r2, r2
 80047c2:	701a      	strb	r2, [r3, #0]
 80047c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c6:	09db      	lsrs	r3, r3, #7
 80047c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80047ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047cc:	2b7f      	cmp	r3, #127	; 0x7f
 80047ce:	d8f0      	bhi.n	80047b2 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80047d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047d2:	1c5a      	adds	r2, r3, #1
 80047d4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80047d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047d8:	b2d2      	uxtb	r2, r2
 80047da:	701a      	strb	r2, [r3, #0]
 80047dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047de:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	627b      	str	r3, [r7, #36]	; 0x24
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	691b      	ldr	r3, [r3, #16]
 80047e8:	623b      	str	r3, [r7, #32]
 80047ea:	e00b      	b.n	8004804 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80047ec:	6a3b      	ldr	r3, [r7, #32]
 80047ee:	b2da      	uxtb	r2, r3
 80047f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f2:	1c59      	adds	r1, r3, #1
 80047f4:	6279      	str	r1, [r7, #36]	; 0x24
 80047f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80047fa:	b2d2      	uxtb	r2, r2
 80047fc:	701a      	strb	r2, [r3, #0]
 80047fe:	6a3b      	ldr	r3, [r7, #32]
 8004800:	09db      	lsrs	r3, r3, #7
 8004802:	623b      	str	r3, [r7, #32]
 8004804:	6a3b      	ldr	r3, [r7, #32]
 8004806:	2b7f      	cmp	r3, #127	; 0x7f
 8004808:	d8f0      	bhi.n	80047ec <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800480a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800480c:	1c5a      	adds	r2, r3, #1
 800480e:	627a      	str	r2, [r7, #36]	; 0x24
 8004810:	6a3a      	ldr	r2, [r7, #32]
 8004812:	b2d2      	uxtb	r2, r2
 8004814:	701a      	strb	r2, [r3, #0]
 8004816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004818:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	61fb      	str	r3, [r7, #28]
 800481e:	2300      	movs	r3, #0
 8004820:	61bb      	str	r3, [r7, #24]
 8004822:	e00b      	b.n	800483c <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	b2da      	uxtb	r2, r3
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	1c59      	adds	r1, r3, #1
 800482c:	61f9      	str	r1, [r7, #28]
 800482e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004832:	b2d2      	uxtb	r2, r2
 8004834:	701a      	strb	r2, [r3, #0]
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	09db      	lsrs	r3, r3, #7
 800483a:	61bb      	str	r3, [r7, #24]
 800483c:	69bb      	ldr	r3, [r7, #24]
 800483e:	2b7f      	cmp	r3, #127	; 0x7f
 8004840:	d8f0      	bhi.n	8004824 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	1c5a      	adds	r2, r3, #1
 8004846:	61fa      	str	r2, [r7, #28]
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	b2d2      	uxtb	r2, r2
 800484c:	701a      	strb	r2, [r3, #0]
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8004852:	2215      	movs	r2, #21
 8004854:	68f9      	ldr	r1, [r7, #12]
 8004856:	6938      	ldr	r0, [r7, #16]
 8004858:	f7ff fab8 	bl	8003dcc <_SendPacket>
  RECORD_END();
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	f383 8811 	msr	BASEPRI, r3
}
 8004862:	bf00      	nop
 8004864:	3748      	adds	r7, #72	; 0x48
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	20014f6c 	.word	0x20014f6c
 8004870:	20014f3c 	.word	0x20014f3c

08004874 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8004878:	4b07      	ldr	r3, [pc, #28]	; (8004898 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800487a:	6a1b      	ldr	r3, [r3, #32]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d008      	beq.n	8004892 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8004880:	4b05      	ldr	r3, [pc, #20]	; (8004898 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004882:	6a1b      	ldr	r3, [r3, #32]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d003      	beq.n	8004892 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800488a:	4b03      	ldr	r3, [pc, #12]	; (8004898 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	4798      	blx	r3
  }
}
 8004892:	bf00      	nop
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	20014f3c 	.word	0x20014f3c

0800489c <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80048a4:	f3ef 8311 	mrs	r3, BASEPRI
 80048a8:	f04f 0120 	mov.w	r1, #32
 80048ac:	f381 8811 	msr	BASEPRI, r1
 80048b0:	617b      	str	r3, [r7, #20]
 80048b2:	480b      	ldr	r0, [pc, #44]	; (80048e0 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80048b4:	f7ff f999 	bl	8003bea <_PreparePacket>
 80048b8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80048ba:	2280      	movs	r2, #128	; 0x80
 80048bc:	6879      	ldr	r1, [r7, #4]
 80048be:	6938      	ldr	r0, [r7, #16]
 80048c0:	f7ff f946 	bl	8003b50 <_EncodeStr>
 80048c4:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80048c6:	220e      	movs	r2, #14
 80048c8:	68f9      	ldr	r1, [r7, #12]
 80048ca:	6938      	ldr	r0, [r7, #16]
 80048cc:	f7ff fa7e 	bl	8003dcc <_SendPacket>
  RECORD_END();
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	f383 8811 	msr	BASEPRI, r3
}
 80048d6:	bf00      	nop
 80048d8:	3718      	adds	r7, #24
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	20014f6c 	.word	0x20014f6c

080048e4 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80048e4:	b590      	push	{r4, r7, lr}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80048ea:	4b15      	ldr	r3, [pc, #84]	; (8004940 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80048ec:	6a1b      	ldr	r3, [r3, #32]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d01a      	beq.n	8004928 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80048f2:	4b13      	ldr	r3, [pc, #76]	; (8004940 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d015      	beq.n	8004928 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80048fc:	4b10      	ldr	r3, [pc, #64]	; (8004940 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80048fe:	6a1b      	ldr	r3, [r3, #32]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4798      	blx	r3
 8004904:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004908:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800490a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800490e:	f04f 0200 	mov.w	r2, #0
 8004912:	f04f 0300 	mov.w	r3, #0
 8004916:	000a      	movs	r2, r1
 8004918:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800491a:	4613      	mov	r3, r2
 800491c:	461a      	mov	r2, r3
 800491e:	4621      	mov	r1, r4
 8004920:	200d      	movs	r0, #13
 8004922:	f7ff fbe7 	bl	80040f4 <SEGGER_SYSVIEW_RecordU32x2>
 8004926:	e006      	b.n	8004936 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8004928:	4b06      	ldr	r3, [pc, #24]	; (8004944 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4619      	mov	r1, r3
 800492e:	200c      	movs	r0, #12
 8004930:	f7ff fba4 	bl	800407c <SEGGER_SYSVIEW_RecordU32>
  }
}
 8004934:	bf00      	nop
 8004936:	bf00      	nop
 8004938:	370c      	adds	r7, #12
 800493a:	46bd      	mov	sp, r7
 800493c:	bd90      	pop	{r4, r7, pc}
 800493e:	bf00      	nop
 8004940:	20014f3c 	.word	0x20014f3c
 8004944:	e0001004 	.word	0xe0001004

08004948 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8004948:	b580      	push	{r7, lr}
 800494a:	b086      	sub	sp, #24
 800494c:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800494e:	f3ef 8311 	mrs	r3, BASEPRI
 8004952:	f04f 0120 	mov.w	r1, #32
 8004956:	f381 8811 	msr	BASEPRI, r1
 800495a:	60fb      	str	r3, [r7, #12]
 800495c:	4819      	ldr	r0, [pc, #100]	; (80049c4 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800495e:	f7ff f944 	bl	8003bea <_PreparePacket>
 8004962:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8004968:	4b17      	ldr	r3, [pc, #92]	; (80049c8 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004970:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	617b      	str	r3, [r7, #20]
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	613b      	str	r3, [r7, #16]
 800497a:	e00b      	b.n	8004994 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	b2da      	uxtb	r2, r3
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	1c59      	adds	r1, r3, #1
 8004984:	6179      	str	r1, [r7, #20]
 8004986:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800498a:	b2d2      	uxtb	r2, r2
 800498c:	701a      	strb	r2, [r3, #0]
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	09db      	lsrs	r3, r3, #7
 8004992:	613b      	str	r3, [r7, #16]
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	2b7f      	cmp	r3, #127	; 0x7f
 8004998:	d8f0      	bhi.n	800497c <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	1c5a      	adds	r2, r3, #1
 800499e:	617a      	str	r2, [r7, #20]
 80049a0:	693a      	ldr	r2, [r7, #16]
 80049a2:	b2d2      	uxtb	r2, r2
 80049a4:	701a      	strb	r2, [r3, #0]
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80049aa:	2202      	movs	r2, #2
 80049ac:	6879      	ldr	r1, [r7, #4]
 80049ae:	68b8      	ldr	r0, [r7, #8]
 80049b0:	f7ff fa0c 	bl	8003dcc <_SendPacket>
  RECORD_END();
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f383 8811 	msr	BASEPRI, r3
}
 80049ba:	bf00      	nop
 80049bc:	3718      	adds	r7, #24
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	20014f6c 	.word	0x20014f6c
 80049c8:	e000ed04 	.word	0xe000ed04

080049cc <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80049d2:	f3ef 8311 	mrs	r3, BASEPRI
 80049d6:	f04f 0120 	mov.w	r1, #32
 80049da:	f381 8811 	msr	BASEPRI, r1
 80049de:	607b      	str	r3, [r7, #4]
 80049e0:	4807      	ldr	r0, [pc, #28]	; (8004a00 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80049e2:	f7ff f902 	bl	8003bea <_PreparePacket>
 80049e6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80049e8:	2203      	movs	r2, #3
 80049ea:	6839      	ldr	r1, [r7, #0]
 80049ec:	6838      	ldr	r0, [r7, #0]
 80049ee:	f7ff f9ed 	bl	8003dcc <_SendPacket>
  RECORD_END();
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f383 8811 	msr	BASEPRI, r3
}
 80049f8:	bf00      	nop
 80049fa:	3708      	adds	r7, #8
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}
 8004a00:	20014f6c 	.word	0x20014f6c

08004a04 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004a0a:	f3ef 8311 	mrs	r3, BASEPRI
 8004a0e:	f04f 0120 	mov.w	r1, #32
 8004a12:	f381 8811 	msr	BASEPRI, r1
 8004a16:	607b      	str	r3, [r7, #4]
 8004a18:	4807      	ldr	r0, [pc, #28]	; (8004a38 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8004a1a:	f7ff f8e6 	bl	8003bea <_PreparePacket>
 8004a1e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8004a20:	2212      	movs	r2, #18
 8004a22:	6839      	ldr	r1, [r7, #0]
 8004a24:	6838      	ldr	r0, [r7, #0]
 8004a26:	f7ff f9d1 	bl	8003dcc <_SendPacket>
  RECORD_END();
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f383 8811 	msr	BASEPRI, r3
}
 8004a30:	bf00      	nop
 8004a32:	3708      	adds	r7, #8
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}
 8004a38:	20014f6c 	.word	0x20014f6c

08004a3c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b082      	sub	sp, #8
 8004a40:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004a42:	f3ef 8311 	mrs	r3, BASEPRI
 8004a46:	f04f 0120 	mov.w	r1, #32
 8004a4a:	f381 8811 	msr	BASEPRI, r1
 8004a4e:	607b      	str	r3, [r7, #4]
 8004a50:	4807      	ldr	r0, [pc, #28]	; (8004a70 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8004a52:	f7ff f8ca 	bl	8003bea <_PreparePacket>
 8004a56:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8004a58:	2211      	movs	r2, #17
 8004a5a:	6839      	ldr	r1, [r7, #0]
 8004a5c:	6838      	ldr	r0, [r7, #0]
 8004a5e:	f7ff f9b5 	bl	8003dcc <_SendPacket>
  RECORD_END();
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f383 8811 	msr	BASEPRI, r3
}
 8004a68:	bf00      	nop
 8004a6a:	3708      	adds	r7, #8
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	20014f6c 	.word	0x20014f6c

08004a74 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b088      	sub	sp, #32
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004a7c:	f3ef 8311 	mrs	r3, BASEPRI
 8004a80:	f04f 0120 	mov.w	r1, #32
 8004a84:	f381 8811 	msr	BASEPRI, r1
 8004a88:	617b      	str	r3, [r7, #20]
 8004a8a:	4819      	ldr	r0, [pc, #100]	; (8004af0 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8004a8c:	f7ff f8ad 	bl	8003bea <_PreparePacket>
 8004a90:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004a96:	4b17      	ldr	r3, [pc, #92]	; (8004af4 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	61fb      	str	r3, [r7, #28]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	61bb      	str	r3, [r7, #24]
 8004aa8:	e00b      	b.n	8004ac2 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	b2da      	uxtb	r2, r3
 8004aae:	69fb      	ldr	r3, [r7, #28]
 8004ab0:	1c59      	adds	r1, r3, #1
 8004ab2:	61f9      	str	r1, [r7, #28]
 8004ab4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004ab8:	b2d2      	uxtb	r2, r2
 8004aba:	701a      	strb	r2, [r3, #0]
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	09db      	lsrs	r3, r3, #7
 8004ac0:	61bb      	str	r3, [r7, #24]
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	2b7f      	cmp	r3, #127	; 0x7f
 8004ac6:	d8f0      	bhi.n	8004aaa <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	1c5a      	adds	r2, r3, #1
 8004acc:	61fa      	str	r2, [r7, #28]
 8004ace:	69ba      	ldr	r2, [r7, #24]
 8004ad0:	b2d2      	uxtb	r2, r2
 8004ad2:	701a      	strb	r2, [r3, #0]
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8004ad8:	2208      	movs	r2, #8
 8004ada:	68f9      	ldr	r1, [r7, #12]
 8004adc:	6938      	ldr	r0, [r7, #16]
 8004ade:	f7ff f975 	bl	8003dcc <_SendPacket>
  RECORD_END();
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	f383 8811 	msr	BASEPRI, r3
}
 8004ae8:	bf00      	nop
 8004aea:	3720      	adds	r7, #32
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	20014f6c 	.word	0x20014f6c
 8004af4:	20014f3c 	.word	0x20014f3c

08004af8 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b088      	sub	sp, #32
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004b00:	f3ef 8311 	mrs	r3, BASEPRI
 8004b04:	f04f 0120 	mov.w	r1, #32
 8004b08:	f381 8811 	msr	BASEPRI, r1
 8004b0c:	617b      	str	r3, [r7, #20]
 8004b0e:	4819      	ldr	r0, [pc, #100]	; (8004b74 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8004b10:	f7ff f86b 	bl	8003bea <_PreparePacket>
 8004b14:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004b1a:	4b17      	ldr	r3, [pc, #92]	; (8004b78 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	61fb      	str	r3, [r7, #28]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	61bb      	str	r3, [r7, #24]
 8004b2c:	e00b      	b.n	8004b46 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	b2da      	uxtb	r2, r3
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	1c59      	adds	r1, r3, #1
 8004b36:	61f9      	str	r1, [r7, #28]
 8004b38:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004b3c:	b2d2      	uxtb	r2, r2
 8004b3e:	701a      	strb	r2, [r3, #0]
 8004b40:	69bb      	ldr	r3, [r7, #24]
 8004b42:	09db      	lsrs	r3, r3, #7
 8004b44:	61bb      	str	r3, [r7, #24]
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	2b7f      	cmp	r3, #127	; 0x7f
 8004b4a:	d8f0      	bhi.n	8004b2e <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	1c5a      	adds	r2, r3, #1
 8004b50:	61fa      	str	r2, [r7, #28]
 8004b52:	69ba      	ldr	r2, [r7, #24]
 8004b54:	b2d2      	uxtb	r2, r2
 8004b56:	701a      	strb	r2, [r3, #0]
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8004b5c:	2204      	movs	r2, #4
 8004b5e:	68f9      	ldr	r1, [r7, #12]
 8004b60:	6938      	ldr	r0, [r7, #16]
 8004b62:	f7ff f933 	bl	8003dcc <_SendPacket>
  RECORD_END();
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	f383 8811 	msr	BASEPRI, r3
}
 8004b6c:	bf00      	nop
 8004b6e:	3720      	adds	r7, #32
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	20014f6c 	.word	0x20014f6c
 8004b78:	20014f3c 	.word	0x20014f3c

08004b7c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b088      	sub	sp, #32
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004b84:	f3ef 8311 	mrs	r3, BASEPRI
 8004b88:	f04f 0120 	mov.w	r1, #32
 8004b8c:	f381 8811 	msr	BASEPRI, r1
 8004b90:	617b      	str	r3, [r7, #20]
 8004b92:	4819      	ldr	r0, [pc, #100]	; (8004bf8 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8004b94:	f7ff f829 	bl	8003bea <_PreparePacket>
 8004b98:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004b9e:	4b17      	ldr	r3, [pc, #92]	; (8004bfc <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8004ba0:	691b      	ldr	r3, [r3, #16]
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	61fb      	str	r3, [r7, #28]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	61bb      	str	r3, [r7, #24]
 8004bb0:	e00b      	b.n	8004bca <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	b2da      	uxtb	r2, r3
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	1c59      	adds	r1, r3, #1
 8004bba:	61f9      	str	r1, [r7, #28]
 8004bbc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004bc0:	b2d2      	uxtb	r2, r2
 8004bc2:	701a      	strb	r2, [r3, #0]
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	09db      	lsrs	r3, r3, #7
 8004bc8:	61bb      	str	r3, [r7, #24]
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	2b7f      	cmp	r3, #127	; 0x7f
 8004bce:	d8f0      	bhi.n	8004bb2 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	1c5a      	adds	r2, r3, #1
 8004bd4:	61fa      	str	r2, [r7, #28]
 8004bd6:	69ba      	ldr	r2, [r7, #24]
 8004bd8:	b2d2      	uxtb	r2, r2
 8004bda:	701a      	strb	r2, [r3, #0]
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8004be0:	2206      	movs	r2, #6
 8004be2:	68f9      	ldr	r1, [r7, #12]
 8004be4:	6938      	ldr	r0, [r7, #16]
 8004be6:	f7ff f8f1 	bl	8003dcc <_SendPacket>
  RECORD_END();
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	f383 8811 	msr	BASEPRI, r3
}
 8004bf0:	bf00      	nop
 8004bf2:	3720      	adds	r7, #32
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	20014f6c 	.word	0x20014f6c
 8004bfc:	20014f3c 	.word	0x20014f3c

08004c00 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b08a      	sub	sp, #40	; 0x28
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004c0a:	f3ef 8311 	mrs	r3, BASEPRI
 8004c0e:	f04f 0120 	mov.w	r1, #32
 8004c12:	f381 8811 	msr	BASEPRI, r1
 8004c16:	617b      	str	r3, [r7, #20]
 8004c18:	4827      	ldr	r0, [pc, #156]	; (8004cb8 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8004c1a:	f7fe ffe6 	bl	8003bea <_PreparePacket>
 8004c1e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004c24:	4b25      	ldr	r3, [pc, #148]	; (8004cbc <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8004c26:	691b      	ldr	r3, [r3, #16]
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	627b      	str	r3, [r7, #36]	; 0x24
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	623b      	str	r3, [r7, #32]
 8004c36:	e00b      	b.n	8004c50 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8004c38:	6a3b      	ldr	r3, [r7, #32]
 8004c3a:	b2da      	uxtb	r2, r3
 8004c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c3e:	1c59      	adds	r1, r3, #1
 8004c40:	6279      	str	r1, [r7, #36]	; 0x24
 8004c42:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004c46:	b2d2      	uxtb	r2, r2
 8004c48:	701a      	strb	r2, [r3, #0]
 8004c4a:	6a3b      	ldr	r3, [r7, #32]
 8004c4c:	09db      	lsrs	r3, r3, #7
 8004c4e:	623b      	str	r3, [r7, #32]
 8004c50:	6a3b      	ldr	r3, [r7, #32]
 8004c52:	2b7f      	cmp	r3, #127	; 0x7f
 8004c54:	d8f0      	bhi.n	8004c38 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8004c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c58:	1c5a      	adds	r2, r3, #1
 8004c5a:	627a      	str	r2, [r7, #36]	; 0x24
 8004c5c:	6a3a      	ldr	r2, [r7, #32]
 8004c5e:	b2d2      	uxtb	r2, r2
 8004c60:	701a      	strb	r2, [r3, #0]
 8004c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c64:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	61fb      	str	r3, [r7, #28]
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	61bb      	str	r3, [r7, #24]
 8004c6e:	e00b      	b.n	8004c88 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	b2da      	uxtb	r2, r3
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	1c59      	adds	r1, r3, #1
 8004c78:	61f9      	str	r1, [r7, #28]
 8004c7a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004c7e:	b2d2      	uxtb	r2, r2
 8004c80:	701a      	strb	r2, [r3, #0]
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	09db      	lsrs	r3, r3, #7
 8004c86:	61bb      	str	r3, [r7, #24]
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	2b7f      	cmp	r3, #127	; 0x7f
 8004c8c:	d8f0      	bhi.n	8004c70 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	1c5a      	adds	r2, r3, #1
 8004c92:	61fa      	str	r2, [r7, #28]
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	b2d2      	uxtb	r2, r2
 8004c98:	701a      	strb	r2, [r3, #0]
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8004c9e:	2207      	movs	r2, #7
 8004ca0:	68f9      	ldr	r1, [r7, #12]
 8004ca2:	6938      	ldr	r0, [r7, #16]
 8004ca4:	f7ff f892 	bl	8003dcc <_SendPacket>
  RECORD_END();
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	f383 8811 	msr	BASEPRI, r3
}
 8004cae:	bf00      	nop
 8004cb0:	3728      	adds	r7, #40	; 0x28
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	20014f6c 	.word	0x20014f6c
 8004cbc:	20014f3c 	.word	0x20014f3c

08004cc0 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8004cc8:	4b04      	ldr	r3, [pc, #16]	; (8004cdc <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	1ad3      	subs	r3, r2, r3
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	370c      	adds	r7, #12
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr
 8004cdc:	20014f3c 	.word	0x20014f3c

08004ce0 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b08c      	sub	sp, #48	; 0x30
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8004cea:	4b3b      	ldr	r3, [pc, #236]	; (8004dd8 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d06d      	beq.n	8004dce <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8004cf2:	4b39      	ldr	r3, [pc, #228]	; (8004dd8 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cfc:	e008      	b.n	8004d10 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8004cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8004d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d007      	beq.n	8004d1a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8004d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d10:	79fb      	ldrb	r3, [r7, #7]
 8004d12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d3f2      	bcc.n	8004cfe <SEGGER_SYSVIEW_SendModule+0x1e>
 8004d18:	e000      	b.n	8004d1c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8004d1a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8004d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d055      	beq.n	8004dce <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004d22:	f3ef 8311 	mrs	r3, BASEPRI
 8004d26:	f04f 0120 	mov.w	r1, #32
 8004d2a:	f381 8811 	msr	BASEPRI, r1
 8004d2e:	617b      	str	r3, [r7, #20]
 8004d30:	482a      	ldr	r0, [pc, #168]	; (8004ddc <SEGGER_SYSVIEW_SendModule+0xfc>)
 8004d32:	f7fe ff5a 	bl	8003bea <_PreparePacket>
 8004d36:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	627b      	str	r3, [r7, #36]	; 0x24
 8004d40:	79fb      	ldrb	r3, [r7, #7]
 8004d42:	623b      	str	r3, [r7, #32]
 8004d44:	e00b      	b.n	8004d5e <SEGGER_SYSVIEW_SendModule+0x7e>
 8004d46:	6a3b      	ldr	r3, [r7, #32]
 8004d48:	b2da      	uxtb	r2, r3
 8004d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4c:	1c59      	adds	r1, r3, #1
 8004d4e:	6279      	str	r1, [r7, #36]	; 0x24
 8004d50:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d54:	b2d2      	uxtb	r2, r2
 8004d56:	701a      	strb	r2, [r3, #0]
 8004d58:	6a3b      	ldr	r3, [r7, #32]
 8004d5a:	09db      	lsrs	r3, r3, #7
 8004d5c:	623b      	str	r3, [r7, #32]
 8004d5e:	6a3b      	ldr	r3, [r7, #32]
 8004d60:	2b7f      	cmp	r3, #127	; 0x7f
 8004d62:	d8f0      	bhi.n	8004d46 <SEGGER_SYSVIEW_SendModule+0x66>
 8004d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d66:	1c5a      	adds	r2, r3, #1
 8004d68:	627a      	str	r2, [r7, #36]	; 0x24
 8004d6a:	6a3a      	ldr	r2, [r7, #32]
 8004d6c:	b2d2      	uxtb	r2, r2
 8004d6e:	701a      	strb	r2, [r3, #0]
 8004d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d72:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	61fb      	str	r3, [r7, #28]
 8004d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	61bb      	str	r3, [r7, #24]
 8004d7e:	e00b      	b.n	8004d98 <SEGGER_SYSVIEW_SendModule+0xb8>
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	b2da      	uxtb	r2, r3
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	1c59      	adds	r1, r3, #1
 8004d88:	61f9      	str	r1, [r7, #28]
 8004d8a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d8e:	b2d2      	uxtb	r2, r2
 8004d90:	701a      	strb	r2, [r3, #0]
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	09db      	lsrs	r3, r3, #7
 8004d96:	61bb      	str	r3, [r7, #24]
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	2b7f      	cmp	r3, #127	; 0x7f
 8004d9c:	d8f0      	bhi.n	8004d80 <SEGGER_SYSVIEW_SendModule+0xa0>
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	1c5a      	adds	r2, r3, #1
 8004da2:	61fa      	str	r2, [r7, #28]
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	b2d2      	uxtb	r2, r2
 8004da8:	701a      	strb	r2, [r3, #0]
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2280      	movs	r2, #128	; 0x80
 8004db4:	4619      	mov	r1, r3
 8004db6:	68f8      	ldr	r0, [r7, #12]
 8004db8:	f7fe feca 	bl	8003b50 <_EncodeStr>
 8004dbc:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8004dbe:	2216      	movs	r2, #22
 8004dc0:	68f9      	ldr	r1, [r7, #12]
 8004dc2:	6938      	ldr	r0, [r7, #16]
 8004dc4:	f7ff f802 	bl	8003dcc <_SendPacket>
      RECORD_END();
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8004dce:	bf00      	nop
 8004dd0:	3730      	adds	r7, #48	; 0x30
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	20014f64 	.word	0x20014f64
 8004ddc:	20014f6c 	.word	0x20014f6c

08004de0 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8004de6:	4b0c      	ldr	r3, [pc, #48]	; (8004e18 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00f      	beq.n	8004e0e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8004dee:	4b0a      	ldr	r3, [pc, #40]	; (8004e18 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d002      	beq.n	8004e02 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1f2      	bne.n	8004df4 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8004e0e:	bf00      	nop
 8004e10:	3708      	adds	r7, #8
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	bf00      	nop
 8004e18:	20014f64 	.word	0x20014f64

08004e1c <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b086      	sub	sp, #24
 8004e20:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8004e22:	f3ef 8311 	mrs	r3, BASEPRI
 8004e26:	f04f 0120 	mov.w	r1, #32
 8004e2a:	f381 8811 	msr	BASEPRI, r1
 8004e2e:	60fb      	str	r3, [r7, #12]
 8004e30:	4817      	ldr	r0, [pc, #92]	; (8004e90 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8004e32:	f7fe feda 	bl	8003bea <_PreparePacket>
 8004e36:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	617b      	str	r3, [r7, #20]
 8004e40:	4b14      	ldr	r3, [pc, #80]	; (8004e94 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8004e42:	781b      	ldrb	r3, [r3, #0]
 8004e44:	613b      	str	r3, [r7, #16]
 8004e46:	e00b      	b.n	8004e60 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	b2da      	uxtb	r2, r3
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	1c59      	adds	r1, r3, #1
 8004e50:	6179      	str	r1, [r7, #20]
 8004e52:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e56:	b2d2      	uxtb	r2, r2
 8004e58:	701a      	strb	r2, [r3, #0]
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	09db      	lsrs	r3, r3, #7
 8004e5e:	613b      	str	r3, [r7, #16]
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	2b7f      	cmp	r3, #127	; 0x7f
 8004e64:	d8f0      	bhi.n	8004e48 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	1c5a      	adds	r2, r3, #1
 8004e6a:	617a      	str	r2, [r7, #20]
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	b2d2      	uxtb	r2, r2
 8004e70:	701a      	strb	r2, [r3, #0]
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8004e76:	221b      	movs	r2, #27
 8004e78:	6879      	ldr	r1, [r7, #4]
 8004e7a:	68b8      	ldr	r0, [r7, #8]
 8004e7c:	f7fe ffa6 	bl	8003dcc <_SendPacket>
  RECORD_END();
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f383 8811 	msr	BASEPRI, r3
}
 8004e86:	bf00      	nop
 8004e88:	3718      	adds	r7, #24
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	20014f6c 	.word	0x20014f6c
 8004e94:	20014f68 	.word	0x20014f68

08004e98 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b08a      	sub	sp, #40	; 0x28
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004ea0:	f3ef 8311 	mrs	r3, BASEPRI
 8004ea4:	f04f 0120 	mov.w	r1, #32
 8004ea8:	f381 8811 	msr	BASEPRI, r1
 8004eac:	617b      	str	r3, [r7, #20]
 8004eae:	4827      	ldr	r0, [pc, #156]	; (8004f4c <SEGGER_SYSVIEW_Warn+0xb4>)
 8004eb0:	f7fe fe9b 	bl	8003bea <_PreparePacket>
 8004eb4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004eb6:	2280      	movs	r2, #128	; 0x80
 8004eb8:	6879      	ldr	r1, [r7, #4]
 8004eba:	6938      	ldr	r0, [r7, #16]
 8004ebc:	f7fe fe48 	bl	8003b50 <_EncodeStr>
 8004ec0:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	623b      	str	r3, [r7, #32]
 8004eca:	e00b      	b.n	8004ee4 <SEGGER_SYSVIEW_Warn+0x4c>
 8004ecc:	6a3b      	ldr	r3, [r7, #32]
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed2:	1c59      	adds	r1, r3, #1
 8004ed4:	6279      	str	r1, [r7, #36]	; 0x24
 8004ed6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004eda:	b2d2      	uxtb	r2, r2
 8004edc:	701a      	strb	r2, [r3, #0]
 8004ede:	6a3b      	ldr	r3, [r7, #32]
 8004ee0:	09db      	lsrs	r3, r3, #7
 8004ee2:	623b      	str	r3, [r7, #32]
 8004ee4:	6a3b      	ldr	r3, [r7, #32]
 8004ee6:	2b7f      	cmp	r3, #127	; 0x7f
 8004ee8:	d8f0      	bhi.n	8004ecc <SEGGER_SYSVIEW_Warn+0x34>
 8004eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eec:	1c5a      	adds	r2, r3, #1
 8004eee:	627a      	str	r2, [r7, #36]	; 0x24
 8004ef0:	6a3a      	ldr	r2, [r7, #32]
 8004ef2:	b2d2      	uxtb	r2, r2
 8004ef4:	701a      	strb	r2, [r3, #0]
 8004ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	61fb      	str	r3, [r7, #28]
 8004efe:	2300      	movs	r3, #0
 8004f00:	61bb      	str	r3, [r7, #24]
 8004f02:	e00b      	b.n	8004f1c <SEGGER_SYSVIEW_Warn+0x84>
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	b2da      	uxtb	r2, r3
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	1c59      	adds	r1, r3, #1
 8004f0c:	61f9      	str	r1, [r7, #28]
 8004f0e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f12:	b2d2      	uxtb	r2, r2
 8004f14:	701a      	strb	r2, [r3, #0]
 8004f16:	69bb      	ldr	r3, [r7, #24]
 8004f18:	09db      	lsrs	r3, r3, #7
 8004f1a:	61bb      	str	r3, [r7, #24]
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	2b7f      	cmp	r3, #127	; 0x7f
 8004f20:	d8f0      	bhi.n	8004f04 <SEGGER_SYSVIEW_Warn+0x6c>
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	1c5a      	adds	r2, r3, #1
 8004f26:	61fa      	str	r2, [r7, #28]
 8004f28:	69ba      	ldr	r2, [r7, #24]
 8004f2a:	b2d2      	uxtb	r2, r2
 8004f2c:	701a      	strb	r2, [r3, #0]
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004f32:	221a      	movs	r2, #26
 8004f34:	68f9      	ldr	r1, [r7, #12]
 8004f36:	6938      	ldr	r0, [r7, #16]
 8004f38:	f7fe ff48 	bl	8003dcc <_SendPacket>
  RECORD_END();
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f383 8811 	msr	BASEPRI, r3
}
 8004f42:	bf00      	nop
 8004f44:	3728      	adds	r7, #40	; 0x28
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	20014f6c 	.word	0x20014f6c

08004f50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004f56:	f000 fba5 	bl	80056a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004f5a:	f000 f84b 	bl	8004ff4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004f5e:	f000 f8b3 	bl	80050c8 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  //Enable the DWT (Data Watch Point) Cycle Count Feature
  DWT_CTRL |= (1 << 0);
 8004f62:	4b1f      	ldr	r3, [pc, #124]	; (8004fe0 <main+0x90>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a1e      	ldr	r2, [pc, #120]	; (8004fe0 <main+0x90>)
 8004f68:	f043 0301 	orr.w	r3, r3, #1
 8004f6c:	6013      	str	r3, [r2, #0]

  //Enabling SEGGER SYSVIEW event tracing
  SEGGER_SYSVIEW_Conf();
 8004f6e:	f7fe faf1 	bl	8003554 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 8004f72:	f7ff fa21 	bl	80043b8 <SEGGER_SYSVIEW_Start>

  status = xTaskCreate(task_1,"task_1",1024,NULL,1,&task_1_handle);
 8004f76:	4b1b      	ldr	r3, [pc, #108]	; (8004fe4 <main+0x94>)
 8004f78:	9301      	str	r3, [sp, #4]
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	9300      	str	r3, [sp, #0]
 8004f7e:	2300      	movs	r3, #0
 8004f80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f84:	4918      	ldr	r1, [pc, #96]	; (8004fe8 <main+0x98>)
 8004f86:	4819      	ldr	r0, [pc, #100]	; (8004fec <main+0x9c>)
 8004f88:	f7fc fb00 	bl	800158c <xTaskCreate>
 8004f8c:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d00a      	beq.n	8004faa <main+0x5a>
        __asm volatile
 8004f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f98:	f383 8811 	msr	BASEPRI, r3
 8004f9c:	f3bf 8f6f 	isb	sy
 8004fa0:	f3bf 8f4f 	dsb	sy
 8004fa4:	60bb      	str	r3, [r7, #8]
    }
 8004fa6:	bf00      	nop
 8004fa8:	e7fe      	b.n	8004fa8 <main+0x58>

  button_sem = xSemaphoreCreateBinary();
 8004faa:	2203      	movs	r2, #3
 8004fac:	2100      	movs	r1, #0
 8004fae:	2001      	movs	r0, #1
 8004fb0:	f7fb fbf6 	bl	80007a0 <xQueueGenericCreate>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	4a0e      	ldr	r2, [pc, #56]	; (8004ff0 <main+0xa0>)
 8004fb8:	6013      	str	r3, [r2, #0]
  configASSERT(button_sem != NULL);
 8004fba:	4b0d      	ldr	r3, [pc, #52]	; (8004ff0 <main+0xa0>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d10a      	bne.n	8004fd8 <main+0x88>
        __asm volatile
 8004fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fc6:	f383 8811 	msr	BASEPRI, r3
 8004fca:	f3bf 8f6f 	isb	sy
 8004fce:	f3bf 8f4f 	dsb	sy
 8004fd2:	607b      	str	r3, [r7, #4]
    }
 8004fd4:	bf00      	nop
 8004fd6:	e7fe      	b.n	8004fd6 <main+0x86>

  vTaskStartScheduler();
 8004fd8:	f7fc fc3c 	bl	8001854 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004fdc:	e7fe      	b.n	8004fdc <main+0x8c>
 8004fde:	bf00      	nop
 8004fe0:	e0001000 	.word	0xe0001000
 8004fe4:	20015050 	.word	0x20015050
 8004fe8:	08006ce4 	.word	0x08006ce4
 8004fec:	08005395 	.word	0x08005395
 8004ff0:	20015054 	.word	0x20015054

08004ff4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b094      	sub	sp, #80	; 0x50
 8004ff8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004ffa:	f107 0320 	add.w	r3, r7, #32
 8004ffe:	2230      	movs	r2, #48	; 0x30
 8005000:	2100      	movs	r1, #0
 8005002:	4618      	mov	r0, r3
 8005004:	f001 fde6 	bl	8006bd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005008:	f107 030c 	add.w	r3, r7, #12
 800500c:	2200      	movs	r2, #0
 800500e:	601a      	str	r2, [r3, #0]
 8005010:	605a      	str	r2, [r3, #4]
 8005012:	609a      	str	r2, [r3, #8]
 8005014:	60da      	str	r2, [r3, #12]
 8005016:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005018:	2300      	movs	r3, #0
 800501a:	60bb      	str	r3, [r7, #8]
 800501c:	4b28      	ldr	r3, [pc, #160]	; (80050c0 <SystemClock_Config+0xcc>)
 800501e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005020:	4a27      	ldr	r2, [pc, #156]	; (80050c0 <SystemClock_Config+0xcc>)
 8005022:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005026:	6413      	str	r3, [r2, #64]	; 0x40
 8005028:	4b25      	ldr	r3, [pc, #148]	; (80050c0 <SystemClock_Config+0xcc>)
 800502a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005030:	60bb      	str	r3, [r7, #8]
 8005032:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005034:	2300      	movs	r3, #0
 8005036:	607b      	str	r3, [r7, #4]
 8005038:	4b22      	ldr	r3, [pc, #136]	; (80050c4 <SystemClock_Config+0xd0>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a21      	ldr	r2, [pc, #132]	; (80050c4 <SystemClock_Config+0xd0>)
 800503e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005042:	6013      	str	r3, [r2, #0]
 8005044:	4b1f      	ldr	r3, [pc, #124]	; (80050c4 <SystemClock_Config+0xd0>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800504c:	607b      	str	r3, [r7, #4]
 800504e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005050:	2302      	movs	r3, #2
 8005052:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005054:	2301      	movs	r3, #1
 8005056:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005058:	2310      	movs	r3, #16
 800505a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800505c:	2302      	movs	r3, #2
 800505e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005060:	2300      	movs	r3, #0
 8005062:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005064:	2308      	movs	r3, #8
 8005066:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8005068:	2332      	movs	r3, #50	; 0x32
 800506a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800506c:	2304      	movs	r3, #4
 800506e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8005070:	2307      	movs	r3, #7
 8005072:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005074:	f107 0320 	add.w	r3, r7, #32
 8005078:	4618      	mov	r0, r3
 800507a:	f000 fe05 	bl	8005c88 <HAL_RCC_OscConfig>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d001      	beq.n	8005088 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8005084:	f000 fa00 	bl	8005488 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005088:	230f      	movs	r3, #15
 800508a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800508c:	2302      	movs	r3, #2
 800508e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005090:	2300      	movs	r3, #0
 8005092:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005094:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005098:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800509a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800509e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80050a0:	f107 030c 	add.w	r3, r7, #12
 80050a4:	2100      	movs	r1, #0
 80050a6:	4618      	mov	r0, r3
 80050a8:	f001 f866 	bl	8006178 <HAL_RCC_ClockConfig>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80050b2:	f000 f9e9 	bl	8005488 <Error_Handler>
  }
}
 80050b6:	bf00      	nop
 80050b8:	3750      	adds	r7, #80	; 0x50
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	40023800 	.word	0x40023800
 80050c4:	40007000 	.word	0x40007000

080050c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b08c      	sub	sp, #48	; 0x30
 80050cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050ce:	f107 031c 	add.w	r3, r7, #28
 80050d2:	2200      	movs	r2, #0
 80050d4:	601a      	str	r2, [r3, #0]
 80050d6:	605a      	str	r2, [r3, #4]
 80050d8:	609a      	str	r2, [r3, #8]
 80050da:	60da      	str	r2, [r3, #12]
 80050dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80050de:	2300      	movs	r3, #0
 80050e0:	61bb      	str	r3, [r7, #24]
 80050e2:	4ba6      	ldr	r3, [pc, #664]	; (800537c <MX_GPIO_Init+0x2b4>)
 80050e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e6:	4aa5      	ldr	r2, [pc, #660]	; (800537c <MX_GPIO_Init+0x2b4>)
 80050e8:	f043 0310 	orr.w	r3, r3, #16
 80050ec:	6313      	str	r3, [r2, #48]	; 0x30
 80050ee:	4ba3      	ldr	r3, [pc, #652]	; (800537c <MX_GPIO_Init+0x2b4>)
 80050f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f2:	f003 0310 	and.w	r3, r3, #16
 80050f6:	61bb      	str	r3, [r7, #24]
 80050f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80050fa:	2300      	movs	r3, #0
 80050fc:	617b      	str	r3, [r7, #20]
 80050fe:	4b9f      	ldr	r3, [pc, #636]	; (800537c <MX_GPIO_Init+0x2b4>)
 8005100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005102:	4a9e      	ldr	r2, [pc, #632]	; (800537c <MX_GPIO_Init+0x2b4>)
 8005104:	f043 0304 	orr.w	r3, r3, #4
 8005108:	6313      	str	r3, [r2, #48]	; 0x30
 800510a:	4b9c      	ldr	r3, [pc, #624]	; (800537c <MX_GPIO_Init+0x2b4>)
 800510c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510e:	f003 0304 	and.w	r3, r3, #4
 8005112:	617b      	str	r3, [r7, #20]
 8005114:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005116:	2300      	movs	r3, #0
 8005118:	613b      	str	r3, [r7, #16]
 800511a:	4b98      	ldr	r3, [pc, #608]	; (800537c <MX_GPIO_Init+0x2b4>)
 800511c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800511e:	4a97      	ldr	r2, [pc, #604]	; (800537c <MX_GPIO_Init+0x2b4>)
 8005120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005124:	6313      	str	r3, [r2, #48]	; 0x30
 8005126:	4b95      	ldr	r3, [pc, #596]	; (800537c <MX_GPIO_Init+0x2b4>)
 8005128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800512a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800512e:	613b      	str	r3, [r7, #16]
 8005130:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005132:	2300      	movs	r3, #0
 8005134:	60fb      	str	r3, [r7, #12]
 8005136:	4b91      	ldr	r3, [pc, #580]	; (800537c <MX_GPIO_Init+0x2b4>)
 8005138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800513a:	4a90      	ldr	r2, [pc, #576]	; (800537c <MX_GPIO_Init+0x2b4>)
 800513c:	f043 0301 	orr.w	r3, r3, #1
 8005140:	6313      	str	r3, [r2, #48]	; 0x30
 8005142:	4b8e      	ldr	r3, [pc, #568]	; (800537c <MX_GPIO_Init+0x2b4>)
 8005144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005146:	f003 0301 	and.w	r3, r3, #1
 800514a:	60fb      	str	r3, [r7, #12]
 800514c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800514e:	2300      	movs	r3, #0
 8005150:	60bb      	str	r3, [r7, #8]
 8005152:	4b8a      	ldr	r3, [pc, #552]	; (800537c <MX_GPIO_Init+0x2b4>)
 8005154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005156:	4a89      	ldr	r2, [pc, #548]	; (800537c <MX_GPIO_Init+0x2b4>)
 8005158:	f043 0302 	orr.w	r3, r3, #2
 800515c:	6313      	str	r3, [r2, #48]	; 0x30
 800515e:	4b87      	ldr	r3, [pc, #540]	; (800537c <MX_GPIO_Init+0x2b4>)
 8005160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	60bb      	str	r3, [r7, #8]
 8005168:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800516a:	2300      	movs	r3, #0
 800516c:	607b      	str	r3, [r7, #4]
 800516e:	4b83      	ldr	r3, [pc, #524]	; (800537c <MX_GPIO_Init+0x2b4>)
 8005170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005172:	4a82      	ldr	r2, [pc, #520]	; (800537c <MX_GPIO_Init+0x2b4>)
 8005174:	f043 0308 	orr.w	r3, r3, #8
 8005178:	6313      	str	r3, [r2, #48]	; 0x30
 800517a:	4b80      	ldr	r3, [pc, #512]	; (800537c <MX_GPIO_Init+0x2b4>)
 800517c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800517e:	f003 0308 	and.w	r3, r3, #8
 8005182:	607b      	str	r3, [r7, #4]
 8005184:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8005186:	2200      	movs	r2, #0
 8005188:	2108      	movs	r1, #8
 800518a:	487d      	ldr	r0, [pc, #500]	; (8005380 <MX_GPIO_Init+0x2b8>)
 800518c:	f000 fd4a 	bl	8005c24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8005190:	2201      	movs	r2, #1
 8005192:	2101      	movs	r1, #1
 8005194:	487b      	ldr	r0, [pc, #492]	; (8005384 <MX_GPIO_Init+0x2bc>)
 8005196:	f000 fd45 	bl	8005c24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800519a:	2200      	movs	r2, #0
 800519c:	f24f 0110 	movw	r1, #61456	; 0xf010
 80051a0:	4879      	ldr	r0, [pc, #484]	; (8005388 <MX_GPIO_Init+0x2c0>)
 80051a2:	f000 fd3f 	bl	8005c24 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80051a6:	2308      	movs	r3, #8
 80051a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80051aa:	2301      	movs	r3, #1
 80051ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051ae:	2300      	movs	r3, #0
 80051b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051b2:	2300      	movs	r3, #0
 80051b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80051b6:	f107 031c 	add.w	r3, r7, #28
 80051ba:	4619      	mov	r1, r3
 80051bc:	4870      	ldr	r0, [pc, #448]	; (8005380 <MX_GPIO_Init+0x2b8>)
 80051be:	f000 fb95 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80051c2:	2301      	movs	r3, #1
 80051c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80051c6:	2301      	movs	r3, #1
 80051c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051ca:	2300      	movs	r3, #0
 80051cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051ce:	2300      	movs	r3, #0
 80051d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80051d2:	f107 031c 	add.w	r3, r7, #28
 80051d6:	4619      	mov	r1, r3
 80051d8:	486a      	ldr	r0, [pc, #424]	; (8005384 <MX_GPIO_Init+0x2bc>)
 80051da:	f000 fb87 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80051de:	2308      	movs	r3, #8
 80051e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051e2:	2302      	movs	r3, #2
 80051e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051e6:	2300      	movs	r3, #0
 80051e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051ea:	2300      	movs	r3, #0
 80051ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80051ee:	2305      	movs	r3, #5
 80051f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80051f2:	f107 031c 	add.w	r3, r7, #28
 80051f6:	4619      	mov	r1, r3
 80051f8:	4862      	ldr	r0, [pc, #392]	; (8005384 <MX_GPIO_Init+0x2bc>)
 80051fa:	f000 fb77 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80051fe:	2301      	movs	r3, #1
 8005200:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005202:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8005206:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005208:	2300      	movs	r3, #0
 800520a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800520c:	f107 031c 	add.w	r3, r7, #28
 8005210:	4619      	mov	r1, r3
 8005212:	485e      	ldr	r0, [pc, #376]	; (800538c <MX_GPIO_Init+0x2c4>)
 8005214:	f000 fb6a 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8005218:	2310      	movs	r3, #16
 800521a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800521c:	2302      	movs	r3, #2
 800521e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005220:	2300      	movs	r3, #0
 8005222:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005224:	2300      	movs	r3, #0
 8005226:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005228:	2306      	movs	r3, #6
 800522a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800522c:	f107 031c 	add.w	r3, r7, #28
 8005230:	4619      	mov	r1, r3
 8005232:	4856      	ldr	r0, [pc, #344]	; (800538c <MX_GPIO_Init+0x2c4>)
 8005234:	f000 fb5a 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8005238:	23e0      	movs	r3, #224	; 0xe0
 800523a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800523c:	2302      	movs	r3, #2
 800523e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005240:	2300      	movs	r3, #0
 8005242:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005244:	2300      	movs	r3, #0
 8005246:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005248:	2305      	movs	r3, #5
 800524a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800524c:	f107 031c 	add.w	r3, r7, #28
 8005250:	4619      	mov	r1, r3
 8005252:	484e      	ldr	r0, [pc, #312]	; (800538c <MX_GPIO_Init+0x2c4>)
 8005254:	f000 fb4a 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8005258:	2304      	movs	r3, #4
 800525a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800525c:	2300      	movs	r3, #0
 800525e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005260:	2300      	movs	r3, #0
 8005262:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8005264:	f107 031c 	add.w	r3, r7, #28
 8005268:	4619      	mov	r1, r3
 800526a:	4849      	ldr	r0, [pc, #292]	; (8005390 <MX_GPIO_Init+0x2c8>)
 800526c:	f000 fb3e 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8005270:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005274:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005276:	2302      	movs	r3, #2
 8005278:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800527a:	2300      	movs	r3, #0
 800527c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800527e:	2300      	movs	r3, #0
 8005280:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005282:	2305      	movs	r3, #5
 8005284:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8005286:	f107 031c 	add.w	r3, r7, #28
 800528a:	4619      	mov	r1, r3
 800528c:	4840      	ldr	r0, [pc, #256]	; (8005390 <MX_GPIO_Init+0x2c8>)
 800528e:	f000 fb2d 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8005292:	f24f 0310 	movw	r3, #61456	; 0xf010
 8005296:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005298:	2301      	movs	r3, #1
 800529a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800529c:	2300      	movs	r3, #0
 800529e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052a0:	2300      	movs	r3, #0
 80052a2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80052a4:	f107 031c 	add.w	r3, r7, #28
 80052a8:	4619      	mov	r1, r3
 80052aa:	4837      	ldr	r0, [pc, #220]	; (8005388 <MX_GPIO_Init+0x2c0>)
 80052ac:	f000 fb1e 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80052b0:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80052b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052b6:	2302      	movs	r3, #2
 80052b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052ba:	2300      	movs	r3, #0
 80052bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052be:	2300      	movs	r3, #0
 80052c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80052c2:	2306      	movs	r3, #6
 80052c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052c6:	f107 031c 	add.w	r3, r7, #28
 80052ca:	4619      	mov	r1, r3
 80052cc:	482d      	ldr	r0, [pc, #180]	; (8005384 <MX_GPIO_Init+0x2bc>)
 80052ce:	f000 fb0d 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80052d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80052d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80052d8:	2300      	movs	r3, #0
 80052da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052dc:	2300      	movs	r3, #0
 80052de:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80052e0:	f107 031c 	add.w	r3, r7, #28
 80052e4:	4619      	mov	r1, r3
 80052e6:	4829      	ldr	r0, [pc, #164]	; (800538c <MX_GPIO_Init+0x2c4>)
 80052e8:	f000 fb00 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80052ec:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80052f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052f2:	2302      	movs	r3, #2
 80052f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052f6:	2300      	movs	r3, #0
 80052f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052fa:	2300      	movs	r3, #0
 80052fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80052fe:	230a      	movs	r3, #10
 8005300:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005302:	f107 031c 	add.w	r3, r7, #28
 8005306:	4619      	mov	r1, r3
 8005308:	4820      	ldr	r0, [pc, #128]	; (800538c <MX_GPIO_Init+0x2c4>)
 800530a:	f000 faef 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800530e:	2320      	movs	r3, #32
 8005310:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005312:	2300      	movs	r3, #0
 8005314:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005316:	2300      	movs	r3, #0
 8005318:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800531a:	f107 031c 	add.w	r3, r7, #28
 800531e:	4619      	mov	r1, r3
 8005320:	4819      	ldr	r0, [pc, #100]	; (8005388 <MX_GPIO_Init+0x2c0>)
 8005322:	f000 fae3 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8005326:	f44f 7310 	mov.w	r3, #576	; 0x240
 800532a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800532c:	2312      	movs	r3, #18
 800532e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005330:	2300      	movs	r3, #0
 8005332:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005334:	2300      	movs	r3, #0
 8005336:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005338:	2304      	movs	r3, #4
 800533a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800533c:	f107 031c 	add.w	r3, r7, #28
 8005340:	4619      	mov	r1, r3
 8005342:	4813      	ldr	r0, [pc, #76]	; (8005390 <MX_GPIO_Init+0x2c8>)
 8005344:	f000 fad2 	bl	80058ec <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8005348:	2302      	movs	r3, #2
 800534a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800534c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8005350:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005352:	2300      	movs	r3, #0
 8005354:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8005356:	f107 031c 	add.w	r3, r7, #28
 800535a:	4619      	mov	r1, r3
 800535c:	4808      	ldr	r0, [pc, #32]	; (8005380 <MX_GPIO_Init+0x2b8>)
 800535e:	f000 fac5 	bl	80058ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn,6, 0U);
 8005362:	2200      	movs	r2, #0
 8005364:	2106      	movs	r1, #6
 8005366:	2006      	movs	r0, #6
 8005368:	f000 fa96 	bl	8005898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800536c:	2006      	movs	r0, #6
 800536e:	f000 faaf 	bl	80058d0 <HAL_NVIC_EnableIRQ>

}
 8005372:	bf00      	nop
 8005374:	3730      	adds	r7, #48	; 0x30
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	40023800 	.word	0x40023800
 8005380:	40021000 	.word	0x40021000
 8005384:	40020800 	.word	0x40020800
 8005388:	40020c00 	.word	0x40020c00
 800538c:	40020000 	.word	0x40020000
 8005390:	40020400 	.word	0x40020400

08005394 <task_1>:

/* USER CODE BEGIN 4 */

static void task_1(void *params)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(xSemaphoreTake(button_sem,portMAX_DELAY) == pdTRUE)
 800539c:	4b06      	ldr	r3, [pc, #24]	; (80053b8 <task_1+0x24>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80053a4:	4618      	mov	r0, r3
 80053a6:	f7fb fe27 	bl	8000ff8 <xQueueSemaphoreTake>
 80053aa:	4603      	mov	r3, r0
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d1f5      	bne.n	800539c <task_1+0x8>
		{
			toggle_led();
 80053b0:	f000 f81a 	bl	80053e8 <toggle_led>
		if(xSemaphoreTake(button_sem,portMAX_DELAY) == pdTRUE)
 80053b4:	e7f2      	b.n	800539c <task_1+0x8>
 80053b6:	bf00      	nop
 80053b8:	20015054 	.word	0x20015054

080053bc <HAL_GPIO_EXTI_Callback>:
		}
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b084      	sub	sp, #16
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	4603      	mov	r3, r0
 80053c4:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80053c6:	2300      	movs	r3, #0
 80053c8:	60fb      	str	r3, [r7, #12]

	xSemaphoreGiveFromISR(button_sem,&xHigherPriorityTaskWoken);
 80053ca:	4b06      	ldr	r3, [pc, #24]	; (80053e4 <HAL_GPIO_EXTI_Callback+0x28>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f107 020c 	add.w	r2, r7, #12
 80053d2:	4611      	mov	r1, r2
 80053d4:	4618      	mov	r0, r3
 80053d6:	f7fb fc4f 	bl	8000c78 <xQueueGiveFromISR>
}
 80053da:	bf00      	nop
 80053dc:	3710      	adds	r7, #16
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	20015054 	.word	0x20015054

080053e8 <toggle_led>:

static void toggle_led(void)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
	uint32_t i;

	for(i=0;i<LED_TOGGLE_COUNT;i++)
 80053ee:	2300      	movs	r3, #0
 80053f0:	607b      	str	r3, [r7, #4]
 80053f2:	e014      	b.n	800541e <toggle_led+0x36>
	{
		HAL_GPIO_WritePin(GPIOD,LD6_Pin,1);
 80053f4:	2201      	movs	r2, #1
 80053f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80053fa:	480d      	ldr	r0, [pc, #52]	; (8005430 <toggle_led+0x48>)
 80053fc:	f000 fc12 	bl	8005c24 <HAL_GPIO_WritePin>
		spin_delay(SPIN_DELAY_COUNT);
 8005400:	480c      	ldr	r0, [pc, #48]	; (8005434 <toggle_led+0x4c>)
 8005402:	f000 f819 	bl	8005438 <spin_delay>
		HAL_GPIO_WritePin(GPIOD,LD6_Pin,0);
 8005406:	2200      	movs	r2, #0
 8005408:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800540c:	4808      	ldr	r0, [pc, #32]	; (8005430 <toggle_led+0x48>)
 800540e:	f000 fc09 	bl	8005c24 <HAL_GPIO_WritePin>
		spin_delay(SPIN_DELAY_COUNT);
 8005412:	4808      	ldr	r0, [pc, #32]	; (8005434 <toggle_led+0x4c>)
 8005414:	f000 f810 	bl	8005438 <spin_delay>
	for(i=0;i<LED_TOGGLE_COUNT;i++)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	3301      	adds	r3, #1
 800541c:	607b      	str	r3, [r7, #4]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2b04      	cmp	r3, #4
 8005422:	d9e7      	bls.n	80053f4 <toggle_led+0xc>
	}
}
 8005424:	bf00      	nop
 8005426:	bf00      	nop
 8005428:	3708      	adds	r7, #8
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	40020c00 	.word	0x40020c00
 8005434:	0007a120 	.word	0x0007a120

08005438 <spin_delay>:

static void spin_delay(uint32_t count)
{
 8005438:	b480      	push	{r7}
 800543a:	b085      	sub	sp, #20
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
	uint32_t i;

	for(i=0;i<count;i++)
 8005440:	2300      	movs	r3, #0
 8005442:	60fb      	str	r3, [r7, #12]
 8005444:	e002      	b.n	800544c <spin_delay+0x14>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	3301      	adds	r3, #1
 800544a:	60fb      	str	r3, [r7, #12]
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	429a      	cmp	r2, r3
 8005452:	d3f8      	bcc.n	8005446 <spin_delay+0xe>
	{

	}
}
 8005454:	bf00      	nop
 8005456:	bf00      	nop
 8005458:	3714      	adds	r7, #20
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
	...

08005464 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a04      	ldr	r2, [pc, #16]	; (8005484 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d101      	bne.n	800547a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8005476:	f000 f937 	bl	80056e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800547a:	bf00      	nop
 800547c:	3708      	adds	r7, #8
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	40001000 	.word	0x40001000

08005488 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005488:	b480      	push	{r7}
 800548a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800548c:	b672      	cpsid	i
}
 800548e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005490:	e7fe      	b.n	8005490 <Error_Handler+0x8>
	...

08005494 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b082      	sub	sp, #8
 8005498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800549a:	2300      	movs	r3, #0
 800549c:	607b      	str	r3, [r7, #4]
 800549e:	4b10      	ldr	r3, [pc, #64]	; (80054e0 <HAL_MspInit+0x4c>)
 80054a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a2:	4a0f      	ldr	r2, [pc, #60]	; (80054e0 <HAL_MspInit+0x4c>)
 80054a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80054a8:	6453      	str	r3, [r2, #68]	; 0x44
 80054aa:	4b0d      	ldr	r3, [pc, #52]	; (80054e0 <HAL_MspInit+0x4c>)
 80054ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054b2:	607b      	str	r3, [r7, #4]
 80054b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80054b6:	2300      	movs	r3, #0
 80054b8:	603b      	str	r3, [r7, #0]
 80054ba:	4b09      	ldr	r3, [pc, #36]	; (80054e0 <HAL_MspInit+0x4c>)
 80054bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054be:	4a08      	ldr	r2, [pc, #32]	; (80054e0 <HAL_MspInit+0x4c>)
 80054c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054c4:	6413      	str	r3, [r2, #64]	; 0x40
 80054c6:	4b06      	ldr	r3, [pc, #24]	; (80054e0 <HAL_MspInit+0x4c>)
 80054c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ce:	603b      	str	r3, [r7, #0]
 80054d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 80054d2:	f7fd fc89 	bl	8002de8 <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 80054d6:	bf00      	nop
 80054d8:	3708      	adds	r7, #8
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	40023800 	.word	0x40023800

080054e4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b08e      	sub	sp, #56	; 0x38
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80054ec:	2300      	movs	r3, #0
 80054ee:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80054f0:	2300      	movs	r3, #0
 80054f2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80054f4:	2300      	movs	r3, #0
 80054f6:	60fb      	str	r3, [r7, #12]
 80054f8:	4b33      	ldr	r3, [pc, #204]	; (80055c8 <HAL_InitTick+0xe4>)
 80054fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fc:	4a32      	ldr	r2, [pc, #200]	; (80055c8 <HAL_InitTick+0xe4>)
 80054fe:	f043 0310 	orr.w	r3, r3, #16
 8005502:	6413      	str	r3, [r2, #64]	; 0x40
 8005504:	4b30      	ldr	r3, [pc, #192]	; (80055c8 <HAL_InitTick+0xe4>)
 8005506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005508:	f003 0310 	and.w	r3, r3, #16
 800550c:	60fb      	str	r3, [r7, #12]
 800550e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005510:	f107 0210 	add.w	r2, r7, #16
 8005514:	f107 0314 	add.w	r3, r7, #20
 8005518:	4611      	mov	r1, r2
 800551a:	4618      	mov	r0, r3
 800551c:	f001 f838 	bl	8006590 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8005520:	6a3b      	ldr	r3, [r7, #32]
 8005522:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8005524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005526:	2b00      	cmp	r3, #0
 8005528:	d103      	bne.n	8005532 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800552a:	f001 f81d 	bl	8006568 <HAL_RCC_GetPCLK1Freq>
 800552e:	6378      	str	r0, [r7, #52]	; 0x34
 8005530:	e004      	b.n	800553c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8005532:	f001 f819 	bl	8006568 <HAL_RCC_GetPCLK1Freq>
 8005536:	4603      	mov	r3, r0
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800553c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800553e:	4a23      	ldr	r2, [pc, #140]	; (80055cc <HAL_InitTick+0xe8>)
 8005540:	fba2 2303 	umull	r2, r3, r2, r3
 8005544:	0c9b      	lsrs	r3, r3, #18
 8005546:	3b01      	subs	r3, #1
 8005548:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800554a:	4b21      	ldr	r3, [pc, #132]	; (80055d0 <HAL_InitTick+0xec>)
 800554c:	4a21      	ldr	r2, [pc, #132]	; (80055d4 <HAL_InitTick+0xf0>)
 800554e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8005550:	4b1f      	ldr	r3, [pc, #124]	; (80055d0 <HAL_InitTick+0xec>)
 8005552:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005556:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8005558:	4a1d      	ldr	r2, [pc, #116]	; (80055d0 <HAL_InitTick+0xec>)
 800555a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800555c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800555e:	4b1c      	ldr	r3, [pc, #112]	; (80055d0 <HAL_InitTick+0xec>)
 8005560:	2200      	movs	r2, #0
 8005562:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005564:	4b1a      	ldr	r3, [pc, #104]	; (80055d0 <HAL_InitTick+0xec>)
 8005566:	2200      	movs	r2, #0
 8005568:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800556a:	4b19      	ldr	r3, [pc, #100]	; (80055d0 <HAL_InitTick+0xec>)
 800556c:	2200      	movs	r2, #0
 800556e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8005570:	4817      	ldr	r0, [pc, #92]	; (80055d0 <HAL_InitTick+0xec>)
 8005572:	f001 f83f 	bl	80065f4 <HAL_TIM_Base_Init>
 8005576:	4603      	mov	r3, r0
 8005578:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800557c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005580:	2b00      	cmp	r3, #0
 8005582:	d11b      	bne.n	80055bc <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8005584:	4812      	ldr	r0, [pc, #72]	; (80055d0 <HAL_InitTick+0xec>)
 8005586:	f001 f88f 	bl	80066a8 <HAL_TIM_Base_Start_IT>
 800558a:	4603      	mov	r3, r0
 800558c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8005590:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005594:	2b00      	cmp	r3, #0
 8005596:	d111      	bne.n	80055bc <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005598:	2036      	movs	r0, #54	; 0x36
 800559a:	f000 f999 	bl	80058d0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2b0f      	cmp	r3, #15
 80055a2:	d808      	bhi.n	80055b6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80055a4:	2200      	movs	r2, #0
 80055a6:	6879      	ldr	r1, [r7, #4]
 80055a8:	2036      	movs	r0, #54	; 0x36
 80055aa:	f000 f975 	bl	8005898 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80055ae:	4a0a      	ldr	r2, [pc, #40]	; (80055d8 <HAL_InitTick+0xf4>)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6013      	str	r3, [r2, #0]
 80055b4:	e002      	b.n	80055bc <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80055bc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3738      	adds	r7, #56	; 0x38
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	40023800 	.word	0x40023800
 80055cc:	431bde83 	.word	0x431bde83
 80055d0:	20015058 	.word	0x20015058
 80055d4:	40001000 	.word	0x40001000
 80055d8:	2000000c 	.word	0x2000000c

080055dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80055dc:	b480      	push	{r7}
 80055de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80055e0:	e7fe      	b.n	80055e0 <NMI_Handler+0x4>

080055e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80055e2:	b480      	push	{r7}
 80055e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80055e6:	e7fe      	b.n	80055e6 <HardFault_Handler+0x4>

080055e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80055e8:	b480      	push	{r7}
 80055ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80055ec:	e7fe      	b.n	80055ec <MemManage_Handler+0x4>

080055ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80055ee:	b480      	push	{r7}
 80055f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80055f2:	e7fe      	b.n	80055f2 <BusFault_Handler+0x4>

080055f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80055f4:	b480      	push	{r7}
 80055f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80055f8:	e7fe      	b.n	80055f8 <UsageFault_Handler+0x4>

080055fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80055fa:	b480      	push	{r7}
 80055fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80055fe:	bf00      	nop
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800560c:	2001      	movs	r0, #1
 800560e:	f000 fb23 	bl	8005c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8005612:	bf00      	nop
 8005614:	bd80      	pop	{r7, pc}
	...

08005618 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800561c:	4802      	ldr	r0, [pc, #8]	; (8005628 <TIM6_DAC_IRQHandler+0x10>)
 800561e:	f001 f8b3 	bl	8006788 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005622:	bf00      	nop
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	20015058 	.word	0x20015058

0800562c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800562c:	b480      	push	{r7}
 800562e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005630:	4b06      	ldr	r3, [pc, #24]	; (800564c <SystemInit+0x20>)
 8005632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005636:	4a05      	ldr	r2, [pc, #20]	; (800564c <SystemInit+0x20>)
 8005638:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800563c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005640:	bf00      	nop
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	e000ed00 	.word	0xe000ed00

08005650 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005650:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005688 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005654:	480d      	ldr	r0, [pc, #52]	; (800568c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005656:	490e      	ldr	r1, [pc, #56]	; (8005690 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005658:	4a0e      	ldr	r2, [pc, #56]	; (8005694 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800565a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800565c:	e002      	b.n	8005664 <LoopCopyDataInit>

0800565e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800565e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005662:	3304      	adds	r3, #4

08005664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005668:	d3f9      	bcc.n	800565e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800566a:	4a0b      	ldr	r2, [pc, #44]	; (8005698 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800566c:	4c0b      	ldr	r4, [pc, #44]	; (800569c <LoopFillZerobss+0x26>)
  movs r3, #0
 800566e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005670:	e001      	b.n	8005676 <LoopFillZerobss>

08005672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005674:	3204      	adds	r2, #4

08005676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005678:	d3fb      	bcc.n	8005672 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800567a:	f7ff ffd7 	bl	800562c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800567e:	f001 fa67 	bl	8006b50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005682:	f7ff fc65 	bl	8004f50 <main>
  bx  lr    
 8005686:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005688:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800568c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005690:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8005694:	08006d28 	.word	0x08006d28
  ldr r2, =_sbss
 8005698:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800569c:	200150a4 	.word	0x200150a4

080056a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80056a0:	e7fe      	b.n	80056a0 <ADC_IRQHandler>
	...

080056a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80056a8:	4b0e      	ldr	r3, [pc, #56]	; (80056e4 <HAL_Init+0x40>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a0d      	ldr	r2, [pc, #52]	; (80056e4 <HAL_Init+0x40>)
 80056ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80056b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80056b4:	4b0b      	ldr	r3, [pc, #44]	; (80056e4 <HAL_Init+0x40>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a0a      	ldr	r2, [pc, #40]	; (80056e4 <HAL_Init+0x40>)
 80056ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80056be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80056c0:	4b08      	ldr	r3, [pc, #32]	; (80056e4 <HAL_Init+0x40>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a07      	ldr	r2, [pc, #28]	; (80056e4 <HAL_Init+0x40>)
 80056c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80056cc:	2003      	movs	r0, #3
 80056ce:	f000 f8d8 	bl	8005882 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80056d2:	2000      	movs	r0, #0
 80056d4:	f7ff ff06 	bl	80054e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80056d8:	f7ff fedc 	bl	8005494 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	40023c00 	.word	0x40023c00

080056e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80056e8:	b480      	push	{r7}
 80056ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80056ec:	4b06      	ldr	r3, [pc, #24]	; (8005708 <HAL_IncTick+0x20>)
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	461a      	mov	r2, r3
 80056f2:	4b06      	ldr	r3, [pc, #24]	; (800570c <HAL_IncTick+0x24>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4413      	add	r3, r2
 80056f8:	4a04      	ldr	r2, [pc, #16]	; (800570c <HAL_IncTick+0x24>)
 80056fa:	6013      	str	r3, [r2, #0]
}
 80056fc:	bf00      	nop
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	20000010 	.word	0x20000010
 800570c:	200150a0 	.word	0x200150a0

08005710 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005710:	b480      	push	{r7}
 8005712:	af00      	add	r7, sp, #0
  return uwTick;
 8005714:	4b03      	ldr	r3, [pc, #12]	; (8005724 <HAL_GetTick+0x14>)
 8005716:	681b      	ldr	r3, [r3, #0]
}
 8005718:	4618      	mov	r0, r3
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	200150a0 	.word	0x200150a0

08005728 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f003 0307 	and.w	r3, r3, #7
 8005736:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005738:	4b0c      	ldr	r3, [pc, #48]	; (800576c <__NVIC_SetPriorityGrouping+0x44>)
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005744:	4013      	ands	r3, r2
 8005746:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005750:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005754:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005758:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800575a:	4a04      	ldr	r2, [pc, #16]	; (800576c <__NVIC_SetPriorityGrouping+0x44>)
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	60d3      	str	r3, [r2, #12]
}
 8005760:	bf00      	nop
 8005762:	3714      	adds	r7, #20
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr
 800576c:	e000ed00 	.word	0xe000ed00

08005770 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005770:	b480      	push	{r7}
 8005772:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005774:	4b04      	ldr	r3, [pc, #16]	; (8005788 <__NVIC_GetPriorityGrouping+0x18>)
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	0a1b      	lsrs	r3, r3, #8
 800577a:	f003 0307 	and.w	r3, r3, #7
}
 800577e:	4618      	mov	r0, r3
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	e000ed00 	.word	0xe000ed00

0800578c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	4603      	mov	r3, r0
 8005794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800579a:	2b00      	cmp	r3, #0
 800579c:	db0b      	blt.n	80057b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800579e:	79fb      	ldrb	r3, [r7, #7]
 80057a0:	f003 021f 	and.w	r2, r3, #31
 80057a4:	4907      	ldr	r1, [pc, #28]	; (80057c4 <__NVIC_EnableIRQ+0x38>)
 80057a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057aa:	095b      	lsrs	r3, r3, #5
 80057ac:	2001      	movs	r0, #1
 80057ae:	fa00 f202 	lsl.w	r2, r0, r2
 80057b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80057b6:	bf00      	nop
 80057b8:	370c      	adds	r7, #12
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	e000e100 	.word	0xe000e100

080057c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	4603      	mov	r3, r0
 80057d0:	6039      	str	r1, [r7, #0]
 80057d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	db0a      	blt.n	80057f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	b2da      	uxtb	r2, r3
 80057e0:	490c      	ldr	r1, [pc, #48]	; (8005814 <__NVIC_SetPriority+0x4c>)
 80057e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057e6:	0112      	lsls	r2, r2, #4
 80057e8:	b2d2      	uxtb	r2, r2
 80057ea:	440b      	add	r3, r1
 80057ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80057f0:	e00a      	b.n	8005808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	b2da      	uxtb	r2, r3
 80057f6:	4908      	ldr	r1, [pc, #32]	; (8005818 <__NVIC_SetPriority+0x50>)
 80057f8:	79fb      	ldrb	r3, [r7, #7]
 80057fa:	f003 030f 	and.w	r3, r3, #15
 80057fe:	3b04      	subs	r3, #4
 8005800:	0112      	lsls	r2, r2, #4
 8005802:	b2d2      	uxtb	r2, r2
 8005804:	440b      	add	r3, r1
 8005806:	761a      	strb	r2, [r3, #24]
}
 8005808:	bf00      	nop
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr
 8005814:	e000e100 	.word	0xe000e100
 8005818:	e000ed00 	.word	0xe000ed00

0800581c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800581c:	b480      	push	{r7}
 800581e:	b089      	sub	sp, #36	; 0x24
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f003 0307 	and.w	r3, r3, #7
 800582e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	f1c3 0307 	rsb	r3, r3, #7
 8005836:	2b04      	cmp	r3, #4
 8005838:	bf28      	it	cs
 800583a:	2304      	movcs	r3, #4
 800583c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	3304      	adds	r3, #4
 8005842:	2b06      	cmp	r3, #6
 8005844:	d902      	bls.n	800584c <NVIC_EncodePriority+0x30>
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	3b03      	subs	r3, #3
 800584a:	e000      	b.n	800584e <NVIC_EncodePriority+0x32>
 800584c:	2300      	movs	r3, #0
 800584e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005850:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005854:	69bb      	ldr	r3, [r7, #24]
 8005856:	fa02 f303 	lsl.w	r3, r2, r3
 800585a:	43da      	mvns	r2, r3
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	401a      	ands	r2, r3
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005864:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	fa01 f303 	lsl.w	r3, r1, r3
 800586e:	43d9      	mvns	r1, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005874:	4313      	orrs	r3, r2
         );
}
 8005876:	4618      	mov	r0, r3
 8005878:	3724      	adds	r7, #36	; 0x24
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr

08005882 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005882:	b580      	push	{r7, lr}
 8005884:	b082      	sub	sp, #8
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f7ff ff4c 	bl	8005728 <__NVIC_SetPriorityGrouping>
}
 8005890:	bf00      	nop
 8005892:	3708      	adds	r7, #8
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}

08005898 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af00      	add	r7, sp, #0
 800589e:	4603      	mov	r3, r0
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	607a      	str	r2, [r7, #4]
 80058a4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80058a6:	2300      	movs	r3, #0
 80058a8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80058aa:	f7ff ff61 	bl	8005770 <__NVIC_GetPriorityGrouping>
 80058ae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	68b9      	ldr	r1, [r7, #8]
 80058b4:	6978      	ldr	r0, [r7, #20]
 80058b6:	f7ff ffb1 	bl	800581c <NVIC_EncodePriority>
 80058ba:	4602      	mov	r2, r0
 80058bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058c0:	4611      	mov	r1, r2
 80058c2:	4618      	mov	r0, r3
 80058c4:	f7ff ff80 	bl	80057c8 <__NVIC_SetPriority>
}
 80058c8:	bf00      	nop
 80058ca:	3718      	adds	r7, #24
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b082      	sub	sp, #8
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	4603      	mov	r3, r0
 80058d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80058da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058de:	4618      	mov	r0, r3
 80058e0:	f7ff ff54 	bl	800578c <__NVIC_EnableIRQ>
}
 80058e4:	bf00      	nop
 80058e6:	3708      	adds	r7, #8
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b089      	sub	sp, #36	; 0x24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80058f6:	2300      	movs	r3, #0
 80058f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80058fa:	2300      	movs	r3, #0
 80058fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80058fe:	2300      	movs	r3, #0
 8005900:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005902:	2300      	movs	r3, #0
 8005904:	61fb      	str	r3, [r7, #28]
 8005906:	e16b      	b.n	8005be0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005908:	2201      	movs	r2, #1
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	fa02 f303 	lsl.w	r3, r2, r3
 8005910:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	697a      	ldr	r2, [r7, #20]
 8005918:	4013      	ands	r3, r2
 800591a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800591c:	693a      	ldr	r2, [r7, #16]
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	429a      	cmp	r2, r3
 8005922:	f040 815a 	bne.w	8005bda <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	f003 0303 	and.w	r3, r3, #3
 800592e:	2b01      	cmp	r3, #1
 8005930:	d005      	beq.n	800593e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800593a:	2b02      	cmp	r3, #2
 800593c:	d130      	bne.n	80059a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	005b      	lsls	r3, r3, #1
 8005948:	2203      	movs	r2, #3
 800594a:	fa02 f303 	lsl.w	r3, r2, r3
 800594e:	43db      	mvns	r3, r3
 8005950:	69ba      	ldr	r2, [r7, #24]
 8005952:	4013      	ands	r3, r2
 8005954:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	68da      	ldr	r2, [r3, #12]
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	fa02 f303 	lsl.w	r3, r2, r3
 8005962:	69ba      	ldr	r2, [r7, #24]
 8005964:	4313      	orrs	r3, r2
 8005966:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	69ba      	ldr	r2, [r7, #24]
 800596c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005974:	2201      	movs	r2, #1
 8005976:	69fb      	ldr	r3, [r7, #28]
 8005978:	fa02 f303 	lsl.w	r3, r2, r3
 800597c:	43db      	mvns	r3, r3
 800597e:	69ba      	ldr	r2, [r7, #24]
 8005980:	4013      	ands	r3, r2
 8005982:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	091b      	lsrs	r3, r3, #4
 800598a:	f003 0201 	and.w	r2, r3, #1
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	fa02 f303 	lsl.w	r3, r2, r3
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	4313      	orrs	r3, r2
 8005998:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	69ba      	ldr	r2, [r7, #24]
 800599e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	f003 0303 	and.w	r3, r3, #3
 80059a8:	2b03      	cmp	r3, #3
 80059aa:	d017      	beq.n	80059dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	005b      	lsls	r3, r3, #1
 80059b6:	2203      	movs	r2, #3
 80059b8:	fa02 f303 	lsl.w	r3, r2, r3
 80059bc:	43db      	mvns	r3, r3
 80059be:	69ba      	ldr	r2, [r7, #24]
 80059c0:	4013      	ands	r3, r2
 80059c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	689a      	ldr	r2, [r3, #8]
 80059c8:	69fb      	ldr	r3, [r7, #28]
 80059ca:	005b      	lsls	r3, r3, #1
 80059cc:	fa02 f303 	lsl.w	r3, r2, r3
 80059d0:	69ba      	ldr	r2, [r7, #24]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	69ba      	ldr	r2, [r7, #24]
 80059da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f003 0303 	and.w	r3, r3, #3
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	d123      	bne.n	8005a30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	08da      	lsrs	r2, r3, #3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	3208      	adds	r2, #8
 80059f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	f003 0307 	and.w	r3, r3, #7
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	220f      	movs	r2, #15
 8005a00:	fa02 f303 	lsl.w	r3, r2, r3
 8005a04:	43db      	mvns	r3, r3
 8005a06:	69ba      	ldr	r2, [r7, #24]
 8005a08:	4013      	ands	r3, r2
 8005a0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	691a      	ldr	r2, [r3, #16]
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	f003 0307 	and.w	r3, r3, #7
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1c:	69ba      	ldr	r2, [r7, #24]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	08da      	lsrs	r2, r3, #3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	3208      	adds	r2, #8
 8005a2a:	69b9      	ldr	r1, [r7, #24]
 8005a2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	005b      	lsls	r3, r3, #1
 8005a3a:	2203      	movs	r2, #3
 8005a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a40:	43db      	mvns	r3, r3
 8005a42:	69ba      	ldr	r2, [r7, #24]
 8005a44:	4013      	ands	r3, r2
 8005a46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f003 0203 	and.w	r2, r3, #3
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	005b      	lsls	r3, r3, #1
 8005a54:	fa02 f303 	lsl.w	r3, r2, r3
 8005a58:	69ba      	ldr	r2, [r7, #24]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	69ba      	ldr	r2, [r7, #24]
 8005a62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	f000 80b4 	beq.w	8005bda <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a72:	2300      	movs	r3, #0
 8005a74:	60fb      	str	r3, [r7, #12]
 8005a76:	4b60      	ldr	r3, [pc, #384]	; (8005bf8 <HAL_GPIO_Init+0x30c>)
 8005a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a7a:	4a5f      	ldr	r2, [pc, #380]	; (8005bf8 <HAL_GPIO_Init+0x30c>)
 8005a7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a80:	6453      	str	r3, [r2, #68]	; 0x44
 8005a82:	4b5d      	ldr	r3, [pc, #372]	; (8005bf8 <HAL_GPIO_Init+0x30c>)
 8005a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a8a:	60fb      	str	r3, [r7, #12]
 8005a8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005a8e:	4a5b      	ldr	r2, [pc, #364]	; (8005bfc <HAL_GPIO_Init+0x310>)
 8005a90:	69fb      	ldr	r3, [r7, #28]
 8005a92:	089b      	lsrs	r3, r3, #2
 8005a94:	3302      	adds	r3, #2
 8005a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	f003 0303 	and.w	r3, r3, #3
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	220f      	movs	r2, #15
 8005aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aaa:	43db      	mvns	r3, r3
 8005aac:	69ba      	ldr	r2, [r7, #24]
 8005aae:	4013      	ands	r3, r2
 8005ab0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a52      	ldr	r2, [pc, #328]	; (8005c00 <HAL_GPIO_Init+0x314>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d02b      	beq.n	8005b12 <HAL_GPIO_Init+0x226>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a51      	ldr	r2, [pc, #324]	; (8005c04 <HAL_GPIO_Init+0x318>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d025      	beq.n	8005b0e <HAL_GPIO_Init+0x222>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a50      	ldr	r2, [pc, #320]	; (8005c08 <HAL_GPIO_Init+0x31c>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d01f      	beq.n	8005b0a <HAL_GPIO_Init+0x21e>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a4f      	ldr	r2, [pc, #316]	; (8005c0c <HAL_GPIO_Init+0x320>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d019      	beq.n	8005b06 <HAL_GPIO_Init+0x21a>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a4e      	ldr	r2, [pc, #312]	; (8005c10 <HAL_GPIO_Init+0x324>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d013      	beq.n	8005b02 <HAL_GPIO_Init+0x216>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a4d      	ldr	r2, [pc, #308]	; (8005c14 <HAL_GPIO_Init+0x328>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d00d      	beq.n	8005afe <HAL_GPIO_Init+0x212>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a4c      	ldr	r2, [pc, #304]	; (8005c18 <HAL_GPIO_Init+0x32c>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d007      	beq.n	8005afa <HAL_GPIO_Init+0x20e>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a4b      	ldr	r2, [pc, #300]	; (8005c1c <HAL_GPIO_Init+0x330>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d101      	bne.n	8005af6 <HAL_GPIO_Init+0x20a>
 8005af2:	2307      	movs	r3, #7
 8005af4:	e00e      	b.n	8005b14 <HAL_GPIO_Init+0x228>
 8005af6:	2308      	movs	r3, #8
 8005af8:	e00c      	b.n	8005b14 <HAL_GPIO_Init+0x228>
 8005afa:	2306      	movs	r3, #6
 8005afc:	e00a      	b.n	8005b14 <HAL_GPIO_Init+0x228>
 8005afe:	2305      	movs	r3, #5
 8005b00:	e008      	b.n	8005b14 <HAL_GPIO_Init+0x228>
 8005b02:	2304      	movs	r3, #4
 8005b04:	e006      	b.n	8005b14 <HAL_GPIO_Init+0x228>
 8005b06:	2303      	movs	r3, #3
 8005b08:	e004      	b.n	8005b14 <HAL_GPIO_Init+0x228>
 8005b0a:	2302      	movs	r3, #2
 8005b0c:	e002      	b.n	8005b14 <HAL_GPIO_Init+0x228>
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e000      	b.n	8005b14 <HAL_GPIO_Init+0x228>
 8005b12:	2300      	movs	r3, #0
 8005b14:	69fa      	ldr	r2, [r7, #28]
 8005b16:	f002 0203 	and.w	r2, r2, #3
 8005b1a:	0092      	lsls	r2, r2, #2
 8005b1c:	4093      	lsls	r3, r2
 8005b1e:	69ba      	ldr	r2, [r7, #24]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b24:	4935      	ldr	r1, [pc, #212]	; (8005bfc <HAL_GPIO_Init+0x310>)
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	089b      	lsrs	r3, r3, #2
 8005b2a:	3302      	adds	r3, #2
 8005b2c:	69ba      	ldr	r2, [r7, #24]
 8005b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005b32:	4b3b      	ldr	r3, [pc, #236]	; (8005c20 <HAL_GPIO_Init+0x334>)
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	43db      	mvns	r3, r3
 8005b3c:	69ba      	ldr	r2, [r7, #24]
 8005b3e:	4013      	ands	r3, r2
 8005b40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d003      	beq.n	8005b56 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005b4e:	69ba      	ldr	r2, [r7, #24]
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005b56:	4a32      	ldr	r2, [pc, #200]	; (8005c20 <HAL_GPIO_Init+0x334>)
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b5c:	4b30      	ldr	r3, [pc, #192]	; (8005c20 <HAL_GPIO_Init+0x334>)
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	43db      	mvns	r3, r3
 8005b66:	69ba      	ldr	r2, [r7, #24]
 8005b68:	4013      	ands	r3, r2
 8005b6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d003      	beq.n	8005b80 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005b78:	69ba      	ldr	r2, [r7, #24]
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b80:	4a27      	ldr	r2, [pc, #156]	; (8005c20 <HAL_GPIO_Init+0x334>)
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005b86:	4b26      	ldr	r3, [pc, #152]	; (8005c20 <HAL_GPIO_Init+0x334>)
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	43db      	mvns	r3, r3
 8005b90:	69ba      	ldr	r2, [r7, #24]
 8005b92:	4013      	ands	r3, r2
 8005b94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d003      	beq.n	8005baa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005ba2:	69ba      	ldr	r2, [r7, #24]
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005baa:	4a1d      	ldr	r2, [pc, #116]	; (8005c20 <HAL_GPIO_Init+0x334>)
 8005bac:	69bb      	ldr	r3, [r7, #24]
 8005bae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005bb0:	4b1b      	ldr	r3, [pc, #108]	; (8005c20 <HAL_GPIO_Init+0x334>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	43db      	mvns	r3, r3
 8005bba:	69ba      	ldr	r2, [r7, #24]
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d003      	beq.n	8005bd4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005bcc:	69ba      	ldr	r2, [r7, #24]
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005bd4:	4a12      	ldr	r2, [pc, #72]	; (8005c20 <HAL_GPIO_Init+0x334>)
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005bda:	69fb      	ldr	r3, [r7, #28]
 8005bdc:	3301      	adds	r3, #1
 8005bde:	61fb      	str	r3, [r7, #28]
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	2b0f      	cmp	r3, #15
 8005be4:	f67f ae90 	bls.w	8005908 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005be8:	bf00      	nop
 8005bea:	bf00      	nop
 8005bec:	3724      	adds	r7, #36	; 0x24
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	40023800 	.word	0x40023800
 8005bfc:	40013800 	.word	0x40013800
 8005c00:	40020000 	.word	0x40020000
 8005c04:	40020400 	.word	0x40020400
 8005c08:	40020800 	.word	0x40020800
 8005c0c:	40020c00 	.word	0x40020c00
 8005c10:	40021000 	.word	0x40021000
 8005c14:	40021400 	.word	0x40021400
 8005c18:	40021800 	.word	0x40021800
 8005c1c:	40021c00 	.word	0x40021c00
 8005c20:	40013c00 	.word	0x40013c00

08005c24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b083      	sub	sp, #12
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	807b      	strh	r3, [r7, #2]
 8005c30:	4613      	mov	r3, r2
 8005c32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005c34:	787b      	ldrb	r3, [r7, #1]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d003      	beq.n	8005c42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005c3a:	887a      	ldrh	r2, [r7, #2]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005c40:	e003      	b.n	8005c4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005c42:	887b      	ldrh	r3, [r7, #2]
 8005c44:	041a      	lsls	r2, r3, #16
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	619a      	str	r2, [r3, #24]
}
 8005c4a:	bf00      	nop
 8005c4c:	370c      	adds	r7, #12
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
	...

08005c58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	4603      	mov	r3, r0
 8005c60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005c62:	4b08      	ldr	r3, [pc, #32]	; (8005c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c64:	695a      	ldr	r2, [r3, #20]
 8005c66:	88fb      	ldrh	r3, [r7, #6]
 8005c68:	4013      	ands	r3, r2
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d006      	beq.n	8005c7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005c6e:	4a05      	ldr	r2, [pc, #20]	; (8005c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c70:	88fb      	ldrh	r3, [r7, #6]
 8005c72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005c74:	88fb      	ldrh	r3, [r7, #6]
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7ff fba0 	bl	80053bc <HAL_GPIO_EXTI_Callback>
  }
}
 8005c7c:	bf00      	nop
 8005c7e:	3708      	adds	r7, #8
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	40013c00 	.word	0x40013c00

08005c88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b086      	sub	sp, #24
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d101      	bne.n	8005c9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e267      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0301 	and.w	r3, r3, #1
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d075      	beq.n	8005d92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ca6:	4b88      	ldr	r3, [pc, #544]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	f003 030c 	and.w	r3, r3, #12
 8005cae:	2b04      	cmp	r3, #4
 8005cb0:	d00c      	beq.n	8005ccc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cb2:	4b85      	ldr	r3, [pc, #532]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005cba:	2b08      	cmp	r3, #8
 8005cbc:	d112      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cbe:	4b82      	ldr	r3, [pc, #520]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cc6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cca:	d10b      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ccc:	4b7e      	ldr	r3, [pc, #504]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d05b      	beq.n	8005d90 <HAL_RCC_OscConfig+0x108>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d157      	bne.n	8005d90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e242      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cec:	d106      	bne.n	8005cfc <HAL_RCC_OscConfig+0x74>
 8005cee:	4b76      	ldr	r3, [pc, #472]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a75      	ldr	r2, [pc, #468]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005cf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cf8:	6013      	str	r3, [r2, #0]
 8005cfa:	e01d      	b.n	8005d38 <HAL_RCC_OscConfig+0xb0>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d04:	d10c      	bne.n	8005d20 <HAL_RCC_OscConfig+0x98>
 8005d06:	4b70      	ldr	r3, [pc, #448]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a6f      	ldr	r2, [pc, #444]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005d0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d10:	6013      	str	r3, [r2, #0]
 8005d12:	4b6d      	ldr	r3, [pc, #436]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a6c      	ldr	r2, [pc, #432]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005d18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d1c:	6013      	str	r3, [r2, #0]
 8005d1e:	e00b      	b.n	8005d38 <HAL_RCC_OscConfig+0xb0>
 8005d20:	4b69      	ldr	r3, [pc, #420]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a68      	ldr	r2, [pc, #416]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005d26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d2a:	6013      	str	r3, [r2, #0]
 8005d2c:	4b66      	ldr	r3, [pc, #408]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a65      	ldr	r2, [pc, #404]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005d32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d013      	beq.n	8005d68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d40:	f7ff fce6 	bl	8005710 <HAL_GetTick>
 8005d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d46:	e008      	b.n	8005d5a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d48:	f7ff fce2 	bl	8005710 <HAL_GetTick>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	2b64      	cmp	r3, #100	; 0x64
 8005d54:	d901      	bls.n	8005d5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e207      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d5a:	4b5b      	ldr	r3, [pc, #364]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d0f0      	beq.n	8005d48 <HAL_RCC_OscConfig+0xc0>
 8005d66:	e014      	b.n	8005d92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d68:	f7ff fcd2 	bl	8005710 <HAL_GetTick>
 8005d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d6e:	e008      	b.n	8005d82 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d70:	f7ff fcce 	bl	8005710 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	2b64      	cmp	r3, #100	; 0x64
 8005d7c:	d901      	bls.n	8005d82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e1f3      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d82:	4b51      	ldr	r3, [pc, #324]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d1f0      	bne.n	8005d70 <HAL_RCC_OscConfig+0xe8>
 8005d8e:	e000      	b.n	8005d92 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 0302 	and.w	r3, r3, #2
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d063      	beq.n	8005e66 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d9e:	4b4a      	ldr	r3, [pc, #296]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	f003 030c 	and.w	r3, r3, #12
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00b      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005daa:	4b47      	ldr	r3, [pc, #284]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005db2:	2b08      	cmp	r3, #8
 8005db4:	d11c      	bne.n	8005df0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005db6:	4b44      	ldr	r3, [pc, #272]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d116      	bne.n	8005df0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dc2:	4b41      	ldr	r3, [pc, #260]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d005      	beq.n	8005dda <HAL_RCC_OscConfig+0x152>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d001      	beq.n	8005dda <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e1c7      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dda:	4b3b      	ldr	r3, [pc, #236]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	00db      	lsls	r3, r3, #3
 8005de8:	4937      	ldr	r1, [pc, #220]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005dea:	4313      	orrs	r3, r2
 8005dec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dee:	e03a      	b.n	8005e66 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d020      	beq.n	8005e3a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005df8:	4b34      	ldr	r3, [pc, #208]	; (8005ecc <HAL_RCC_OscConfig+0x244>)
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dfe:	f7ff fc87 	bl	8005710 <HAL_GetTick>
 8005e02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e04:	e008      	b.n	8005e18 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e06:	f7ff fc83 	bl	8005710 <HAL_GetTick>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	1ad3      	subs	r3, r2, r3
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d901      	bls.n	8005e18 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005e14:	2303      	movs	r3, #3
 8005e16:	e1a8      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e18:	4b2b      	ldr	r3, [pc, #172]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 0302 	and.w	r3, r3, #2
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d0f0      	beq.n	8005e06 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e24:	4b28      	ldr	r3, [pc, #160]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	691b      	ldr	r3, [r3, #16]
 8005e30:	00db      	lsls	r3, r3, #3
 8005e32:	4925      	ldr	r1, [pc, #148]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005e34:	4313      	orrs	r3, r2
 8005e36:	600b      	str	r3, [r1, #0]
 8005e38:	e015      	b.n	8005e66 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e3a:	4b24      	ldr	r3, [pc, #144]	; (8005ecc <HAL_RCC_OscConfig+0x244>)
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e40:	f7ff fc66 	bl	8005710 <HAL_GetTick>
 8005e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e46:	e008      	b.n	8005e5a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e48:	f7ff fc62 	bl	8005710 <HAL_GetTick>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d901      	bls.n	8005e5a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e187      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e5a:	4b1b      	ldr	r3, [pc, #108]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 0302 	and.w	r3, r3, #2
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d1f0      	bne.n	8005e48 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 0308 	and.w	r3, r3, #8
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d036      	beq.n	8005ee0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	695b      	ldr	r3, [r3, #20]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d016      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e7a:	4b15      	ldr	r3, [pc, #84]	; (8005ed0 <HAL_RCC_OscConfig+0x248>)
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e80:	f7ff fc46 	bl	8005710 <HAL_GetTick>
 8005e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e86:	e008      	b.n	8005e9a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e88:	f7ff fc42 	bl	8005710 <HAL_GetTick>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	2b02      	cmp	r3, #2
 8005e94:	d901      	bls.n	8005e9a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e96:	2303      	movs	r3, #3
 8005e98:	e167      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e9a:	4b0b      	ldr	r3, [pc, #44]	; (8005ec8 <HAL_RCC_OscConfig+0x240>)
 8005e9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e9e:	f003 0302 	and.w	r3, r3, #2
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d0f0      	beq.n	8005e88 <HAL_RCC_OscConfig+0x200>
 8005ea6:	e01b      	b.n	8005ee0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ea8:	4b09      	ldr	r3, [pc, #36]	; (8005ed0 <HAL_RCC_OscConfig+0x248>)
 8005eaa:	2200      	movs	r2, #0
 8005eac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005eae:	f7ff fc2f 	bl	8005710 <HAL_GetTick>
 8005eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005eb4:	e00e      	b.n	8005ed4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eb6:	f7ff fc2b 	bl	8005710 <HAL_GetTick>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d907      	bls.n	8005ed4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e150      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
 8005ec8:	40023800 	.word	0x40023800
 8005ecc:	42470000 	.word	0x42470000
 8005ed0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ed4:	4b88      	ldr	r3, [pc, #544]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005ed6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ed8:	f003 0302 	and.w	r3, r3, #2
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d1ea      	bne.n	8005eb6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 0304 	and.w	r3, r3, #4
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	f000 8097 	beq.w	800601c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ef2:	4b81      	ldr	r3, [pc, #516]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d10f      	bne.n	8005f1e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005efe:	2300      	movs	r3, #0
 8005f00:	60bb      	str	r3, [r7, #8]
 8005f02:	4b7d      	ldr	r3, [pc, #500]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f06:	4a7c      	ldr	r2, [pc, #496]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005f08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f0c:	6413      	str	r3, [r2, #64]	; 0x40
 8005f0e:	4b7a      	ldr	r3, [pc, #488]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f16:	60bb      	str	r3, [r7, #8]
 8005f18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f1e:	4b77      	ldr	r3, [pc, #476]	; (80060fc <HAL_RCC_OscConfig+0x474>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d118      	bne.n	8005f5c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f2a:	4b74      	ldr	r3, [pc, #464]	; (80060fc <HAL_RCC_OscConfig+0x474>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a73      	ldr	r2, [pc, #460]	; (80060fc <HAL_RCC_OscConfig+0x474>)
 8005f30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f36:	f7ff fbeb 	bl	8005710 <HAL_GetTick>
 8005f3a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f3c:	e008      	b.n	8005f50 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f3e:	f7ff fbe7 	bl	8005710 <HAL_GetTick>
 8005f42:	4602      	mov	r2, r0
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	2b02      	cmp	r3, #2
 8005f4a:	d901      	bls.n	8005f50 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005f4c:	2303      	movs	r3, #3
 8005f4e:	e10c      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f50:	4b6a      	ldr	r3, [pc, #424]	; (80060fc <HAL_RCC_OscConfig+0x474>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d0f0      	beq.n	8005f3e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d106      	bne.n	8005f72 <HAL_RCC_OscConfig+0x2ea>
 8005f64:	4b64      	ldr	r3, [pc, #400]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005f66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f68:	4a63      	ldr	r2, [pc, #396]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005f6a:	f043 0301 	orr.w	r3, r3, #1
 8005f6e:	6713      	str	r3, [r2, #112]	; 0x70
 8005f70:	e01c      	b.n	8005fac <HAL_RCC_OscConfig+0x324>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	2b05      	cmp	r3, #5
 8005f78:	d10c      	bne.n	8005f94 <HAL_RCC_OscConfig+0x30c>
 8005f7a:	4b5f      	ldr	r3, [pc, #380]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f7e:	4a5e      	ldr	r2, [pc, #376]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005f80:	f043 0304 	orr.w	r3, r3, #4
 8005f84:	6713      	str	r3, [r2, #112]	; 0x70
 8005f86:	4b5c      	ldr	r3, [pc, #368]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f8a:	4a5b      	ldr	r2, [pc, #364]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005f8c:	f043 0301 	orr.w	r3, r3, #1
 8005f90:	6713      	str	r3, [r2, #112]	; 0x70
 8005f92:	e00b      	b.n	8005fac <HAL_RCC_OscConfig+0x324>
 8005f94:	4b58      	ldr	r3, [pc, #352]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005f96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f98:	4a57      	ldr	r2, [pc, #348]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005f9a:	f023 0301 	bic.w	r3, r3, #1
 8005f9e:	6713      	str	r3, [r2, #112]	; 0x70
 8005fa0:	4b55      	ldr	r3, [pc, #340]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fa4:	4a54      	ldr	r2, [pc, #336]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005fa6:	f023 0304 	bic.w	r3, r3, #4
 8005faa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d015      	beq.n	8005fe0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fb4:	f7ff fbac 	bl	8005710 <HAL_GetTick>
 8005fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fba:	e00a      	b.n	8005fd2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fbc:	f7ff fba8 	bl	8005710 <HAL_GetTick>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d901      	bls.n	8005fd2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	e0cb      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fd2:	4b49      	ldr	r3, [pc, #292]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8005fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fd6:	f003 0302 	and.w	r3, r3, #2
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d0ee      	beq.n	8005fbc <HAL_RCC_OscConfig+0x334>
 8005fde:	e014      	b.n	800600a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fe0:	f7ff fb96 	bl	8005710 <HAL_GetTick>
 8005fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fe6:	e00a      	b.n	8005ffe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fe8:	f7ff fb92 	bl	8005710 <HAL_GetTick>
 8005fec:	4602      	mov	r2, r0
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	1ad3      	subs	r3, r2, r3
 8005ff2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d901      	bls.n	8005ffe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e0b5      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ffe:	4b3e      	ldr	r3, [pc, #248]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8006000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006002:	f003 0302 	and.w	r3, r3, #2
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1ee      	bne.n	8005fe8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800600a:	7dfb      	ldrb	r3, [r7, #23]
 800600c:	2b01      	cmp	r3, #1
 800600e:	d105      	bne.n	800601c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006010:	4b39      	ldr	r3, [pc, #228]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8006012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006014:	4a38      	ldr	r2, [pc, #224]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8006016:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800601a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	699b      	ldr	r3, [r3, #24]
 8006020:	2b00      	cmp	r3, #0
 8006022:	f000 80a1 	beq.w	8006168 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006026:	4b34      	ldr	r3, [pc, #208]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	f003 030c 	and.w	r3, r3, #12
 800602e:	2b08      	cmp	r3, #8
 8006030:	d05c      	beq.n	80060ec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	2b02      	cmp	r3, #2
 8006038:	d141      	bne.n	80060be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800603a:	4b31      	ldr	r3, [pc, #196]	; (8006100 <HAL_RCC_OscConfig+0x478>)
 800603c:	2200      	movs	r2, #0
 800603e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006040:	f7ff fb66 	bl	8005710 <HAL_GetTick>
 8006044:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006046:	e008      	b.n	800605a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006048:	f7ff fb62 	bl	8005710 <HAL_GetTick>
 800604c:	4602      	mov	r2, r0
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	2b02      	cmp	r3, #2
 8006054:	d901      	bls.n	800605a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e087      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800605a:	4b27      	ldr	r3, [pc, #156]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006062:	2b00      	cmp	r3, #0
 8006064:	d1f0      	bne.n	8006048 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	69da      	ldr	r2, [r3, #28]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	431a      	orrs	r2, r3
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006074:	019b      	lsls	r3, r3, #6
 8006076:	431a      	orrs	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800607c:	085b      	lsrs	r3, r3, #1
 800607e:	3b01      	subs	r3, #1
 8006080:	041b      	lsls	r3, r3, #16
 8006082:	431a      	orrs	r2, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006088:	061b      	lsls	r3, r3, #24
 800608a:	491b      	ldr	r1, [pc, #108]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 800608c:	4313      	orrs	r3, r2
 800608e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006090:	4b1b      	ldr	r3, [pc, #108]	; (8006100 <HAL_RCC_OscConfig+0x478>)
 8006092:	2201      	movs	r2, #1
 8006094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006096:	f7ff fb3b 	bl	8005710 <HAL_GetTick>
 800609a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800609c:	e008      	b.n	80060b0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800609e:	f7ff fb37 	bl	8005710 <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d901      	bls.n	80060b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e05c      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060b0:	4b11      	ldr	r3, [pc, #68]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d0f0      	beq.n	800609e <HAL_RCC_OscConfig+0x416>
 80060bc:	e054      	b.n	8006168 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060be:	4b10      	ldr	r3, [pc, #64]	; (8006100 <HAL_RCC_OscConfig+0x478>)
 80060c0:	2200      	movs	r2, #0
 80060c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060c4:	f7ff fb24 	bl	8005710 <HAL_GetTick>
 80060c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060ca:	e008      	b.n	80060de <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060cc:	f7ff fb20 	bl	8005710 <HAL_GetTick>
 80060d0:	4602      	mov	r2, r0
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d901      	bls.n	80060de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e045      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060de:	4b06      	ldr	r3, [pc, #24]	; (80060f8 <HAL_RCC_OscConfig+0x470>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1f0      	bne.n	80060cc <HAL_RCC_OscConfig+0x444>
 80060ea:	e03d      	b.n	8006168 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	699b      	ldr	r3, [r3, #24]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d107      	bne.n	8006104 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	e038      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
 80060f8:	40023800 	.word	0x40023800
 80060fc:	40007000 	.word	0x40007000
 8006100:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006104:	4b1b      	ldr	r3, [pc, #108]	; (8006174 <HAL_RCC_OscConfig+0x4ec>)
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	699b      	ldr	r3, [r3, #24]
 800610e:	2b01      	cmp	r3, #1
 8006110:	d028      	beq.n	8006164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800611c:	429a      	cmp	r2, r3
 800611e:	d121      	bne.n	8006164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800612a:	429a      	cmp	r2, r3
 800612c:	d11a      	bne.n	8006164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006134:	4013      	ands	r3, r2
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800613a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800613c:	4293      	cmp	r3, r2
 800613e:	d111      	bne.n	8006164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800614a:	085b      	lsrs	r3, r3, #1
 800614c:	3b01      	subs	r3, #1
 800614e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006150:	429a      	cmp	r2, r3
 8006152:	d107      	bne.n	8006164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800615e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006160:	429a      	cmp	r2, r3
 8006162:	d001      	beq.n	8006168 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	e000      	b.n	800616a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3718      	adds	r7, #24
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
 8006172:	bf00      	nop
 8006174:	40023800 	.word	0x40023800

08006178 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b084      	sub	sp, #16
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
 8006180:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d101      	bne.n	800618c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e0cc      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800618c:	4b68      	ldr	r3, [pc, #416]	; (8006330 <HAL_RCC_ClockConfig+0x1b8>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 0307 	and.w	r3, r3, #7
 8006194:	683a      	ldr	r2, [r7, #0]
 8006196:	429a      	cmp	r2, r3
 8006198:	d90c      	bls.n	80061b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800619a:	4b65      	ldr	r3, [pc, #404]	; (8006330 <HAL_RCC_ClockConfig+0x1b8>)
 800619c:	683a      	ldr	r2, [r7, #0]
 800619e:	b2d2      	uxtb	r2, r2
 80061a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061a2:	4b63      	ldr	r3, [pc, #396]	; (8006330 <HAL_RCC_ClockConfig+0x1b8>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 0307 	and.w	r3, r3, #7
 80061aa:	683a      	ldr	r2, [r7, #0]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d001      	beq.n	80061b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e0b8      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f003 0302 	and.w	r3, r3, #2
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d020      	beq.n	8006202 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 0304 	and.w	r3, r3, #4
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d005      	beq.n	80061d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80061cc:	4b59      	ldr	r3, [pc, #356]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	4a58      	ldr	r2, [pc, #352]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80061d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80061d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f003 0308 	and.w	r3, r3, #8
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d005      	beq.n	80061f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80061e4:	4b53      	ldr	r3, [pc, #332]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	4a52      	ldr	r2, [pc, #328]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80061ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80061ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061f0:	4b50      	ldr	r3, [pc, #320]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	494d      	ldr	r1, [pc, #308]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80061fe:	4313      	orrs	r3, r2
 8006200:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	2b00      	cmp	r3, #0
 800620c:	d044      	beq.n	8006298 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	2b01      	cmp	r3, #1
 8006214:	d107      	bne.n	8006226 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006216:	4b47      	ldr	r3, [pc, #284]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d119      	bne.n	8006256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e07f      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	2b02      	cmp	r3, #2
 800622c:	d003      	beq.n	8006236 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006232:	2b03      	cmp	r3, #3
 8006234:	d107      	bne.n	8006246 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006236:	4b3f      	ldr	r3, [pc, #252]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800623e:	2b00      	cmp	r3, #0
 8006240:	d109      	bne.n	8006256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e06f      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006246:	4b3b      	ldr	r3, [pc, #236]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 0302 	and.w	r3, r3, #2
 800624e:	2b00      	cmp	r3, #0
 8006250:	d101      	bne.n	8006256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e067      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006256:	4b37      	ldr	r3, [pc, #220]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f023 0203 	bic.w	r2, r3, #3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	4934      	ldr	r1, [pc, #208]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006264:	4313      	orrs	r3, r2
 8006266:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006268:	f7ff fa52 	bl	8005710 <HAL_GetTick>
 800626c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800626e:	e00a      	b.n	8006286 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006270:	f7ff fa4e 	bl	8005710 <HAL_GetTick>
 8006274:	4602      	mov	r2, r0
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	f241 3288 	movw	r2, #5000	; 0x1388
 800627e:	4293      	cmp	r3, r2
 8006280:	d901      	bls.n	8006286 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006282:	2303      	movs	r3, #3
 8006284:	e04f      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006286:	4b2b      	ldr	r3, [pc, #172]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	f003 020c 	and.w	r2, r3, #12
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	009b      	lsls	r3, r3, #2
 8006294:	429a      	cmp	r2, r3
 8006296:	d1eb      	bne.n	8006270 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006298:	4b25      	ldr	r3, [pc, #148]	; (8006330 <HAL_RCC_ClockConfig+0x1b8>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0307 	and.w	r3, r3, #7
 80062a0:	683a      	ldr	r2, [r7, #0]
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d20c      	bcs.n	80062c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062a6:	4b22      	ldr	r3, [pc, #136]	; (8006330 <HAL_RCC_ClockConfig+0x1b8>)
 80062a8:	683a      	ldr	r2, [r7, #0]
 80062aa:	b2d2      	uxtb	r2, r2
 80062ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ae:	4b20      	ldr	r3, [pc, #128]	; (8006330 <HAL_RCC_ClockConfig+0x1b8>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 0307 	and.w	r3, r3, #7
 80062b6:	683a      	ldr	r2, [r7, #0]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d001      	beq.n	80062c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e032      	b.n	8006326 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0304 	and.w	r3, r3, #4
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d008      	beq.n	80062de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062cc:	4b19      	ldr	r3, [pc, #100]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	4916      	ldr	r1, [pc, #88]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80062da:	4313      	orrs	r3, r2
 80062dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0308 	and.w	r3, r3, #8
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d009      	beq.n	80062fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80062ea:	4b12      	ldr	r3, [pc, #72]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	00db      	lsls	r3, r3, #3
 80062f8:	490e      	ldr	r1, [pc, #56]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 80062fa:	4313      	orrs	r3, r2
 80062fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80062fe:	f000 f821 	bl	8006344 <HAL_RCC_GetSysClockFreq>
 8006302:	4602      	mov	r2, r0
 8006304:	4b0b      	ldr	r3, [pc, #44]	; (8006334 <HAL_RCC_ClockConfig+0x1bc>)
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	091b      	lsrs	r3, r3, #4
 800630a:	f003 030f 	and.w	r3, r3, #15
 800630e:	490a      	ldr	r1, [pc, #40]	; (8006338 <HAL_RCC_ClockConfig+0x1c0>)
 8006310:	5ccb      	ldrb	r3, [r1, r3]
 8006312:	fa22 f303 	lsr.w	r3, r2, r3
 8006316:	4a09      	ldr	r2, [pc, #36]	; (800633c <HAL_RCC_ClockConfig+0x1c4>)
 8006318:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800631a:	4b09      	ldr	r3, [pc, #36]	; (8006340 <HAL_RCC_ClockConfig+0x1c8>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4618      	mov	r0, r3
 8006320:	f7ff f8e0 	bl	80054e4 <HAL_InitTick>

  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3710      	adds	r7, #16
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	40023c00 	.word	0x40023c00
 8006334:	40023800 	.word	0x40023800
 8006338:	08006d00 	.word	0x08006d00
 800633c:	20000008 	.word	0x20000008
 8006340:	2000000c 	.word	0x2000000c

08006344 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006344:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006348:	b094      	sub	sp, #80	; 0x50
 800634a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800634c:	2300      	movs	r3, #0
 800634e:	647b      	str	r3, [r7, #68]	; 0x44
 8006350:	2300      	movs	r3, #0
 8006352:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006354:	2300      	movs	r3, #0
 8006356:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006358:	2300      	movs	r3, #0
 800635a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800635c:	4b79      	ldr	r3, [pc, #484]	; (8006544 <HAL_RCC_GetSysClockFreq+0x200>)
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	f003 030c 	and.w	r3, r3, #12
 8006364:	2b08      	cmp	r3, #8
 8006366:	d00d      	beq.n	8006384 <HAL_RCC_GetSysClockFreq+0x40>
 8006368:	2b08      	cmp	r3, #8
 800636a:	f200 80e1 	bhi.w	8006530 <HAL_RCC_GetSysClockFreq+0x1ec>
 800636e:	2b00      	cmp	r3, #0
 8006370:	d002      	beq.n	8006378 <HAL_RCC_GetSysClockFreq+0x34>
 8006372:	2b04      	cmp	r3, #4
 8006374:	d003      	beq.n	800637e <HAL_RCC_GetSysClockFreq+0x3a>
 8006376:	e0db      	b.n	8006530 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006378:	4b73      	ldr	r3, [pc, #460]	; (8006548 <HAL_RCC_GetSysClockFreq+0x204>)
 800637a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800637c:	e0db      	b.n	8006536 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800637e:	4b73      	ldr	r3, [pc, #460]	; (800654c <HAL_RCC_GetSysClockFreq+0x208>)
 8006380:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006382:	e0d8      	b.n	8006536 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006384:	4b6f      	ldr	r3, [pc, #444]	; (8006544 <HAL_RCC_GetSysClockFreq+0x200>)
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800638c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800638e:	4b6d      	ldr	r3, [pc, #436]	; (8006544 <HAL_RCC_GetSysClockFreq+0x200>)
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d063      	beq.n	8006462 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800639a:	4b6a      	ldr	r3, [pc, #424]	; (8006544 <HAL_RCC_GetSysClockFreq+0x200>)
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	099b      	lsrs	r3, r3, #6
 80063a0:	2200      	movs	r2, #0
 80063a2:	63bb      	str	r3, [r7, #56]	; 0x38
 80063a4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80063a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063ac:	633b      	str	r3, [r7, #48]	; 0x30
 80063ae:	2300      	movs	r3, #0
 80063b0:	637b      	str	r3, [r7, #52]	; 0x34
 80063b2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80063b6:	4622      	mov	r2, r4
 80063b8:	462b      	mov	r3, r5
 80063ba:	f04f 0000 	mov.w	r0, #0
 80063be:	f04f 0100 	mov.w	r1, #0
 80063c2:	0159      	lsls	r1, r3, #5
 80063c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80063c8:	0150      	lsls	r0, r2, #5
 80063ca:	4602      	mov	r2, r0
 80063cc:	460b      	mov	r3, r1
 80063ce:	4621      	mov	r1, r4
 80063d0:	1a51      	subs	r1, r2, r1
 80063d2:	6139      	str	r1, [r7, #16]
 80063d4:	4629      	mov	r1, r5
 80063d6:	eb63 0301 	sbc.w	r3, r3, r1
 80063da:	617b      	str	r3, [r7, #20]
 80063dc:	f04f 0200 	mov.w	r2, #0
 80063e0:	f04f 0300 	mov.w	r3, #0
 80063e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80063e8:	4659      	mov	r1, fp
 80063ea:	018b      	lsls	r3, r1, #6
 80063ec:	4651      	mov	r1, sl
 80063ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80063f2:	4651      	mov	r1, sl
 80063f4:	018a      	lsls	r2, r1, #6
 80063f6:	4651      	mov	r1, sl
 80063f8:	ebb2 0801 	subs.w	r8, r2, r1
 80063fc:	4659      	mov	r1, fp
 80063fe:	eb63 0901 	sbc.w	r9, r3, r1
 8006402:	f04f 0200 	mov.w	r2, #0
 8006406:	f04f 0300 	mov.w	r3, #0
 800640a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800640e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006412:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006416:	4690      	mov	r8, r2
 8006418:	4699      	mov	r9, r3
 800641a:	4623      	mov	r3, r4
 800641c:	eb18 0303 	adds.w	r3, r8, r3
 8006420:	60bb      	str	r3, [r7, #8]
 8006422:	462b      	mov	r3, r5
 8006424:	eb49 0303 	adc.w	r3, r9, r3
 8006428:	60fb      	str	r3, [r7, #12]
 800642a:	f04f 0200 	mov.w	r2, #0
 800642e:	f04f 0300 	mov.w	r3, #0
 8006432:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006436:	4629      	mov	r1, r5
 8006438:	024b      	lsls	r3, r1, #9
 800643a:	4621      	mov	r1, r4
 800643c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006440:	4621      	mov	r1, r4
 8006442:	024a      	lsls	r2, r1, #9
 8006444:	4610      	mov	r0, r2
 8006446:	4619      	mov	r1, r3
 8006448:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800644a:	2200      	movs	r2, #0
 800644c:	62bb      	str	r3, [r7, #40]	; 0x28
 800644e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006450:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006454:	f7f9 ff06 	bl	8000264 <__aeabi_uldivmod>
 8006458:	4602      	mov	r2, r0
 800645a:	460b      	mov	r3, r1
 800645c:	4613      	mov	r3, r2
 800645e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006460:	e058      	b.n	8006514 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006462:	4b38      	ldr	r3, [pc, #224]	; (8006544 <HAL_RCC_GetSysClockFreq+0x200>)
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	099b      	lsrs	r3, r3, #6
 8006468:	2200      	movs	r2, #0
 800646a:	4618      	mov	r0, r3
 800646c:	4611      	mov	r1, r2
 800646e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006472:	623b      	str	r3, [r7, #32]
 8006474:	2300      	movs	r3, #0
 8006476:	627b      	str	r3, [r7, #36]	; 0x24
 8006478:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800647c:	4642      	mov	r2, r8
 800647e:	464b      	mov	r3, r9
 8006480:	f04f 0000 	mov.w	r0, #0
 8006484:	f04f 0100 	mov.w	r1, #0
 8006488:	0159      	lsls	r1, r3, #5
 800648a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800648e:	0150      	lsls	r0, r2, #5
 8006490:	4602      	mov	r2, r0
 8006492:	460b      	mov	r3, r1
 8006494:	4641      	mov	r1, r8
 8006496:	ebb2 0a01 	subs.w	sl, r2, r1
 800649a:	4649      	mov	r1, r9
 800649c:	eb63 0b01 	sbc.w	fp, r3, r1
 80064a0:	f04f 0200 	mov.w	r2, #0
 80064a4:	f04f 0300 	mov.w	r3, #0
 80064a8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80064ac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80064b0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80064b4:	ebb2 040a 	subs.w	r4, r2, sl
 80064b8:	eb63 050b 	sbc.w	r5, r3, fp
 80064bc:	f04f 0200 	mov.w	r2, #0
 80064c0:	f04f 0300 	mov.w	r3, #0
 80064c4:	00eb      	lsls	r3, r5, #3
 80064c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064ca:	00e2      	lsls	r2, r4, #3
 80064cc:	4614      	mov	r4, r2
 80064ce:	461d      	mov	r5, r3
 80064d0:	4643      	mov	r3, r8
 80064d2:	18e3      	adds	r3, r4, r3
 80064d4:	603b      	str	r3, [r7, #0]
 80064d6:	464b      	mov	r3, r9
 80064d8:	eb45 0303 	adc.w	r3, r5, r3
 80064dc:	607b      	str	r3, [r7, #4]
 80064de:	f04f 0200 	mov.w	r2, #0
 80064e2:	f04f 0300 	mov.w	r3, #0
 80064e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80064ea:	4629      	mov	r1, r5
 80064ec:	028b      	lsls	r3, r1, #10
 80064ee:	4621      	mov	r1, r4
 80064f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80064f4:	4621      	mov	r1, r4
 80064f6:	028a      	lsls	r2, r1, #10
 80064f8:	4610      	mov	r0, r2
 80064fa:	4619      	mov	r1, r3
 80064fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064fe:	2200      	movs	r2, #0
 8006500:	61bb      	str	r3, [r7, #24]
 8006502:	61fa      	str	r2, [r7, #28]
 8006504:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006508:	f7f9 feac 	bl	8000264 <__aeabi_uldivmod>
 800650c:	4602      	mov	r2, r0
 800650e:	460b      	mov	r3, r1
 8006510:	4613      	mov	r3, r2
 8006512:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006514:	4b0b      	ldr	r3, [pc, #44]	; (8006544 <HAL_RCC_GetSysClockFreq+0x200>)
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	0c1b      	lsrs	r3, r3, #16
 800651a:	f003 0303 	and.w	r3, r3, #3
 800651e:	3301      	adds	r3, #1
 8006520:	005b      	lsls	r3, r3, #1
 8006522:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006524:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006526:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006528:	fbb2 f3f3 	udiv	r3, r2, r3
 800652c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800652e:	e002      	b.n	8006536 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006530:	4b05      	ldr	r3, [pc, #20]	; (8006548 <HAL_RCC_GetSysClockFreq+0x204>)
 8006532:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006534:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006536:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006538:	4618      	mov	r0, r3
 800653a:	3750      	adds	r7, #80	; 0x50
 800653c:	46bd      	mov	sp, r7
 800653e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006542:	bf00      	nop
 8006544:	40023800 	.word	0x40023800
 8006548:	00f42400 	.word	0x00f42400
 800654c:	007a1200 	.word	0x007a1200

08006550 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006550:	b480      	push	{r7}
 8006552:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006554:	4b03      	ldr	r3, [pc, #12]	; (8006564 <HAL_RCC_GetHCLKFreq+0x14>)
 8006556:	681b      	ldr	r3, [r3, #0]
}
 8006558:	4618      	mov	r0, r3
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	20000008 	.word	0x20000008

08006568 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800656c:	f7ff fff0 	bl	8006550 <HAL_RCC_GetHCLKFreq>
 8006570:	4602      	mov	r2, r0
 8006572:	4b05      	ldr	r3, [pc, #20]	; (8006588 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	0a9b      	lsrs	r3, r3, #10
 8006578:	f003 0307 	and.w	r3, r3, #7
 800657c:	4903      	ldr	r1, [pc, #12]	; (800658c <HAL_RCC_GetPCLK1Freq+0x24>)
 800657e:	5ccb      	ldrb	r3, [r1, r3]
 8006580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006584:	4618      	mov	r0, r3
 8006586:	bd80      	pop	{r7, pc}
 8006588:	40023800 	.word	0x40023800
 800658c:	08006d10 	.word	0x08006d10

08006590 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	220f      	movs	r2, #15
 800659e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80065a0:	4b12      	ldr	r3, [pc, #72]	; (80065ec <HAL_RCC_GetClockConfig+0x5c>)
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	f003 0203 	and.w	r2, r3, #3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80065ac:	4b0f      	ldr	r3, [pc, #60]	; (80065ec <HAL_RCC_GetClockConfig+0x5c>)
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80065b8:	4b0c      	ldr	r3, [pc, #48]	; (80065ec <HAL_RCC_GetClockConfig+0x5c>)
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80065c4:	4b09      	ldr	r3, [pc, #36]	; (80065ec <HAL_RCC_GetClockConfig+0x5c>)
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	08db      	lsrs	r3, r3, #3
 80065ca:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80065d2:	4b07      	ldr	r3, [pc, #28]	; (80065f0 <HAL_RCC_GetClockConfig+0x60>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 0207 	and.w	r2, r3, #7
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	601a      	str	r2, [r3, #0]
}
 80065de:	bf00      	nop
 80065e0:	370c      	adds	r7, #12
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop
 80065ec:	40023800 	.word	0x40023800
 80065f0:	40023c00 	.word	0x40023c00

080065f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b082      	sub	sp, #8
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d101      	bne.n	8006606 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e041      	b.n	800668a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2b00      	cmp	r3, #0
 8006610:	d106      	bne.n	8006620 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2200      	movs	r2, #0
 8006616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f000 f839 	bl	8006692 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2202      	movs	r2, #2
 8006624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	3304      	adds	r3, #4
 8006630:	4619      	mov	r1, r3
 8006632:	4610      	mov	r0, r2
 8006634:	f000 f9d8 	bl	80069e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2201      	movs	r2, #1
 8006644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2201      	movs	r2, #1
 800664c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2201      	movs	r2, #1
 8006654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2201      	movs	r2, #1
 800665c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2201      	movs	r2, #1
 8006664:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	3708      	adds	r7, #8
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006692:	b480      	push	{r7}
 8006694:	b083      	sub	sp, #12
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800669a:	bf00      	nop
 800669c:	370c      	adds	r7, #12
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr
	...

080066a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d001      	beq.n	80066c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e04e      	b.n	800675e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2202      	movs	r2, #2
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68da      	ldr	r2, [r3, #12]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f042 0201 	orr.w	r2, r2, #1
 80066d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a23      	ldr	r2, [pc, #140]	; (800676c <HAL_TIM_Base_Start_IT+0xc4>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d022      	beq.n	8006728 <HAL_TIM_Base_Start_IT+0x80>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066ea:	d01d      	beq.n	8006728 <HAL_TIM_Base_Start_IT+0x80>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a1f      	ldr	r2, [pc, #124]	; (8006770 <HAL_TIM_Base_Start_IT+0xc8>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d018      	beq.n	8006728 <HAL_TIM_Base_Start_IT+0x80>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a1e      	ldr	r2, [pc, #120]	; (8006774 <HAL_TIM_Base_Start_IT+0xcc>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d013      	beq.n	8006728 <HAL_TIM_Base_Start_IT+0x80>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a1c      	ldr	r2, [pc, #112]	; (8006778 <HAL_TIM_Base_Start_IT+0xd0>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d00e      	beq.n	8006728 <HAL_TIM_Base_Start_IT+0x80>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a1b      	ldr	r2, [pc, #108]	; (800677c <HAL_TIM_Base_Start_IT+0xd4>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d009      	beq.n	8006728 <HAL_TIM_Base_Start_IT+0x80>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a19      	ldr	r2, [pc, #100]	; (8006780 <HAL_TIM_Base_Start_IT+0xd8>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d004      	beq.n	8006728 <HAL_TIM_Base_Start_IT+0x80>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a18      	ldr	r2, [pc, #96]	; (8006784 <HAL_TIM_Base_Start_IT+0xdc>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d111      	bne.n	800674c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f003 0307 	and.w	r3, r3, #7
 8006732:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2b06      	cmp	r3, #6
 8006738:	d010      	beq.n	800675c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f042 0201 	orr.w	r2, r2, #1
 8006748:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800674a:	e007      	b.n	800675c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f042 0201 	orr.w	r2, r2, #1
 800675a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800675c:	2300      	movs	r3, #0
}
 800675e:	4618      	mov	r0, r3
 8006760:	3714      	adds	r7, #20
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	40010000 	.word	0x40010000
 8006770:	40000400 	.word	0x40000400
 8006774:	40000800 	.word	0x40000800
 8006778:	40000c00 	.word	0x40000c00
 800677c:	40010400 	.word	0x40010400
 8006780:	40014000 	.word	0x40014000
 8006784:	40001800 	.word	0x40001800

08006788 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	691b      	ldr	r3, [r3, #16]
 8006796:	f003 0302 	and.w	r3, r3, #2
 800679a:	2b02      	cmp	r3, #2
 800679c:	d122      	bne.n	80067e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	f003 0302 	and.w	r3, r3, #2
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	d11b      	bne.n	80067e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f06f 0202 	mvn.w	r2, #2
 80067b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2201      	movs	r2, #1
 80067ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	699b      	ldr	r3, [r3, #24]
 80067c2:	f003 0303 	and.w	r3, r3, #3
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d003      	beq.n	80067d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 f8ee 	bl	80069ac <HAL_TIM_IC_CaptureCallback>
 80067d0:	e005      	b.n	80067de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 f8e0 	bl	8006998 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f000 f8f1 	bl	80069c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2200      	movs	r2, #0
 80067e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	f003 0304 	and.w	r3, r3, #4
 80067ee:	2b04      	cmp	r3, #4
 80067f0:	d122      	bne.n	8006838 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	68db      	ldr	r3, [r3, #12]
 80067f8:	f003 0304 	and.w	r3, r3, #4
 80067fc:	2b04      	cmp	r3, #4
 80067fe:	d11b      	bne.n	8006838 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f06f 0204 	mvn.w	r2, #4
 8006808:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2202      	movs	r2, #2
 800680e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	699b      	ldr	r3, [r3, #24]
 8006816:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800681a:	2b00      	cmp	r3, #0
 800681c:	d003      	beq.n	8006826 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 f8c4 	bl	80069ac <HAL_TIM_IC_CaptureCallback>
 8006824:	e005      	b.n	8006832 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f000 f8b6 	bl	8006998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f000 f8c7 	bl	80069c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	f003 0308 	and.w	r3, r3, #8
 8006842:	2b08      	cmp	r3, #8
 8006844:	d122      	bne.n	800688c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	f003 0308 	and.w	r3, r3, #8
 8006850:	2b08      	cmp	r3, #8
 8006852:	d11b      	bne.n	800688c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f06f 0208 	mvn.w	r2, #8
 800685c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2204      	movs	r2, #4
 8006862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	69db      	ldr	r3, [r3, #28]
 800686a:	f003 0303 	and.w	r3, r3, #3
 800686e:	2b00      	cmp	r3, #0
 8006870:	d003      	beq.n	800687a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f000 f89a 	bl	80069ac <HAL_TIM_IC_CaptureCallback>
 8006878:	e005      	b.n	8006886 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 f88c 	bl	8006998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 f89d 	bl	80069c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2200      	movs	r2, #0
 800688a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	691b      	ldr	r3, [r3, #16]
 8006892:	f003 0310 	and.w	r3, r3, #16
 8006896:	2b10      	cmp	r3, #16
 8006898:	d122      	bne.n	80068e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	68db      	ldr	r3, [r3, #12]
 80068a0:	f003 0310 	and.w	r3, r3, #16
 80068a4:	2b10      	cmp	r3, #16
 80068a6:	d11b      	bne.n	80068e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f06f 0210 	mvn.w	r2, #16
 80068b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2208      	movs	r2, #8
 80068b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	69db      	ldr	r3, [r3, #28]
 80068be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d003      	beq.n	80068ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 f870 	bl	80069ac <HAL_TIM_IC_CaptureCallback>
 80068cc:	e005      	b.n	80068da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 f862 	bl	8006998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 f873 	bl	80069c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2200      	movs	r2, #0
 80068de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	691b      	ldr	r3, [r3, #16]
 80068e6:	f003 0301 	and.w	r3, r3, #1
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d10e      	bne.n	800690c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	f003 0301 	and.w	r3, r3, #1
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d107      	bne.n	800690c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f06f 0201 	mvn.w	r2, #1
 8006904:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f7fe fdac 	bl	8005464 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	691b      	ldr	r3, [r3, #16]
 8006912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006916:	2b80      	cmp	r3, #128	; 0x80
 8006918:	d10e      	bne.n	8006938 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	68db      	ldr	r3, [r3, #12]
 8006920:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006924:	2b80      	cmp	r3, #128	; 0x80
 8006926:	d107      	bne.n	8006938 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006930:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 f902 	bl	8006b3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	691b      	ldr	r3, [r3, #16]
 800693e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006942:	2b40      	cmp	r3, #64	; 0x40
 8006944:	d10e      	bne.n	8006964 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	68db      	ldr	r3, [r3, #12]
 800694c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006950:	2b40      	cmp	r3, #64	; 0x40
 8006952:	d107      	bne.n	8006964 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800695c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f000 f838 	bl	80069d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	691b      	ldr	r3, [r3, #16]
 800696a:	f003 0320 	and.w	r3, r3, #32
 800696e:	2b20      	cmp	r3, #32
 8006970:	d10e      	bne.n	8006990 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	68db      	ldr	r3, [r3, #12]
 8006978:	f003 0320 	and.w	r3, r3, #32
 800697c:	2b20      	cmp	r3, #32
 800697e:	d107      	bne.n	8006990 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f06f 0220 	mvn.w	r2, #32
 8006988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f000 f8cc 	bl	8006b28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006990:	bf00      	nop
 8006992:	3708      	adds	r7, #8
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069a0:	bf00      	nop
 80069a2:	370c      	adds	r7, #12
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069b4:	bf00      	nop
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b083      	sub	sp, #12
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80069c8:	bf00      	nop
 80069ca:	370c      	adds	r7, #12
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b083      	sub	sp, #12
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80069dc:	bf00      	nop
 80069de:	370c      	adds	r7, #12
 80069e0:	46bd      	mov	sp, r7
 80069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e6:	4770      	bx	lr

080069e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b085      	sub	sp, #20
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a40      	ldr	r2, [pc, #256]	; (8006afc <TIM_Base_SetConfig+0x114>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d013      	beq.n	8006a28 <TIM_Base_SetConfig+0x40>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a06:	d00f      	beq.n	8006a28 <TIM_Base_SetConfig+0x40>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	4a3d      	ldr	r2, [pc, #244]	; (8006b00 <TIM_Base_SetConfig+0x118>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d00b      	beq.n	8006a28 <TIM_Base_SetConfig+0x40>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	4a3c      	ldr	r2, [pc, #240]	; (8006b04 <TIM_Base_SetConfig+0x11c>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d007      	beq.n	8006a28 <TIM_Base_SetConfig+0x40>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	4a3b      	ldr	r2, [pc, #236]	; (8006b08 <TIM_Base_SetConfig+0x120>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d003      	beq.n	8006a28 <TIM_Base_SetConfig+0x40>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4a3a      	ldr	r2, [pc, #232]	; (8006b0c <TIM_Base_SetConfig+0x124>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d108      	bne.n	8006a3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	68fa      	ldr	r2, [r7, #12]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	4a2f      	ldr	r2, [pc, #188]	; (8006afc <TIM_Base_SetConfig+0x114>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d02b      	beq.n	8006a9a <TIM_Base_SetConfig+0xb2>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a48:	d027      	beq.n	8006a9a <TIM_Base_SetConfig+0xb2>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	4a2c      	ldr	r2, [pc, #176]	; (8006b00 <TIM_Base_SetConfig+0x118>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d023      	beq.n	8006a9a <TIM_Base_SetConfig+0xb2>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a2b      	ldr	r2, [pc, #172]	; (8006b04 <TIM_Base_SetConfig+0x11c>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d01f      	beq.n	8006a9a <TIM_Base_SetConfig+0xb2>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4a2a      	ldr	r2, [pc, #168]	; (8006b08 <TIM_Base_SetConfig+0x120>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d01b      	beq.n	8006a9a <TIM_Base_SetConfig+0xb2>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a29      	ldr	r2, [pc, #164]	; (8006b0c <TIM_Base_SetConfig+0x124>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d017      	beq.n	8006a9a <TIM_Base_SetConfig+0xb2>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a28      	ldr	r2, [pc, #160]	; (8006b10 <TIM_Base_SetConfig+0x128>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d013      	beq.n	8006a9a <TIM_Base_SetConfig+0xb2>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a27      	ldr	r2, [pc, #156]	; (8006b14 <TIM_Base_SetConfig+0x12c>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d00f      	beq.n	8006a9a <TIM_Base_SetConfig+0xb2>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a26      	ldr	r2, [pc, #152]	; (8006b18 <TIM_Base_SetConfig+0x130>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d00b      	beq.n	8006a9a <TIM_Base_SetConfig+0xb2>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a25      	ldr	r2, [pc, #148]	; (8006b1c <TIM_Base_SetConfig+0x134>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d007      	beq.n	8006a9a <TIM_Base_SetConfig+0xb2>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a24      	ldr	r2, [pc, #144]	; (8006b20 <TIM_Base_SetConfig+0x138>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d003      	beq.n	8006a9a <TIM_Base_SetConfig+0xb2>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a23      	ldr	r2, [pc, #140]	; (8006b24 <TIM_Base_SetConfig+0x13c>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d108      	bne.n	8006aac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006aa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	695b      	ldr	r3, [r3, #20]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	689a      	ldr	r2, [r3, #8]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a0a      	ldr	r2, [pc, #40]	; (8006afc <TIM_Base_SetConfig+0x114>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d003      	beq.n	8006ae0 <TIM_Base_SetConfig+0xf8>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	4a0c      	ldr	r2, [pc, #48]	; (8006b0c <TIM_Base_SetConfig+0x124>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d103      	bne.n	8006ae8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	691a      	ldr	r2, [r3, #16]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2201      	movs	r2, #1
 8006aec:	615a      	str	r2, [r3, #20]
}
 8006aee:	bf00      	nop
 8006af0:	3714      	adds	r7, #20
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr
 8006afa:	bf00      	nop
 8006afc:	40010000 	.word	0x40010000
 8006b00:	40000400 	.word	0x40000400
 8006b04:	40000800 	.word	0x40000800
 8006b08:	40000c00 	.word	0x40000c00
 8006b0c:	40010400 	.word	0x40010400
 8006b10:	40014000 	.word	0x40014000
 8006b14:	40014400 	.word	0x40014400
 8006b18:	40014800 	.word	0x40014800
 8006b1c:	40001800 	.word	0x40001800
 8006b20:	40001c00 	.word	0x40001c00
 8006b24:	40002000 	.word	0x40002000

08006b28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <__libc_init_array>:
 8006b50:	b570      	push	{r4, r5, r6, lr}
 8006b52:	4d0d      	ldr	r5, [pc, #52]	; (8006b88 <__libc_init_array+0x38>)
 8006b54:	4c0d      	ldr	r4, [pc, #52]	; (8006b8c <__libc_init_array+0x3c>)
 8006b56:	1b64      	subs	r4, r4, r5
 8006b58:	10a4      	asrs	r4, r4, #2
 8006b5a:	2600      	movs	r6, #0
 8006b5c:	42a6      	cmp	r6, r4
 8006b5e:	d109      	bne.n	8006b74 <__libc_init_array+0x24>
 8006b60:	4d0b      	ldr	r5, [pc, #44]	; (8006b90 <__libc_init_array+0x40>)
 8006b62:	4c0c      	ldr	r4, [pc, #48]	; (8006b94 <__libc_init_array+0x44>)
 8006b64:	f000 f83e 	bl	8006be4 <_init>
 8006b68:	1b64      	subs	r4, r4, r5
 8006b6a:	10a4      	asrs	r4, r4, #2
 8006b6c:	2600      	movs	r6, #0
 8006b6e:	42a6      	cmp	r6, r4
 8006b70:	d105      	bne.n	8006b7e <__libc_init_array+0x2e>
 8006b72:	bd70      	pop	{r4, r5, r6, pc}
 8006b74:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b78:	4798      	blx	r3
 8006b7a:	3601      	adds	r6, #1
 8006b7c:	e7ee      	b.n	8006b5c <__libc_init_array+0xc>
 8006b7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b82:	4798      	blx	r3
 8006b84:	3601      	adds	r6, #1
 8006b86:	e7f2      	b.n	8006b6e <__libc_init_array+0x1e>
 8006b88:	08006d20 	.word	0x08006d20
 8006b8c:	08006d20 	.word	0x08006d20
 8006b90:	08006d20 	.word	0x08006d20
 8006b94:	08006d24 	.word	0x08006d24

08006b98 <memcmp>:
 8006b98:	b510      	push	{r4, lr}
 8006b9a:	3901      	subs	r1, #1
 8006b9c:	4402      	add	r2, r0
 8006b9e:	4290      	cmp	r0, r2
 8006ba0:	d101      	bne.n	8006ba6 <memcmp+0xe>
 8006ba2:	2000      	movs	r0, #0
 8006ba4:	e005      	b.n	8006bb2 <memcmp+0x1a>
 8006ba6:	7803      	ldrb	r3, [r0, #0]
 8006ba8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006bac:	42a3      	cmp	r3, r4
 8006bae:	d001      	beq.n	8006bb4 <memcmp+0x1c>
 8006bb0:	1b18      	subs	r0, r3, r4
 8006bb2:	bd10      	pop	{r4, pc}
 8006bb4:	3001      	adds	r0, #1
 8006bb6:	e7f2      	b.n	8006b9e <memcmp+0x6>

08006bb8 <memcpy>:
 8006bb8:	440a      	add	r2, r1
 8006bba:	4291      	cmp	r1, r2
 8006bbc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006bc0:	d100      	bne.n	8006bc4 <memcpy+0xc>
 8006bc2:	4770      	bx	lr
 8006bc4:	b510      	push	{r4, lr}
 8006bc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bce:	4291      	cmp	r1, r2
 8006bd0:	d1f9      	bne.n	8006bc6 <memcpy+0xe>
 8006bd2:	bd10      	pop	{r4, pc}

08006bd4 <memset>:
 8006bd4:	4402      	add	r2, r0
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d100      	bne.n	8006bde <memset+0xa>
 8006bdc:	4770      	bx	lr
 8006bde:	f803 1b01 	strb.w	r1, [r3], #1
 8006be2:	e7f9      	b.n	8006bd8 <memset+0x4>

08006be4 <_init>:
 8006be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006be6:	bf00      	nop
 8006be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bea:	bc08      	pop	{r3}
 8006bec:	469e      	mov	lr, r3
 8006bee:	4770      	bx	lr

08006bf0 <_fini>:
 8006bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bf2:	bf00      	nop
 8006bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bf6:	bc08      	pop	{r3}
 8006bf8:	469e      	mov	lr, r3
 8006bfa:	4770      	bx	lr
