// Seed: 606561114
module module_0 ();
  always_ff @(posedge 1) #1;
endmodule
module module_1 #(
    parameter id_3 = 32'd5,
    parameter id_5 = 32'd46
) (
    input supply0 id_0,
    input wire id_1,
    output wire id_2,
    output wire _id_3,
    input tri0 id_4,
    output wire _id_5,
    input tri1 id_6
);
  struct packed {logic [id_5  ==  id_3 : 1 'h0] id_8;} id_9, id_10;
  logic id_11;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_1 = 32'd37
) (
    input  tri1 id_0,
    output wor  _id_1
    , id_5,
    input  tri0 id_2,
    input  tri0 module_2
);
  supply0 id_6;
  assign id_6 = id_2;
  module_0 modCall_1 ();
  wire [id_1 : id_1  +  1] id_7;
  assign id_5 = -1;
  assign id_6 = -1;
endmodule
