srcscan starts
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALU.v(1): INFO: Compiling verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALUopcodes.v" included at line 1. (VERI-9003)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALU.v(1): INFO: back to file 'C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALU.v' (VERI-2320)
INFO: analyzing module ALU (VERI-9002)
INFO: analyzing module RF (VERI-9002)
INFO: analyzing module cache (VERI-9002)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v(76): WARNING: data object 'data_store' is already declared (VERI-2170)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v(43): INFO: previous declaration of 'data_store' is from here (VERI-1967)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v(76): WARNING: second declaration of 'data_store' is ignored (VERI-1329)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v(77): WARNING: data object 'addr_store' is already declared (VERI-2170)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v(42): INFO: previous declaration of 'addr_store' is from here (VERI-1967)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v(77): WARNING: second declaration of 'addr_store' is ignored (VERI-1329)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v(2): INFO: Compiling verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/opcodes.v" included at line 2. (VERI-9003)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v(2): INFO: back to file 'C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v' (VERI-2320)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v(3): INFO: Compiling verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALUopcodes.v" included at line 3. (VERI-9003)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v(3): INFO: back to file 'C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v' (VERI-2320)
INFO: analyzing module control_unit (VERI-9002)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v(54): INFO: undeclared symbol 'i_ReadM', assumed default net type 'wire' (VERI-2561)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v(55): INFO: undeclared symbol 'i_WriteM', assumed default net type 'wire' (VERI-2561)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v(2): WARNING: macro 'WORD_SIZE' is redefined (VERI-1295)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v(4): INFO: Compiling verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/opcodes.v" included at line 4. (VERI-9003)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v(4): INFO: back to file 'C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v' (VERI-2320)
INFO: analyzing module cpu (VERI-9002)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v(76): INFO: undeclared symbol 'IFflush', assumed default net type 'wire' (VERI-2561)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v(82): INFO: undeclared symbol 'RegWrite', assumed default net type 'wire' (VERI-2561)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sim_1/imports/Lab06_verilog_files/cpu_TB.v(3): WARNING: macro 'WORD_SIZE' is redefined (VERI-1295)
INFO: analyzing module cpu_TB (VERI-9002)
INFO: analyzing module cpu_io (VERI-9002)
INFO: analyzing module cpu_top (VERI-9002)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cpu_top.v(48): WARNING: redeclaration of ANSI port 'num_inst' is not allowed (VERI-1372)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cpu_top.v(49): WARNING: redeclaration of ANSI port 'output_port' is not allowed (VERI-1372)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v(2): INFO: Compiling verilog file "C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/opcodes.v" included at line 2. (VERI-9003)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v(2): INFO: back to file 'C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v' (VERI-2320)
INFO: analyzing module datapath (VERI-9002)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v(56): WARNING: syntax error near ')' (VERI-1137)
INFO: analyzing module datastall_unit (VERI-9002)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/memory.v(4): WARNING: macro 'WORD_SIZE' is redefined (VERI-1295)
INFO: analyzing module Memory (VERI-9002)
INFO: analyzing module uart_receiver (VERI-9002)
INFO: analyzing module uart_transmitter (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:cpu_TB
VeriTop library:xil_defaultlib mod:cpu_io
VeriTop library:xil_defaultlib mod:uart_receiver
VeriTop library:xil_defaultlib mod:uart_transmitter
END of tops
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sim_1/imports/Lab06_verilog_files/cpu_TB.v(8): INFO: compiling module 'cpu_TB_default' (VERI-1018)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v(90): WARNING: Module <datapath> not found while processing module instance <DP> (VERI-1063)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cpu_io.v(23): INFO: compiling module 'cpu_io_default' (VERI-1018)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/test_skeleton_synth/uart_receiver_synthesis.v(1): INFO: compiling module 'uart_receiver_default' (VERI-1018)
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/test_skeleton_synth/uart_transmitter_synthesis.v(1): INFO: compiling module 'uart_transmitter_default' (VERI-1018)
srcscan exits with return value 0
