<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222"><meta name="generator" content="Hexo 8.0.0">

  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/7.0.0/css/all.min.css" integrity="sha256-VHqXKFhhMxcpubYf9xiWdCiojEbY9NexQ4jh8AxbvcM=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/animate.css/3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"espumita.org","root":"/","images":"/images","scheme":"Pisces","darkmode":false,"version":"8.26.0","exturl":false,"sidebar":{"position":"left","width_expanded":320,"width_dual_column":240,"display":"post","padding":18,"offset":12},"codeblock":{"theme":{"light":"shades-of-purple","dark":"shades-of-purple"},"prism":{"light":"prism-shades-of-purple","dark":"prism-shades-of-purple"},"copy_button":{"enable":true,"style":null},"fold":{"enable":false,"height":500},"language":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":"utterances","storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":true,"async":false,"duration":200,"transition":{"menu_item":"fadeInDown","post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":true,"i18n":{"placeholder":"Searching...","empty":"We didn't find any results for the search: ${query}","hits_time":"${hits} results found in ${time} ms","hits":"${hits} results found"}}</script><script src="/js/config.js" defer></script>

    <meta name="description" content="I need to buy a computer, which one is the good one? Intel or AMD? Why is this one 500‚Ç¨ and this other is 1500‚Ç¨? It‚Äôs this good to play Fortnite? i7 is better than i5? This one comes with Windows 11.">
<meta property="og:type" content="article">
<meta property="og:title" content="üíª Hardware Series, Part I: CPU">
<meta property="og:url" content="https://espumita.org/2026/01/06/hardware-cpu/index.html">
<meta property="og:site_name" content="Espumita&#39;s Blog">
<meta property="og:description" content="I need to buy a computer, which one is the good one? Intel or AMD? Why is this one 500‚Ç¨ and this other is 1500‚Ç¨? It‚Äôs this good to play Fortnite? i7 is better than i5? This one comes with Windows 11.">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/aslkdasljkdlkasdkadlkakdlsasdasd.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/sadljknajndklkldklald2dl2.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/2332dkkdkdlaslkdakldlaasd.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/hdk2jhjklkl2d2lkdkdkll2.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/9s9sf9sdf9sdfosdls.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/2ekjeldk32lkdlk2dlklk23dlldldl3.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/slkdfklsdflksdflksdflksdflksdlfsdfsf.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/dkasjjksdkaskldlfsdlfsdlf.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/jnhdo3joh23j2dood3od3ld.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/asdasdlkasdlkalksdladl2dl22l.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/675k654k5j23kek3k2d2kdk2dk2.gif">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/sd9f98sfsd8sda8s8fa9e239ffsdv0s0sa.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/sdf9879auhdi2389udwaiferh3j2widue.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/2kjlhe2jlk3dldlk2dkldkldklkldldld.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/dkdk3kdm3dk3dmkdmdsmlsmalsdlsm.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/3d4v5yf43dcx34vfc443df3v3fv.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/asljhdlhjadlkj2dlk2lkdkl2dkl22d.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/asdpijasdljikfalkslakdlkasdlkasldasd.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/2u3i4hweqdjklsadieour3rherwjdkls.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/3lk4l3lk3lkdl33l3dl3dldld.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/sdf987sd9yufhawde7y4398rhufewjiodcska.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/sdfaweerrgfdsawerfgdsad.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/2yg3ehuiqdwjokasdeuwhfrgydsjnkzxmplawed.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/78tytfgvhbjni87t6r5e6dtfygvuhbgij.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/dxfcgvhbjiuy78t6r5tdyfgcvuhbjioki.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/estdxfgcvhbuhju987t86rfyugvhbijnokmp.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/dtrfcghvjbnkmlppoi-90u8y7tuhijokp.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/lkjhgufydhgxcvhbjnkyoiughjo.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/sdlkcfdlshlfsjfklsdfjlsdjfkllkflekfksdf.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/hjnkmjhugfyd234ghjbkerwdfj.jpg">
<meta property="og:image" content="https://espumita.org/2026/01/06/hardware-cpu/879uishjdfhnbgsyf8ywu9hifjoesdhgyfuhsdjfk.jpg">
<meta property="article:published_time" content="2026-01-06T10:47:14.000Z">
<meta property="article:modified_time" content="2026-02-02T19:39:54.957Z">
<meta property="article:author" content="David Falc√≥n Naranjo">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://espumita.org/2026/01/06/hardware-cpu/aslkdasljkdlkasdkadlkakdlsasdasd.jpg">


<link rel="canonical" href="https://espumita.org/2026/01/06/hardware-cpu/">


<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"en","comments":true,"permalink":"https://espumita.org/2026/01/06/hardware-cpu/","path":"2026/01/06/hardware-cpu/","title":"üíª Hardware Series, Part I: CPU"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>üíª Hardware Series, Part I: CPU | Espumita's Blog</title>
  








  
  <script src="https://cdnjs.cloudflare.com/ajax/libs/animejs/3.2.1/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous" defer></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.30.0/components/prism-core.min.js" integrity="sha256-bKrTFt2ZHyT4AE4LnBnAVctYKf9l6XP77kBvltgbjn4=" crossorigin="anonymous" defer></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.30.0/plugins/autoloader/prism-autoloader.min.js" integrity="sha256-AjM0J5XIbiB590BrznLEgZGLnOQWrt62s3BEq65Q/I0=" crossorigin="anonymous" defer></script>
<script src="/js/utils.js" defer></script><script src="/js/motion.js" defer></script><script src="/js/sidebar.js" defer></script><script src="/js/next-boot.js" defer></script>

  






  





  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
<!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">

<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/hexo-math@4.0.0/dist/style.css">
<!-- hexo injector head_end end --><link rel="alternate" href="/atom.xml" title="Espumita's Blog" type="application/atom+xml">
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <div class="column">
      <header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">Espumita's Blog</p>
      <i class="logo-line"></i>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger" aria-label="Search" role="button">
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>Home</a></li><li class="menu-item menu-item-posts"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>Posts</a></li><li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>About</a></li>
  </ul>
</nav>




</header>
        
  
  <aside class="sidebar">

    <div class="sidebar-inner sidebar-overview-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="David Falc√≥n Naranjo"
      src="https://secure.gravatar.com/avatar/2627afa6f9274de857e7200029103907">
  <p class="site-author-name" itemprop="name">David Falc√≥n Naranjo</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">32</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
        <span class="site-state-item-count">11</span>
        <span class="site-state-item-name">categories</span>
      </div>
  </nav>
</div>
  <div class="links-of-author animated">
      <span class="links-of-author-item">
        <a href="https://github.com/espumita" title="GitHub ‚Üí https:&#x2F;&#x2F;github.com&#x2F;espumita" rel="noopener me" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://www.linkedin.com/in/davidfalconnaranjo" title="Linkedin ‚Üí https:&#x2F;&#x2F;www.linkedin.com&#x2F;in&#x2F;davidfalconnaranjo" rel="noopener me" target="_blank"><i class="fab fa-linkedin fa-fw"></i>Linkedin</a>
      </span>
      <span class="links-of-author-item">
        <a href="/atom.xml" title="RSS ‚Üí &#x2F;atom.xml" rel="noopener me"><i class="fa fa-rss fa-fw"></i>RSS</a>
      </span>
  </div>

        </div>
      </div>
    </div>

    
  </aside>


    </div>

    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="en">
    <link itemprop="mainEntityOfPage" href="https://espumita.org/2026/01/06/hardware-cpu/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="https://secure.gravatar.com/avatar/2627afa6f9274de857e7200029103907">
      <meta itemprop="name" content="David Falc√≥n Naranjo">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Espumita's Blog">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork">
      <meta itemprop="name" content="üíª Hardware Series, Part I: CPU | Espumita's Blog">
      <meta itemprop="description" content="">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          üíª Hardware Series, Part I: CPU
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">Posted on</span>

      <time title="Created: 2026-01-06 10:47:14" itemprop="dateCreated datePublished" datetime="2026-01-06T10:47:14+00:00">2026-01-06</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">In</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/Hardware/" itemprop="url" rel="index"><span itemprop="name">Hardware</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody"><img src="/2026/01/06/hardware-cpu/aslkdasljkdlkasdkadlkakdlsasdasd.jpg" class="">
<p>I need to buy a computer, which one is the good one? Intel or AMD? Why is this one 500‚Ç¨ and this other is 1500‚Ç¨? It‚Äôs this good to play Fortnite? i7 is better than i5? This one comes with Windows 11. If I buy this new computer, will my Facebook still be there?‚Ä¶ If you are in the tech world, <strong>maybe someone has ever asked you these kinds of questions</strong>, and for <a target="_blank" rel="noopener" href="https://www.acm.org/code-of-ethics">social responsibility reasons</a>, you should answer them üôÇ.</p>
<p>I decided to collect <strong>all my notes and discoveries on hardware over the years</strong>, and write this Hardware Series to answer these questions.</p>
<span id="more"></span>

<h1 id="Hardware-Series"><a href="#Hardware-Series" class="headerlink" title="Hardware Series:"></a>Hardware Series:</h1><ul>
<li><a href="/2026/01/06/hardware-cpu/">üíª Hardware Series, Part I: CPU</a></li>
<li><a href="/2026/02/01/hardware-motherboard/">üíª Hardware Series, Part II: Motherboard</a></li>
</ul>
<h1 id="üëã-Intro"><a href="#üëã-Intro" class="headerlink" title="üëã Intro"></a>üëã Intro</h1><p>Since childhood, I‚Äôve been <strong>building and fixing</strong> computers for friends and family. My high school gaming years were invested chasing <strong>higher FPS and lower temperatures</strong>, while university deepened my <strong>understanding of internal architecture and programming</strong>. Now, as Software Engineer, my relation with hardware has evolved to focus on <strong>real-world system performance and efficiency</strong>.</p>
<p><strong>‚ö†Ô∏èDisclaimer:</strong> I‚Äôm not a hardware expert, so I tried to include all the relevant sources and useful links. üôÇ</p>
<h1 id="üìÉ-Content"><a href="#üìÉ-Content" class="headerlink" title="üìÉ Content:"></a>üìÉ Content:</h1><ul>
<li><a href="#what-is-a-cpu">üïµÔ∏è What is a CPU?</a></li>
<li><a href="#how-cpu-works">üõ†Ô∏è How a CPU Works?</a></li>
<li><a href="#manufacturer-process">üè≠ How a CPU is built: Manufacturing process</a><ol>
<li><a href="#silicon-wafer">From sand to Silicon Wafer</a></li>
<li><a href="#lithography">Lithography</a></li>
<li><a href="#process-node-nms">Process Node (nm)</a></li>
<li><a href="#silicon-lottery">Silicon Lottery</a></li>
</ol>
</li>
<li><a href="#cores">üß† CPU Cores</a><ol>
<li><a href="#logical-cores-multithreading">Multithreading</a></li>
<li><a href="#big-little-architecture">big.Little</a></li>
</ol>
</li>
<li><a href="#microarchitecture">üî¢ Microarchitecture</a><ol>
<li><a href="#instruction-set-architecture">Instruction Set Architecture</a></li>
<li><a href="#assembly-language">Assembly Language</a></li>
<li><a href="#x86-architecture">x86 and x86-64 Architectures</a></li>
<li><a href="#arm-architecture">ARM Architectures</a></li>
<li><a href="#32-64-computing-bits">32 and 64-bit Computing</a></li>
<li><a href="#instruction-set-extensions">Instruction Set Extensions</a></li>
<li><a href="#superscalar">Superscalar</a></li>
</ol>
</li>
<li><a href="#clock-rate-speed">‚è±Ô∏è Clock speed (GHz)</a></li>
<li><a href="#cpu-cache">üöÄ CPU Cache</a></li>
<li><a href="#power-consumption">‚ö° Power consumption</a></li>
<li><a href="#socket">üîå Socket</a></li>
<li><a href="#integrated-graphics">üé® Integrated Graphics</a></li>
<li><a href="#integrated-npus">ü§ñ NPUs</a></li>
<li><a href="#how-to-compare-cpus">üÜö How to compare CPUs?</a></li>
</ul>
<p><span id="what-is-a-cpu"></span></p>
<h1 id="üïµÔ∏è-What-is-a-CPU"><a href="#üïµÔ∏è-What-is-a-CPU" class="headerlink" title="üïµÔ∏è What is a CPU?"></a>üïµÔ∏è What is a CPU?</h1><p>The <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Central_processing_unit">CPU</a> is the <strong>Central Processing Unit</strong>, an electronic circuit that executes instructions (arithmetic, logic, data movement, data manipulation, and input&#x2F;output (I&#x2F;O) operations, etc.).</p>
<p>The CPU internals can be represented as the <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Die_(integrated_circuit)">integrated circuit die</a>, known as the chip:</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/sadljknajndklkldklald2dl2.jpg" class="" title="Intel Core i9-13900K CPU die (2023)">
  <figcaption>
    Intel Core i9-13900K CPU die (10nm 2023)
  </figcaption>
</figure>

<p>Each part of the chip is a different component of the CPU:</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/2332dkkdkdlaslkdakldlaasd.jpg" class="" title="Intel Core i9-13900K CPU labelled die (2023)">
  <figcaption>
    Intel Core i9-13900K CPU labelled die (10nm 2023)
  </figcaption>
</figure>

<p>But in reality, modern processors chips are <strong>much more complex</strong>. Processors are the result of <a target="_blank" rel="noopener" href="https://www.semiconductor-digest.com/intel-4-process-drops-cobalt-interconnect-goes-with-tried-and-tested-copper-with-cobalt-liner-cap/">multiple layers</a> of <strong>metal wires stacked</strong> and <strong>interconnected vertically</strong>, on top of a base layer of <strong>transistors</strong>:</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/hdk2jhjklkl2d2lkdkdkll2.jpg" class="" title="Intel 4 Process Technology 18-layer (5nm 2022)">
  <figcaption>
    Intel 4 Process Technology 18-layer (5nm 2022)
  </figcaption>
</figure>

<p>If we <a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=7d1eyZBpLn8">split the CPU in half (with a hammer üî®)</a>, at microscopic scale we can appreciate the processor‚Äôs die and multiple <strong>broken layers of wires</strong>, and even the <strong>transistors‚Äô layer on the background</strong>:</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/9s9sf9sdf9sdfosdls.jpg" class="" title="Intel Celeron D320 90nm (2004), Zoom at 100¬µm">
  <figcaption>
    Intel Celeron D320 90nm (2004), Zoom at 100¬µm
  </figcaption>
</figure>

<p><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Transistor">Transistors</a> are <strong>building blocks of the electronic circuits</strong>. A single microprocessor contains <strong>billions of transistors</strong></p>
<p>To measure the amount of transistors in a CPU we use <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Transistor_count#Transistor_density">transistor density</a> and <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Transistor_count#Transistor_count">transistor count</a>. For example:</p>
<table>
<thead>
<tr>
<th>CPU</th>
<th>Transistor density</th>
<th>Transistor count</th>
</tr>
</thead>
<tbody><tr>
<td>Intel i9-13900K</td>
<td>95.08‚Äì100.59 million transistors&#x2F;mm¬≤</td>
<td>20-26 billion transistors</td>
</tr>
<tr>
<td>AMD Ryzen 9 9950X3D</td>
<td>117.78 million transistors&#x2F;mm¬≤</td>
<td>20.03 billion transistors</td>
</tr>
</tbody></table>
<blockquote>
<p><a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=dX9CGRZwD-w">Branch Education - How do Transistors Build into a CPU? How do Transistors Work ‚≠ê‚≠ê‚≠ê‚≠ê‚≠ê</a></p>
</blockquote>
<p>Modern CPUs primarily use <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/MOSFET">MOSFETs</a> (Metal-Oxide-Semiconductor Field-Effect Transistors). Compared to other kinds of transistors, MOSFETs offer <strong>extremely low power consumption</strong>, superior <strong>scalability</strong> for high-density integration, and <strong>fast switching speeds</strong>, making them the ideal building block for digital logic.</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/2ekjeldk32lkdlk2dlklk23dlldldl3.jpg" class="" title="MOSFET Transistor">
  <figcaption>
    MOSFET Transistor
  </figcaption>
</figure>

<p>Transistor design has evolved over the years improving <strong>density, thermal management, and power efficiency</strong>. Some technologies are:</p>
<table>
<thead>
<tr>
<th>Technology</th>
<th>Evolution</th>
</tr>
</thead>
<tbody><tr>
<td><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/CMOS">CMOS</a></td>
<td>Complementary Metal-Oxide-Semiconductor fabrication process.</td>
</tr>
<tr>
<td><a target="_blank" rel="noopener" href="https://techlevated.com/finfet-vs-mosfet-planar-transistor/">FinFET</a></td>
<td>Fin Field-Effect Transistor, adding a vertical fin to the structure.</td>
</tr>
<tr>
<td><a target="_blank" rel="noopener" href="https://newsroom.intel.com/intel-foundry/intel-18a-process-technology-simply-explained">RibbonFET</a></td>
<td>Intel‚Äôs implementation of Gate-All-Around technology using ribbon-shaped channels.</td>
</tr>
<tr>
<td><a target="_blank" rel="noopener" href="https://semiconductor.samsung.com/news-events/tech-blog/3nm-gaa-mbcfet-unrivaled-sram-design-flexibility/">MBCFET</a></td>
<td>Multi-Bridge-Channel FET, Samsung‚Äôs GAA implementation using nanosheets.</td>
</tr>
<tr>
<td><a target="_blank" rel="noopener" href="https://techlevated.com/gaafet-vs-finfet-transistor/">GAAFET</a></td>
<td>Gate-All-Around FET, replacing the vertical fin with stacked ‚Äúnanosheets‚Äù.</td>
</tr>
<tr>
<td><a target="_blank" rel="noopener" href="https://techlevated.com/cfet-vs-gaafet-transistors-shrinking-beyond-2030/">CFET</a></td>
<td>Complementary FET, stacking n-type and p-type transistors vertically.</td>
</tr>
</tbody></table>
<p><span id="how-cpu-works"></span></p>
<h1 id="üõ†Ô∏è-How-a-CPU-Works"><a href="#üõ†Ô∏è-How-a-CPU-Works" class="headerlink" title="üõ†Ô∏è How a CPU Works?"></a>üõ†Ô∏è How a CPU Works?</h1><blockquote>
<p><a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=16zrEPOsIcI">Branch Education - The Engineering that Runs the Digital World How do CPUs Work? ‚≠ê‚≠ê‚≠ê‚≠ê‚≠ê</a></p>
</blockquote>
<p>A computer is essentially a <strong>chain of modular layers</strong>. Each level simplifies the chaos of the one below, allowing <strong>higher-level operations to run without managing low-level details</strong>. For example: At the highest level, you are clicking a button; at the lowest, <a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=oI_X2cMHNe0">trillions of electrons are moving</a> through silicon.</p>
<p>The CPU is the <strong>critical hardware foundation of this chain</strong>, acting as the <strong>bridge that translates high-level</strong> software instructions into the <strong>precise electrical switching</strong> of billions of transistors. </p>
<figure>
  <img src="/2026/01/06/hardware-cpu/slkdfklsdflksdflksdflksdflksdlfsdfsf.jpg" class="" title="Computer Abstraction Layers">
  <figcaption>
    Computer Abstraction Layers
  </figcaption>
</figure>

<p>At the base <strong>hardware level</strong>, physical <strong>transistors</strong> act as <strong>electronic switches</strong> to represent <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Binary_number">binary states</a>, which are then organized into <strong>logic gates</strong> to perform fundamental arithmetic. These gates are grouped into a <a href="#microarchitecture">Microarchitecture</a>, creating a specific <strong>physical layout of components</strong> like the <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Arithmetic_logic_unit">ALU (Arithmetic Logic Unit)</a> and <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Processor_register">registers</a> that handle data flow. <a href="#instruction-set-architecture">The Instruction Set Architecture (ISA)</a> acts as the critical <strong>boundary layer</strong>, providing a <strong>standardized vocabulary</strong> that <strong>software can use to communicate with the hardware</strong>.</p>
<p>At the <strong>software level</strong>, <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Compiler">compilers</a> and <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Operating_system">operating systems</a> abstract these <a href="#assembly-language">low-level instructions</a> into <a target="_blank" rel="noopener" href="https://www.geeksforgeeks.org/software-engineering/what-is-high-level-language/">high-level languages</a>, allowing a single line of code to trigger thousands of precise CPU cycles automatically.</p>
<p><span id="manufacturer-process"></span></p>
<h1 id="üè≠-How-a-CPU-is-built-Manufacturing-process"><a href="#üè≠-How-a-CPU-is-built-Manufacturing-process" class="headerlink" title="üè≠ How a CPU is built: Manufacturing process"></a>üè≠ How a CPU is built: Manufacturing process</h1><blockquote>
<p><a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=dX9CGRZwD-w">Branch Education - How are Microchips Made? CPU Manufacturing Process Steps ‚≠ê‚≠ê‚≠ê‚≠ê‚≠ê</a></p>
</blockquote>
<p>The manufacturing process of a CPU consists of <strong>many steps</strong>: silicon wafer manufacturing, photoresist spin coat, photolithography, photoresist develop, etching, ion implantation, photoresist removal, metal deposition, wafer planarization, oxide deposition, silicon growth, cleaning, inspecting, testing, binning, slicing, packaging, testing, etc.</p>
<p>It‚Äôs an <strong>iterative process</strong>, <strong>repeating</strong> many steps <strong>for each layer</strong>. Modern CPUs contain around <strong>80 layers</strong>, needing <strong>more than 940 steps</strong> per chip. The complete process lasts around <strong>3 months</strong>.</p>
<p>Some interesting steps are:</p>
<p><span id="silicon-wafer"></span></p>
<h2 id="1-From-Sand-to-Silicon-Wafer"><a href="#1-From-Sand-to-Silicon-Wafer" class="headerlink" title="1. From Sand to Silicon Wafer"></a>1. From Sand to Silicon Wafer</h2><p>Transistors are <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Semiconductor_device">semiconductor devices</a>, made by <a target="_blank" rel="noopener" href="https://www.pveducation.org/pvcdrom/pn-junctions/semiconductor-materials">semiconductor materials</a>, primarily <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Silicon">silicon</a>, which have some <strong>special properties</strong> that make it ideal for building transistors:</p>
<ul>
<li><strong>Controllable Conductivity</strong>: Pure silicon is an insulator. Doping (adding impurities) allows its conductivity to be precisely tuned. This creates the ‚Äúon‚Äù and ‚Äúoff‚Äù states needed for digital logic and transistor operation.</li>
<li><strong>Thermal Stability</strong>: Silicon devices maintain their reliable semiconductor properties well across a wide range of temperatures. This stability helps to reduce unwanted leakage current.</li>
<li><strong>Abundance and Low Cost</strong>: Second most abundant element in the Earth‚Äôs crust (found in sand) in the form of silicon dioxide (SiO<sub>2</sub>) or silica.</li>
<li><strong>Manufacturing Scalability</strong>: Can be refined to extremely high purity, so silicon wafer diameters have scaled from 25mm (1960) to 300mm (1999), enabling more dies per wafer.</li>
</ul>
<p>Everything starts with <a target="_blank" rel="noopener" href="https://thesharadgroup.com/quartz-sand-vs-silica-sand-whats-the-difference/">the right sand, Quartz Sand</a>. Quartz is composed of silicon and oxygen atoms bonded together in a crystalline structure, which is 99.5% silicon dioxide.</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/dkasjjksdkaskldlfsdlfsdlf.jpg" class="" title="Quartz sand">
  <figcaption>
    Quartz sand
  </figcaption>
</figure>

<p>Through a process of <strong>heating and purification</strong>, we can isolate the silicon to produce metallurgical grade silicon with a purity of 98-99%.</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/jnhdo3joh23j2dood3od3ld.jpg" class="" title="Rock of purified silicon">
  <figcaption>
    Rock of purified silicon
  </figcaption>
</figure>

<p>To increase the purity further, the metallurgical grade silicon then undergoes a <strong>chemical purification</strong> process. This involves exposing it to hydrogen chloride gas which reacts with impurities, forming compounds that can be removed. The result is semiconductor grade silicon with 99.99999% (9N) ultra-pure silicon.</p>
<p>Then to <strong>preserve atomic alignment</strong> and superior semi-conducting properties, a single <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Boule_(crystal)">Boule, Single Crystal Ingot</a> is built.</p>
<p>This Huge crystal is <strong>sliced</strong> into <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Wafer_(electronics)">single-crystal wafers</a> of 300mm diameter. Then they are exhaustively <a target="_blank" rel="noopener" href="https://waferpro.com/silicon-wafer-material-from-sand-to-semiconductors/">ground, polished, and cleaned</a>.</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/asdasdlkasdlkalksdladl2dl22l.jpg" class="" title="300mm Silicon Wafer">
  <figcaption>
    300mm Silicon Wafer
  </figcaption>
</figure>

<p><span id="lithography"></span></p>
<h2 id="2-Integrated-Circuit-Lithography"><a href="#2-Integrated-Circuit-Lithography" class="headerlink" title="2. Integrated Circuit Lithography"></a>2. Integrated Circuit Lithography</h2><ul>
<li><a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=B2482h_TNwg">Branch Education - The $200M Machine that Prints Microchips: The EUV Photolithography System ‚≠ê‚≠ê‚≠ê‚≠ê‚≠ê</a></li>
</ul>
<p><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Photolithography">Lithography</a> or photolithography is essentially a nanoscale photographic process that transfers the circuit blueprint onto the silicon wafer.</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/675k654k5j23kek3k2d2kdk2dk2.gif" class="" title="ASML Lithography">
  <figcaption>
    ASML Lithography
  </figcaption>
</figure>

<p>Nowadays there are only four microprocessors manufacturers: TSMC, Intel, Samsung and SMIC. To perform <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Semiconductor_device_fabrication">semiconductor device fabrication</a> these companies use <a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=9RZreu5z_Gc">ASML‚Äôs lithography proprietary technologies üß™</a>, very advanced, <strong>complex and expensive machines</strong> to perform this step. We can find two different technologies:</p>
<ul>
<li><p><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Extreme_ultraviolet_lithography">Extreme ultraviolet lithography (EUV)</a>, 13.5 nm wavelength.</p>
</li>
<li><p><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Extreme_ultraviolet_lithography">Deep Ultraviolet lithography</a>, 192 to 365 nm wavelength.</p>
</li>
</ul>
<p>The lower the ultraviolet wavelength, <strong>the more precision in the chips</strong>, so smaller transistors which means more computational capacity. <strong>The scale we use to compare this precision is called process node</strong>.</p>
<p><span id="process-node-nms"></span></p>
<h2 id="3-Process-Node-nm"><a href="#3-Process-Node-nm" class="headerlink" title="3. Process Node (nm)"></a>3. Process Node (nm)</h2><blockquote>
<p>‚ö†Ô∏è Process Node (nm) <strong>is NOT transistor size</strong>, <a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=ROS008Av4E4&ab_channel=Techquickie">it‚Äôs a commercial name üò±</a>.</p>
</blockquote>
<p>Traditionally, the idea behind this measure was to get <strong>an approximation of CPU transistor density</strong>. To calculate this we had to <strong>measure the transistor‚Äôs gate length</strong> and project it over the space that a chip fills in the silicon wafer.</p>
<blockquote>
<p>In 1965 Gordon Moore, one of the three co-founders of Intel, <a target="_blank" rel="noopener" href="https://hasler.ece.gatech.edu/Published_papers/Technology_overview/gordon_moore_1965_article.pdf">published an article</a> predicting that by 1975 <strong>the quantity of transistors in a chip would double every year</strong>.</p>
<p> By 1975 he was right, and <a target="_blank" rel="noopener" href="https://www.eng.auburn.edu/~agrawvd/COURSE/E7770_Spr07/READ/Gordon_Moore_1975_Speech.pdf">wrote another article</a>, and he expected that this tendency will continue at least until 1985, and then we will start finding problems to create much smaller transistors. That‚Äôs exactly what happened so now we know this as the <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Moore%27s_law">Moore‚Äôs Law</a>.</p>
<p> During the 60s, 70s, 80s, <a target="_blank" rel="noopener" href="https://techlevated.com/evolution-of-metal-pitch-in-semiconductor-transistors/">Gate and Metal Pitch length</a> of the transistors were <a target="_blank" rel="noopener" href="https://youtu.be/Nrzjw8brjbc?si=fdvHkBNEcJTtj8P_&t=638">reduced proportionally</a>, following Moore‚Äôs Laws.</p>
<p> Transistor technology structures have changed with the years. <strong>Transistor gate and pitch do not evolve proportionally anymore.</strong>, but <strong>the standards continue to use the old nomenclature in honor of Gordon Moore.</strong></p>
</blockquote>
<p>Nowadays <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/International_Roadmap_for_Devices_and_Systems">International Roadmap for Devices and Systems (IRDS)</a>, Lithography standards <strong>give a table for the real dimensions of process nodes</strong>, for example for <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/7_nm_process">7 nm</a>, gate pitch is 54nm and gate length is 20nm. And then, every manufacturer adapt this standard to their production process:</p>
<table>
<thead>
<tr>
<th>PN (Standard)</th>
<th>Process name</th>
<th>Company</th>
<th>Gate pitch</th>
<th>fin pitch</th>
<th>T.Density (MTr&#x2F;mm¬≤)</th>
</tr>
</thead>
<tbody><tr>
<td>7 nm</td>
<td>7LPP</td>
<td>Samsung</td>
<td>54 nm</td>
<td>27 nm</td>
<td>95.08‚Äì100.59</td>
</tr>
<tr>
<td>7 nm</td>
<td>N7</td>
<td>TSMC</td>
<td>57 nm</td>
<td>N&#x2F;A</td>
<td>91.2‚Äì96.5</td>
</tr>
<tr>
<td>7 nm</td>
<td>Intel 7</td>
<td>Intel</td>
<td>60 nm</td>
<td>34 nm</td>
<td>60.41‚Äì63.64</td>
</tr>
<tr>
<td>7 nm</td>
<td>N+2</td>
<td>SMIC</td>
<td>60 nm</td>
<td>Unknown</td>
<td>Unknown</td>
</tr>
</tbody></table>
<p>In the <a target="_blank" rel="noopener" href="https://www.anandtech.com/show/16823/intel-accelerated-offensive-process-roadmap-updates-to-10nm-7nm-4nm-3nm-20a-18a-packaging-foundry-emib-foveros">closer future</a>, standards could break the nanometer barrier, we could start using  <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Angstrom">angstroms</a> instead of nanometers.</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/sd9f98sfsd8sda8s8fa9e239ffsdv0s0sa.jpg" class="" title="TSMC Logic Technology evolution">
  <figcaption>
    TSMC Logic Technology evolution
  </figcaption>
</figure>

<p>Notice that 1 single atom of silicon has a diameter of 2.2 angstroms, so it <strong>could look like we are getting close to the <a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=8Are9dDbW24">physical limits of matter üî¨</a></strong>, but as we can see the standard real dimensions are a little bit far away from that, see for example <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/2_nm_process">2 nm</a>, where metal pitch should still be 16nm large.</p>
<ul>
<li>The future of <a target="_blank" rel="noopener" href="https://www.tsmc.com/english/dedicatedFoundry/technology/logic">TSMC Logic Technology</a></li>
<li>The future of <a target="_blank" rel="noopener" href="https://www.intel.com/content/www/us/en/foundry/process.html">Intel Foundry</a></li>
</ul>
<p><span id="silicon-lottery"></span></p>
<h2 id="4-Silicon-Lottery"><a href="#4-Silicon-Lottery" class="headerlink" title="4. Silicon Lottery"></a>4. Silicon Lottery</h2><p>Due to the complexity of the manufacturing process, there are <strong>variations between chips</strong>. At a microscopic scale, a <strong>single particle</strong> or <strong>photomask defect</strong> can damage sections of an integrated circuit.</p>
<p>All chips are tested and <strong>categorized</strong> or <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Product_binning">binned</a> (categorized) based on what <strong>parts of the integrated circuit still work</strong>. In order to reduce waste ‚ôªÔ∏è, manufacturers decide to <strong>shut down parts of the chips, like cores</strong> or configure certain frequencies for specific product lines.</p>
<blockquote>
<p>‚ùì<strong>Could my CPU have hidden cores?</strong><br>  <strong>Yes</strong>, they could be <strong>physically present</strong>, but <strong>disabled</strong>.</p>
</blockquote>
<p>  For example, based on the number of functional cores or sections, Intel categorizes chips into tiers like <a target="_blank" rel="noopener" href="https://www.intel.com/content/www/us/en/products/details/processors/core.html">i9, i7, i5, and i3</a>, available with or without integrated graphics. Similarly, AMD‚Äôs Zen 4 architecture utilizes <a target="_blank" rel="noopener" href="https://www.tomshardware.com/reviews/amd-ccx-definition-cpu-core-explained,6338.html">8-core Core Complexes (CCX)</a> as modular units, for products requiring fewer cores, some cores are disabled.</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/sdf9879auhdi2389udwaiferh3j2widue.jpg" class="" title="Intel Core Ultra 200S Series">
  <figcaption>
    Intel Core Ultra 200S Series
  </figcaption>
</figure>

<p>Not all fully functional chips behave equally, <strong>some chips perform better</strong>, support <strong>higher temperatures</strong>, consume <strong>different voltages</strong>, or <strong>reach higher frequencies</strong>.</p>
<p>Manufacturers know this so they <strong>categorize the best performing chips into higher categories</strong>, as <strong>more expensive</strong> products, that will <strong>perform better</strong>. For example: <a target="_blank" rel="noopener" href="https://www.techpowerup.com/cpu-specs/core-i9-13900k.c2817">i9 13900K</a> and <a target="_blank" rel="noopener" href="https://www.techpowerup.com/cpu-specs/core-i9-13900ks.c2956">i9 13900KS</a>, are the same chip but KS is tuned with +0.2GHz. Intel‚Äôs K suffix means unlocked, meaning that the CPU can be overclocked. </p>
<blockquote>
<p>‚ùì<strong>Is there a difference between two i9 13900KS processors?</strong><br>  <strong>Yes</strong>, some enthusiasts, <a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=dGbW7orZS-A">pre-test CPUs</a> with benchmark programs like <a target="_blank" rel="noopener" href="https://hwbot.org/benchmarks">Cinebench or Geekbench</a>, to rank CPUs based on performance, power consumption or temperature. For example, extreme overclockers usually search for <a target="_blank" rel="noopener" href="https://der8auer.com/der8auer-cpus/">the best pre-tested CPU</a>, in order to achieve highest frequencies.</p>
</blockquote>
<blockquote>
<p>‚ùì<strong>Do reviewers receive CPU ‚Äúgolden samples‚Äù for manufacturers to increase sales?</strong><br>  There is a <a target="_blank" rel="noopener" href="https://forums.anandtech.com/threads/variance-in-cpu-quality-and-how-it-affects-reviews-and-user-experience.2612002/">conspiracy theory on the internet</a>, that manufacturers send the best performing products to the reviewers.</p>
</blockquote>
<p><span id="cores"></span></p>
<h1 id="üß†-CPU-Cores"><a href="#üß†-CPU-Cores" class="headerlink" title="üß† CPU Cores"></a>üß† CPU Cores</h1><p>A core is the processing unit of a processor, that <strong>executes instructions and performs calculations</strong>.</p>
<p>Nowadays we use <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Multi-core_processor">multi-core processors</a>, processors with <strong>multiple physical processing units</strong> (physical cores). This enables the possibility to execute <strong>multiple instructions at the same time</strong>, so, more load can be handled, increasing overall speed. Also, programs can benefit from <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Parallel_computing">parallel computing</a> techniques if they are implemented at software level.</p>
<table>
<thead>
<tr>
<th>CPU</th>
<th>Cores</th>
<th>Threads</th>
</tr>
</thead>
<tbody><tr>
<td>Intel i9-13900K</td>
<td>24</td>
<td>32</td>
</tr>
<tr>
<td>AMD Ryzen 9 9950X3D</td>
<td>16</td>
<td>32</td>
</tr>
<tr>
<td>AMD Threadripper PRO 9995WX</td>
<td>96</td>
<td>192</td>
</tr>
</tbody></table>
<p><span id="logical-cores-multithreading"></span></p>
<h3 id="1-Multithreading"><a href="#1-Multithreading" class="headerlink" title="1. Multithreading"></a>1. Multithreading</h3><p>It is the ability of a physical core, managed by the OS, to provide <strong>two logical processors that can execute instructions from two different threads during the same clock cycle</strong>.</p>
<p>This <strong>does not provide the same performance as having 2 physical cores</strong>, because depends on whether the tasks have been optimized for multiple threads. For example: (Video Editing, 3D Rendering, Heavy Multi-Tasking) should notice better performance in general, but this increases power consumption and heat output. If this technology is present in the CPU, <strong>the number of threads is higher than the number of cores</strong>.</p>
<p>Multithreading technology has been implemented by manufacturers with different names, for example:</p>
<ul>
<li>Intel‚Äôs <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Hyper-threading">Hyper-Threading</a></li>
<li>AMD‚Äôs <a href="ttps://en.wikichip.org/wiki/amd/microarchitectures/zen#Simultaneous_MultiThreading_.28SMT.29">Simultaneous multithreading (SMT)</a></li>
</ul>
<blockquote>
<p>‚ùì<strong>Should I disable Hyper-Threading to increase fps in games?</strong><br>  Probably not. Nowadays, processor performance and complexity are much higher than in 2002, when this technology came out. <strong>Performance impact remains application-dependent</strong>, so it will <a target="_blank" rel="noopener" href="https://youtu.be/VfZvMWadgC0?si=QG81AdOK4492gomG&t=276">depend if the measured application has been designed taking into account multithreading or not</a>.</p>
</blockquote>
<p>  Anyways, this technology <a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=1tf5v-I72VQ">seems to be disappearing</a> with the usage of big.LITTLE architecture.</p>
<p><span id="big-little-architecture"></span></p>
<h3 id="2-Hybrid-big-LITTLE-architecture"><a href="#2-Hybrid-big-LITTLE-architecture" class="headerlink" title="2. Hybrid&#x2F;big.LITTLE architecture"></a>2. Hybrid&#x2F;big.LITTLE architecture</h3><figure>
  <img src="/2026/01/06/hardware-cpu/2kjlhe2jlk3dldlk2dkldkldklkldldld.jpg" class="" title="big.LITTLE processing">
  <figcaption>
    big.LITTLE processing
  </figcaption>
</figure>

<p>To scale efficiency and performance, modern processors implement <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_big.LITTLE">big.LITTLE&#x2F;Hybrid architecture</a>, which consists of having <strong>different cores depending on purpose</strong>. <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Alder_Lake">Intel Core 12th gen</a> or <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Apple_silicon#M_series">Apple Silicon M Series</a> has imported this technology from smartphones. For example, Intel distinguishes two types of cores:</p>
<ul>
<li><strong>Performance-cores</strong> (P-cores), High frequency, designed for run heavy single-threaded work, and capable of hyper-threading</li>
<li><strong>Efficient-cores</strong> (E-cores) High CPU efficiency, measured as performance per watt, designed for running background tasks efficiently</li>
</ul>
<blockquote>
<p>‚ùì<strong>Does big.LITTLE architecture use AI?</strong><br>  The <strong>orchestration between P&#x2F;E-cores is managed by the kernel‚Äôs scheduler</strong>, and assisted by the hardware technology: <a target="_blank" rel="noopener" href="https://docs.kernel.org/arch/x86/intel-hfi.html">Enhanced Hardware Feedback Interface</a> (EHFI). Intel uses <a target="_blank" rel="noopener" href="https://youtu.be/lm6vovVFo70?si=ShKnSnfIq4qfc90E&t=239">Thread Director</a>, which under the hood <strong>analyses hardware telemetry, and processor state and future tasks complexity</strong> to do realtime (nanosecond precision) <strong>guide the OS scheduler using machine learning</strong>.</p>
</blockquote>
<p><span id="microarchitecture"></span></p>
<h1 id="üî¢-Microarchitecture"><a href="#üî¢-Microarchitecture" class="headerlink" title="üî¢ Microarchitecture"></a>üî¢ Microarchitecture</h1><p><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Microarchitecture">Microarchitecture</a> (¬µarch) is the underlying <strong>implementation</strong> of an instruction set architecture (ISA), it is the <strong>physical hardware organization</strong> (on the transistor level) of an architecture (for example: CPU, GPU, FPU, DSP, Coprocessor, ASCI, etc.) and <strong>how these interconnect and interoperate</strong> to implement the ISA.</p>
<p>Here is an example of the <a target="_blank" rel="noopener" href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_%28client%29">Intel Skylake (Gen9 2015) microarchitecture</a>:</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/dkdk3kdm3dk3dmkdmdsmlsmalsdlsm.jpg" class="" title="Intel Skylake microarchitecture (quad core)">
  <figcaption>
    Intel Skylake microarchitecture (quad core)
  </figcaption>
</figure>

<p>Also, we can zoom into one single core:</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/3d4v5yf43dcx34vfc443df3v3fv.jpg" class="" title="Intel Skylake Individual Core microarchitecture">
  <figcaption>
    Intel Skylake Individual Core microarchitecture
  </figcaption>
</figure>

<p><span id="instruction-set-architecture"></span></p>
<h2 id="Instruction-Set-Architecture"><a href="#Instruction-Set-Architecture" class="headerlink" title="Instruction Set Architecture"></a>Instruction Set Architecture</h2><p><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Instruction_set_architecture">Instruction Set Architecture (ISA)</a> is the <strong>specification</strong> that defines <strong>how software interacts with hardware</strong>.</p>
<p>An ISA defines the <strong>instructions, data types, registers</strong>, and the programming interface for <strong>managing main memory</strong> such as <strong>addressing modes, virtual memory, and memory consistency mechanisms</strong>. It also includes the <strong>input&#x2F;output model</strong> of the programmable interface.</p>
<p>Families of ISAs based on architectural complexity:</p>
<table>
<thead>
<tr>
<th align="left">ISA Family</th>
<th align="left">Description</th>
<th align="left">Examples</th>
</tr>
</thead>
<tbody><tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Complex_instruction_set_computer">CISC</a></td>
<td align="left">Complex Instruction Set Computer</td>
<td align="left"><a href="#x86-architecture">x86</a>, <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/VAX">VAX</a>, <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/IBM_System/360">System&#x2F;360</a>, etc.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer">RISC</a></td>
<td align="left">Reduced Instruction Set Computer</td>
<td align="left"><a href="#xarm-architecture">ARM</a>, <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/RISC-V">RISC-V</a>, <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/MIPS_architecture">MIPS</a>, <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/IBM_POWER_architecture">POWER</a>, <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/SPARC">SPARC</a>, etc.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Very_long_instruction_word">VLIW</a></td>
<td align="left">Very Long Instruction Word</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/TMS320">TMS320</a>, <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/TeraScale_(microarchitecture)">TeraScale</a>, etc.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Explicitly_parallel_instruction_computing">EPIC</a></td>
<td align="left">Explicitly Parallel Instruction Computing</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Itanium">Intel Itanium</a></td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Minimal_instruction_set_computer">MISC</a></td>
<td align="left">Minimal Instruction Set Computer</td>
<td align="left">Theoretical</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/One-instruction_set_computer">OISC</a></td>
<td align="left">One Instruction Set Computer</td>
<td align="left">Theoretical</td>
</tr>
</tbody></table>
<p>Processors with different microarchitectures <strong>can share a common instruction set</strong>. For example, the <strong>Intel Core and AMD Ryzen</strong> implement nearly <strong>identical versions of the x86 instruction set</strong>, but they have radically <strong>different internal designs</strong>:</p>
<ul>
<li><a target="_blank" rel="noopener" href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html">Intel 64 and IA-32 Architectures Software Developer Manuals</a></li>
<li><a target="_blank" rel="noopener" href="https://docs.amd.com/v/u/en-US/40332-PUB_4.08">AMD64 Architecture Programmer‚Äôs Manual</a></li>
</ul>
<p><span id="assembly-language"></span></p>
<h2 id="Assembly-Language"><a href="#Assembly-Language" class="headerlink" title="Assembly Language"></a>Assembly Language</h2><p>An ISA specifies the behavior implied by <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Machine_code">machine code</a>, providing <strong>binary compatibility</strong> between implementations, but <strong>machine code is not human-readable</strong>.</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/asljhdlhjadlkj2dlk2lkdkl2dkl22d.jpg" class="" title="Binary data">
</figure>

<p>We can represent this instructions at low level with <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Assembly_language">assembly language</a>, that is the <strong>human-readable bridge to machine code</strong>.</p>
<p>Here there is an example of a ‚ÄúHello, World!‚Äù program written in assembly language:</p>
<pre class="language-asm6502" data-language="asm6502"><code class="language-asm6502">section .data
    msg db &quot;Hello, World!&quot;, 0x0A  ; The string with a newline (0x0A)
    len equ $ - msg               ; Calculate string length automatically

section .text
    global _start                 ; Entry point for the linker

_start:
    ; --- Step 1: Write to Stdout ---
    mov rax, 1          ; syscall number for &#39;write&#39;
    mov rdi, 1          ; file descriptor 1 is &#39;stdout&#39;
    mov rsi, msg        ; address of the string
    mov rdx, len        ; length of the string
    syscall             ; invoke the kernel

    ; --- Step 2: Exit Program ---
    mov rax, 60         ; syscall number for &#39;exit&#39;
    xor rdi, rdi        ; exit code 0 (success)
    syscall             ; invoke the kernel
</code></pre>

<p>And executing it using <a target="_blank" rel="noopener" href="https://github.com/netwide-assembler/nasm/">nasm</a>, in a Linux x86-64 platform: </p>
<figure>
  <img src="/2026/01/06/hardware-cpu/asdpijasdljikfalkslakdlkasdlkasldasd.jpg" class="" title="Execute assembly Hello, World! program in Linux x86-64">
</figure>

<p><span id="x86-architecture"></span></p>
<h2 id="x86-and-x86-64-Architectures"><a href="#x86-and-x86-64-Architectures" class="headerlink" title="x86 and x86-64 Architectures"></a>x86 and x86-64 Architectures</h2><figure>
  <img src="/2026/01/06/hardware-cpu/2u3i4hweqdjklsadieour3rherwjdkls.jpg" class="" title="Intel x86 and AMD64 architectures">
  <figcaption>
    Intel x86 and AMD64 architectures
  </figcaption>
</figure>

<p><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/X86">x86</a>, is a complex instruction set architecture with a very rich instruction set. Its license is <strong>owned by Intel</strong> and only has authorized a few companies like AMD to avoid competition.</p>
<p>It can run <strong>complex series of operations in a single clock cycle</strong> like multiplication or moving data between places in memory. More transistors are required in the same space. These processors have fast computing power, larger and more expensive chips, with high power consumption. Nowadays, it is the standard in the PC industry.</p>
<blockquote>
<p><strong>‚ùì Where did the 86 come from?</strong><br>  In 1978 Intel released the <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Intel_8086">Intel 8086</a> microprocessor. It introduced a new architecture with a 16-bit data bus and 16-bit internal registers. While in October 1985 Intel released <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/I386">Intel 80386 (i386)</a> processor, and it introduced a 32-bit architecture with a 32-bit data bus and 32-bit internal registers. This processor series and the next generations *<strong>became very popular, so 32-bit computing processors have become called ‚Äúx86‚Äù</strong> since this.</p>
</blockquote>
<p>  This microarchitecture received several revisions over the years to add <strong>new features</strong>, like virtual memory management, multitasking, protected mode, real mode, or superscalar architecture.</p>
<blockquote>
<p><strong>‚ùì What about x86-64?</strong><br>  In October 1999 AMD announced <strong>AMD64</strong>, the <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/X86-64">x86-64</a> architecture was born as an <strong>extension of the x86</strong>. This architecture was <strong>backward-compatible with the existing software</strong> built for the x86 architecture. Introduced 64-bit addressing, 64-bit internal registers, and larger data types. This extension added 64-bit computing to the table and is the most widely used these days in all computers.</p>
</blockquote>
<p>Some examples are:</p>
<table>
<thead>
<tr>
<th align="left">Manufacturer</th>
<th align="left">Microarchitectures</th>
<th align="left">Process node</th>
</tr>
</thead>
<tbody><tr>
<td align="left">Intel</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Golden_Cove">Golden Cove</a>, <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Gracemont_(microarchitecture)">Gracemont</a>, <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Golden_Cove#Raptor_Cove">Raptor Cove</a></td>
<td align="left">10 nm (Intel 7)</td>
</tr>
<tr>
<td align="left">Intel</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures">Redwood Cove</a></td>
<td align="left">7nm, 3nm (Intel 4, Intel 3)</td>
</tr>
<tr>
<td align="left">Intel</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures">Crestmont</a></td>
<td align="left">7nm, 5nm, 3nm (Intel 4, TSMC N6, Intel 3)</td>
</tr>
<tr>
<td align="left">Intel</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Lion_Cove">Lion Cove</a></td>
<td align="left">3 nm (TSMC N3B)</td>
</tr>
<tr>
<td align="left">Intel</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures">Skymont</a></td>
<td align="left">3 nm (TSMC N3B)</td>
</tr>
<tr>
<td align="left">AMD</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Zen_4">Zen 4</a></td>
<td align="left">5 nm (TSMC N6)</td>
</tr>
<tr>
<td align="left">AMD</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Zen_5">Zen 5</a></td>
<td align="left">4 nm, 3 nm (TSMC N4P,N3E)</td>
</tr>
</tbody></table>
<p><span id="arm-architecture"></span></p>
<h2 id="ARM-Architecture"><a href="#ARM-Architecture" class="headerlink" title="ARM Architecture"></a>ARM Architecture</h2><figure>
  <img src="/2026/01/06/hardware-cpu/3lk4l3lk3lkdl33l3dl3dldld.jpg" class="" title="Apple Silicon M5 ARM chip">
  <figcaption>
    Apple Silicon M5 ARM chip
  </figcaption>
</figure>

<p><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_architecture_family">ARM</a>, is a <strong>reduced and optimized set of instructions</strong> that were statistically more used. The license is owned by <a target="_blank" rel="noopener" href="https://www.arm.com/">Arm Holdings</a>, authorizing a lot of companies.</p>
<p>All instructions are <strong>simple operations using less power</strong>. Complex operation complexity was moved to the assembly language at compiler level or replaced by running multiple instructions. These processors have <strong>smaller and simpler chips</strong> that can be very fast for some types of operations. </p>
<p>ARM designs tend to focus on smaller form factors, battery life, and size, eliminating cooling requirements; that‚Äôs why they are <strong>mainly used in smartphones</strong>.</p>
<p>Every <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/List_of_ARM_processors">ARM processor</a> has <strong>the same hardware architecture</strong> and capabilities designed by Arm Ltd. But <strong>third-party manufacturers tune these designs</strong>, like modifying clock speeds, power limits, and surrounding hardware, to cover different needs and <strong>reach market differentiation</strong>.</p>
<p>Arm processors are the result of the combination of <strong>ARM cores</strong>. These cores can be classified by purpose:</p>
<ul>
<li><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-A">Cortex-A</a>: <strong>High performance</strong>, systems that run applications for example: Raspberry PI, <strong>Smartphones, PCS, Laptops</strong>, etc.</li>
<li><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-R">Cortex-R</a>: <strong>High response time</strong>. Faster than microcontrollers, (For example: used in the car industry).</li>
<li><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-M">Cortex-M</a>: <strong>Good power consumption</strong>. Designed for embedded systems.</li>
<li><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-X4">Cortex-X</a>: <strong>High performance peaks</strong>. (Like high integer math loads and machine learning).</li>
</ul>
<p>There are different <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/List_of_ARM_processors">ARM architecture versions</a> with different instruction sets, for example:</p>
<table>
<thead>
<tr>
<th align="left">ARM Architecture</th>
<th align="left">Microarchitectures</th>
<th align="left">Examples</th>
</tr>
</thead>
<tbody><tr>
<td align="left">ARMv8-A</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-A53">Cortex-A53</a>&#x2F;<a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-A57">A57</a></td>
<td align="left">Broadcom BCM2837, Qualcomm Snapdragon 215, Samsung Exynos 7570, 7578, 7580, 7870, 7880, Huawei HiSilicon Kirin Hi1610, Hi1612</td>
</tr>
<tr>
<td align="left">ARMv8.2-A</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-A75">Cortex-A75</a>&#x2F;<a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-A77">A77</a></td>
<td align="left">Huawei HiSilicon KIRIN 9000, Qualcomm Snapdragon 670, 710, 712, 845, 850, Samsung Exynos 9820, 9825</td>
</tr>
<tr>
<td align="left">ARMv8.5-A</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Apple_silicon">Compatible</a></td>
<td align="left">Apple M1, A14</td>
</tr>
<tr>
<td align="left">ARMv8.6-A</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Apple_silicon">Compatible</a></td>
<td align="left">Apple M2, M3, A15, A16, A17</td>
</tr>
<tr>
<td align="left">ARMv9.0-A</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-A510">Cortex-A510</a>&#x2F;<a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-A710">A710</a>&#x2F;<a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-A715">A715</a></td>
<td align="left">Google Tensor G3,	MediaTek Dimensity 9000,  Snapdragon 7 Gen 1, Gen 3, Samsung Exynos 2200</td>
</tr>
<tr>
<td align="left">ARMv9.2-A</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-A520">Cortex-A520</a>&#x2F;<a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-A720">A720</a>&#x2F;<a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/ARM_Cortex-A725">A725</a></td>
<td align="left">M4, M5, G4, G5, MediaTek Dimensity 9300, 9400 Qualcomm Snapdragon 8 Gen 3, Gen 4, Gen 5, Samsung Exynos 2400, 2500, Xiaomi Xring O1</td>
</tr>
<tr>
<td align="left">ARMv9.3-A</td>
<td align="left"><a target="_blank" rel="noopener" href="https://www.arm.com/products/silicon-ip-cpu/c1-ultra">Lumex C1-Ultra&#x2F;Premium&#x2F;Pro</a></td>
<td align="left">MediaTek Dimensity 9500</td>
</tr>
</tbody></table>
<blockquote>
<p><strong>‚ùìAre supercomputers using ARM architecture?</strong><br>  Nowadays, <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/TOP500#Architecture_and_operating_systems">23 of the top 500 supercomputers in the world are ARM-based</a>.</p>
</blockquote>
<p><span id="32-64-computing-bits"></span></p>
<h2 id="32-and-64-bit-Computing"><a href="#32-and-64-bit-Computing" class="headerlink" title="32 and 64-bit Computing"></a>32 and 64-bit Computing</h2><figure>
  <img src="/2026/01/06/hardware-cpu/sdf987sd9yufhawde7y4398rhufewjiodcska.jpg" class="" title="Logarithmic scale of address space sizes for each processor type" alt="s words">
  <figcaption>
    Logarithmic scale of address space sizes for each processor type's "words"
  </figcaption>

  </figcaption>
</figure>

<p>Computing bits refer to the <strong>number of bits that the computer operates</strong>. As we can see at <a href="#microarchitecture">microarchitecture</a> level, processors circuits operates with <strong>very different amounts of bits</strong>, like buses, caches, registers <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Word_(computer_architecture)">(word size)</a>, etc.</p>
<p>By operation, we refer to the number of bits a processor uses natively <strong>to represent an integer</strong> and the number of bits a processor uses <strong>to represent a memory address</strong>. </p>
<ul>
<li><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/32-bit_computing">32-bit computing</a> known as x86, Arm32, i386, i686</li>
<li><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/64-bit_computing">64-bit computing</a> known as X86-64, x64, AMD64, Intel 64, Arm64</li>
</ul>
<p>The amount of computing bits <strong>define the memory addressing space</strong> and the calculation capabilities. For example, operations for <strong>very big or very small numbers</strong>, can be performed with much <strong>fewer instructions</strong> if the <strong>number of computing bits is higher</strong>, because higher numbers can be represented with more bits at the same time.</p>
<p><strong>‚ùìWhy we do not use 128-bit processors?</strong></p>
<p>In computer architecture, memory is typically <strong>byte-addressable</strong> (not <a target="_blank" rel="noopener" href="https://www.geeksforgeeks.org/computer-organization-architecture/difference-between-byte-addressable-memory-and-word-addressable-memory/">word-addressable</a>), meaning each unique memory address refers to <strong>a single byte</strong> of data <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Memory_address#Unit_of_address_resolution">(Unit of address resolution)</a>.</p>
<table>
<thead>
<tr>
<th align="left">Bits</th>
<th align="left"></th>
<th align="left">Calculation</th>
<th align="left">Max Addressable Space</th>
</tr>
</thead>
<tbody><tr>
<td align="left"><strong>32-bit</strong></td>
<td align="left">2<sup>32</sup></td>
<td align="left">4.294.967.296 * 1 byte</td>
<td align="left">4 GiB</td>
</tr>
<tr>
<td align="left"><strong>64-bit</strong></td>
<td align="left">2<sup>64</sup></td>
<td align="left">18.446.744.073.709.551.616 * 1 byte</td>
<td align="left">16 EiB (16 billion GiB)</td>
</tr>
</tbody></table>
<p>Nowadays, the consensus is that <a target="_blank" rel="noopener" href="https://www.quora.com/Why-there-are-no-256-bit-or-512-bit-or-1024-bit-processor">we do not need 128-bit or higher computing</a> yet, <strong>because 64-bit memory addressing space for RAM is enough</strong> for the max capacity that CPU and motherboard circuits can handle (<a target="_blank" rel="noopener" href="https://www.techpowerup.com/cpu-specs/ryzen-9-9950x3d.c3993">192GB</a>, <a target="_blank" rel="noopener" href="https://www.intel.com/content/www/us/en/products/sku/241060/intel-core-ultra-9-processor-285k-36m-cache-up-to-5-70-ghz/specifications.html">256GB</a>, <a target="_blank" rel="noopener" href="https://www.techpowerup.com/cpu-specs/ryzen-threadripper-pro-9995wx.c4163">2TB</a>, <a target="_blank" rel="noopener" href="https://www.intel.com/content/www/us/en/products/sku/240777/intel-xeon-6980p-processor-504m-cache-2-00-ghz/specifications.html">3TB</a>, <a target="_blank" rel="noopener" href="https://www.techpowerup.com/cpu-specs/epyc-9755.c3881">6TB</a>).</p>
<p>But, thanks to certain technologies, we can see that <strong>current processors are able to perform operations with much more than 64 bits</strong>:</p>
<p><span id="instruction-set-extensions"></span></p>
<h2 id="Instruction-Set-Extensions"><a href="#Instruction-Set-Extensions" class="headerlink" title="Instruction Set Extensions"></a>Instruction Set Extensions</h2><p><a target="_blank" rel="noopener" href="https://www.intel.com/content/www/us/en/support/articles/000005779/processors.html">Instruction Set Extensions</a> are additional specialized instructions that can increase CPU capabilities like:</p>
<table>
<thead>
<tr>
<th align="left">Extension</th>
<th align="left">Description</th>
</tr>
</thead>
<tbody><tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/MMX_(instruction_set)">MMX</a></td>
<td align="left">MultiMedia eXtension.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Single_instruction,_multiple_data">SSE2, SSE3, SSE4.1, SSE4.2, SSE4A</a></td>
<td align="left">Streaming SIMD (Single instruction multiple data) Extensions for parallelism at instruction level.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://wiki.osdev.org/EM64T">EM64T</a></td>
<td align="left">Extended Memory 64 Technology.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/X86_virtualization#Intel_virtualization_(VT-x)">VT-x</a> &#x2F; <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/X86_virtualization#AMD_virtualization_(AMD-V)">AMD-V</a></td>
<td align="left">Virtualization extensions.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/AES_instruction_set">AES</a></td>
<td align="left">Advanced Encryption Standard hardware acceleration.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Advanced_Vector_Extensions">AVX2, AVX10, AVX512F</a></td>
<td align="left">Advanced Vector Extensions (256&#x2F;512 bits) for cryptography, neural networks, and complex calculations.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/FMA_instruction_set">FMA3, FMA4</a></td>
<td align="left">Fused Multiply-Add operations (128 and 256 bit) performed in one step.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions">TSX</a></td>
<td align="left">Transactional Synchronization Extensions for hardware transactional memory support.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://www.arm.com/technologies/neon">ARM NEON</a></td>
<td align="left">Improve multimedia encoding&#x2F;decoding, user interface, 2D&#x2F;3D graphics and gaming.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Intel_SHA_extensions">SHA256, SHA512</a></td>
<td align="left">Hardware acceleration of Secure Hash Algorithm.</td>
</tr>
</tbody></table>
<p><span id="superscalar"></span></p>
<h2 id="Superscalar"><a href="#Superscalar" class="headerlink" title="Superscalar"></a>Superscalar</h2><p>In a <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Superscalar_processor">Superscalar processor</a> <strong>multiple instructions</strong> are executed <strong>simultaneously</strong> in a <strong>single clock cycle</strong>.</p>
<p>In a traditional <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Instruction_cycle">instruction cycle</a> (scalar), the CPU performs: Fetch ‚Üí Decode ‚Üí Execute. While in a superscalar cycle, the processor: fetches multiple instructions at once, decodes them in parallel, issues them to different execution units (ALUs, FPUs) simultaneously and retires <strong>multiple results in a single cycle</strong>.</p>
<p>This means that the <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Instruction_pipelining">instruction pipeline</a> has multiple parallel ‚Äúassembly lines‚Äù:</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/sdfaweerrgfdsawerfgdsad.jpg" class="" title="Superscalar instruction pipeline">
  <figcaption>
    Superscalar instruction pipeline
  </figcaption>
</figure>

<p><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Instruction_scheduling">Instruction scheduling optimization</a> is a huge topic, these are some <strong>interesting techniques</strong>:</p>
<table>
<thead>
<tr>
<th align="left">Technique</th>
<th align="left">Description</th>
</tr>
</thead>
<tbody><tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Out-of-order_execution">Out-of-Order Execution (OoO)</a></td>
<td align="left">Allows the CPU to execute instructions <strong>as soon as</strong> their operands are available, rather than in the original program order.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Tomasulo%27s_algorithm">Tomasulo‚Äôs algorithm</a></td>
<td align="left">A hardware algorithm for dynamic scheduling that <strong>enables out-of-order execution</strong> by using reservation stations to track dependencies.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Speculative_execution">Speculative Execution</a></td>
<td align="left">The CPU <strong>performs tasks that may not be needed</strong> to improve performance by staying ahead of the program flow.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Branch_predictor">Branch Prediction</a></td>
<td align="left">Used to <strong>guess the path of a conditional branch before it is known</strong> for sure, reducing pipeline stalls.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Software_pipelining">Software pipelining</a></td>
<td align="left">Used to <strong>optimize loops</strong>, in a manner that parallels hardware pipelining.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Operand_forwarding">Operand forwarding</a></td>
<td align="left">Routes <strong>results directly from the execution unit</strong> to dependent instructions, <strong>bypassing the register file</strong> to reduce pipeline stalls.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Scoreboarding">Scoreboarding</a></td>
<td align="left">A centralized hardware technique for tracking data dependencies and managing instruction execution to <strong>allow out-of-order processing</strong>.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Register_renaming">Register renaming</a></td>
<td align="left">Maps architectural registers to a larger pool of physical registers to <strong>eliminate false data dependencies</strong>.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Memory_disambiguation">Memory disambiguation</a></td>
<td align="left">Determines whether memory-access instructions <strong>target the same address</strong>, allowing them to be reordered safely.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Very_long_instruction_word">Very Long Instruction Word (VLIW)</a></td>
<td align="left">Packs <strong>multiple independent operations that can run in parallel</strong> into a <strong>single large instruction</strong> in advance, shifting scheduling complexity to the compiler.</td>
</tr>
</tbody></table>
<p><span id="clock-rate-speed"></span></p>
<h1 id="‚è±Ô∏è-Clock-speed-GHz"><a href="#‚è±Ô∏è-Clock-speed-GHz" class="headerlink" title="‚è±Ô∏è Clock speed (GHz)"></a>‚è±Ô∏è Clock speed (GHz)</h1><p><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Clock_rate">Clock speed (rate)</a> is the heartbeat üíì of a CPU. It measures how many <a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=PVNAPWUxZ0g">cycles</a> a CPU can perform in one second. A CPU with a <strong>higher clock speed</strong> can <strong>process more instructions per second</strong>.</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/2yg3ehuiqdwjokasdeuwhfrgydsjnkzxmplawed.jpg" class="" title="Clock speed and instruction cycle">
  <figcaption>
    Clock speed and instruction cycle
  </figcaption>
</figure>

<p>Nowadays clock speed is expressed as <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Frequency">frequency</a> measured in <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Hertz">Gigahertz (GHz)</a>:</p>
<table>
<thead>
<tr>
<th>CPU</th>
<th>Frequency</th>
<th>Clock cycles</th>
</tr>
</thead>
<tbody><tr>
<td>Intel i9-14900K</td>
<td>6.00 GHz</td>
<td>6.000.000.000&#x2F;s</td>
</tr>
<tr>
<td>AMD Ryzen 9 9950X3D</td>
<td>5.7 GHz</td>
<td>5.700.000.000&#x2F;s</td>
</tr>
</tbody></table>
<p><strong>‚ùì A processor with higher frequency (GHz) is better than another?</strong></p>
<p><strong>Not necessarily</strong>. Normally CPUs core operates at a <strong>base clock</strong>, when performing <strong>standard tasks</strong> while staying within a <strong>safe temperature and power range</strong>. For example i9-13900K base frequency is 3.2 GHz. This is <strong>not a fixed value</strong>, the systems will <strong>automatically modify</strong> the cores‚Äô clock speed depending on load and temperatures, this is called <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Dynamic_frequency_scaling">dynamic frequency scaling</a>. Also, <strong>not all cores run at the same frequency</strong> in the same moment, this depends on load distribution.</p>
<p>Also, processors can <strong>temporarily operate at boost (or turbo) frequency</strong>, for example i9-14900K can run up to 6 GHz. This is used for <strong>heavy tasks</strong>, and increases execution speed, but <strong>increases power consumption and heat</strong>.</p>
<p><strong>‚ùì Are processors with the same frequency (GHz) equal?</strong></p>
<p><strong>Not necessarily</strong>. The average number of instructions executed for each clock cycle is measured as <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Instructions_per_cycle">Instructions Per Cycle (IPC)</a>. Modern processors are considered <a href="#superscalar">superscalar</a> because they have multiple execution units (ALUs) working in parallel (IPC is around 3-8). This is <strong>not a fixed value</strong>, but we could consider it the ‚Äúhidden‚Äù power of a CPU.</p>
<p>If we compare a modern processor to one from ten years ago, even if they share the same frequency (GHz) and the same number of cores, the <strong>modern CPU will significantly outperform the older one</strong>. This is because <strong>modern microarchitecture is much more advanced and efficient</strong>, leading to a substantially <strong>higher IPC</strong>.</p>
<p><strong>‚ùì Who produces clock cycles?</strong></p>
<blockquote>
<p><a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=oEC5fIw0bL0">Branch Education - How do Digital and Analog Clocks Work? ‚≠ê‚≠ê‚≠ê‚≠ê‚≠ê</a></p>
</blockquote>
<p>In modern computers, clock cycles are generated by a <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Crystal_oscillator">crystal oscillator</a>. This component uses the <strong>natural resonance</strong> of a <strong>vibrating quartz crystal</strong> to create a very precise electrical signal. This oscillator is in the motherboard, and its chip behavior can be programmable and customizable at BIOS level.</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/78tytfgvhbjni87t6r5e6dtfygvuhbgij.jpg" class="" title="Quartz Crystal Oscillator on the motherboard">
  <figcaption>
    Quartz Crystal Oscillator on the motherboard
  </figcaption>
</figure>

<p>The crystal vibrates with incredible precision, at a <strong>base frequency</strong>, for example 100 MHz, we call this <strong>Base Clock (BCLK)</strong>.</p>
<p>Modern systems implement a <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/CPU_multiplier">clock multiplier</a>, which is a <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Phase-locked_loop">Phase-locked loop</a> (PLL) <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Frequency_multiplier">frequency multiplier</a> circuit. This means that the final frequency delivered to the system is <strong>multiplied</strong>. We call this <strong>CPU Multiplier or CPU Ratio</strong>:</p>
<table>
<thead>
<tr>
<th>CPU</th>
<th>CPU Base Clock</th>
<th>CPU Ratio</th>
<th>CPU Frequency</th>
</tr>
</thead>
<tbody><tr>
<td>Intel i9-14900K</td>
<td>100 MHz</td>
<td>32</td>
<td>3.2 GHz</td>
</tr>
</tbody></table>
<blockquote>
<p><strong>‚ùì Does the clock signal ‚Äúpower‚Äù the CPU?</strong><br>  <strong>No</strong>, the electricity provided to the CPU, comes from the VRMs at a certain stable voltage. The clock signal is a <strong>separate circuit</strong>, and its only job is to carry a high&#x2F;low, voltage signal. But they are <strong>synchronized</strong>. For example, when the crystal oscillator triggers a high-speed clock cycle, the VRM detect this surge in demand and react (in microseconds) to keep the voltage from dropping.</p>
</blockquote>
<p><span id="cpu-cache"></span></p>
<h1 id="üöÄ-CPU-Cache"><a href="#üöÄ-CPU-Cache" class="headerlink" title="üöÄ CPU Cache"></a>üöÄ CPU Cache</h1><p>A <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/CPU_cache">CPU cache</a> is a <strong>small, ultra-fast</strong> type of memory located directly <strong>inside the processor</strong>. This memory stores copies of the data from <strong>frequently used</strong> main memory (RAM) locations like data and instructions.</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/dxfcgvhbjiuy78t6r5tdyfgcvuhbjioki.jpg" class="" title="CPU cache hierarchy">
  <figcaption>
    CPU cache hierarchy
  </figcaption>
</figure>

<p>CPU cache is organized into <strong>levels</strong> based on speed and proximity to the processor cores:</p>
<table>
<thead>
<tr>
<th align="left">Memory</th>
<th align="left">Latency</th>
<th align="left">Size</th>
<th align="left">Bandwidth</th>
<th align="left">Location</th>
</tr>
</thead>
<tbody><tr>
<td align="left">Registers</td>
<td align="left">~0.15 ns (&lt; 1 cpu cycle)</td>
<td align="left">&lt; 10 KB</td>
<td align="left">&gt;1-8 TB&#x2F;s</td>
<td align="left">Per core</td>
</tr>
<tr>
<td align="left">L1 Cache</td>
<td align="left">0.8 ns (~4 cpu cycles)</td>
<td align="left">64-192 KB</td>
<td align="left">1-8 TB&#x2F;s</td>
<td align="left">Per core</td>
</tr>
<tr>
<td align="left">L2 Cache</td>
<td align="left">2.4-2.8 ns (~12‚Äì14 cpu cycles)</td>
<td align="left">1-4 MB</td>
<td align="left">1-2.5 TB&#x2F;s</td>
<td align="left">Per core or shared between two cores</td>
</tr>
<tr>
<td align="left">L3 Cache</td>
<td align="left">8.0-12.0 ns (~40‚Äì60 cpu cycles)</td>
<td align="left">32-512 MB</td>
<td align="left">400-1200 GB&#x2F;s</td>
<td align="left">Shared between all cores</td>
</tr>
<tr>
<td align="left">Main Memory (x1 DDR5 RAM Module)</td>
<td align="left">60-80 ns (~200-600 cycles)</td>
<td align="left">8-512 GB</td>
<td align="left">30-70 GB&#x2F;s</td>
<td align="left">Outside the CPU</td>
</tr>
</tbody></table>
<p>The CPU <strong>checks caches sequentially</strong> (L1 ‚Üí L2 ‚Üí L3) and only accesses main memory (RAM) if the data is not found in any cache level. L1 and L2 caches run at <strong>the same frequency as the processor</strong>. While L3 can sometimes <strong>run at a different frequency</strong> (this can be overclocked separately at BIOS level). CPU <strong>Cache hit rate</strong> is very high (around <a target="_blank" rel="noopener" href="https://www.extremetech.com/extreme/188776-how-l1-and-l2-cpu-caches-work-and-why-theyre-an-essential-part-of-modern-chips#:~:text=The%20L1%20cache%20has%20a,nanoseconds%20to%20perform%20this%20operation">95-97%</a>).</p>
<blockquote>
<p>‚ùì <strong>The bigger the cache the better?</strong><br>  <strong>Not necessarily</strong>. Total cache size (like 96 MB L3) is great for marketing, but <strong>latency matters more</strong>. Look at <strong>cycles-to-hit (Hit Latency) for L1, L2, and L3</strong>. Large caches, for example AMD‚Äôs 3D V-Cache, significantly reduce <strong>DRAM wait states</strong> which boost performance for large-dataset simulations or frame-time consistency in gaming.</p>
</blockquote>
<p>Some interesting <strong>CPU cache technologies</strong> are:</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/estdxfgcvhbuhju987t86rfyugvhbijnokmp.jpg" class="" title="AMD 3D V-Cache stacking technology">
  <figcaption>
    AMD 3D V-Cache stacking technology
  </figcaption>
</figure>

<figure>
  <img src="/2026/01/06/hardware-cpu/dtrfcghvjbnkmlppoi-90u8y7tuhijokp.jpg" class="" title="Intel Ring Bus and Intel Mesh architecture">
  <figcaption>
    Intel Ring Bus and Intel Mesh architecture
  </figcaption>
</figure>


<table>
<thead>
<tr>
<th align="left">Technology</th>
<th align="left">Description</th>
</tr>
</thead>
<tbody><tr>
<td align="left"><a target="_blank" rel="noopener" href="https://www.amd.com/en/products/processors/technologies/3d-v-cache.html">AMD 3D V-Cache</a></td>
<td align="left">Vertically stacked L3 cache using <a target="_blank" rel="noopener" href="https://semiengineering.com/gearing-up-for-hybrid-bonding/">3D Hybrid Bonding</a>. Found in X3D processors to increase cache capacity by stacking chips vertically.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=HGToWWne3do">Intel Ring Bus</a></td>
<td align="left">Interconnect between cores, the LLC (L3 cache), integrated graphics, and the System Agent. It provides ultra-low latency for consumer tasks but has limited scalability (more cores, more stops in the bus)</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikichip.org/wiki/intel/mesh_interconnect_architecture">Intel Mesh</a></td>
<td align="left">A 2D grid architecture used for servers. Higher bandwidth and more scalable allowing data to take direct paths. Supports many more cores.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/010/intel-smart-cache-technology/">Intel Smart Cache</a></td>
<td align="left">Shared cache between L2 on E-cores and dynamic cache for all cores. Allows a single core to utilize the full L2 or L3 cache when others are inactive to reduce cache miss rates.</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/010/ia-cores-level-1-and-level-2-caches/">Intel IA Cores L1&#x2F;L2</a></td>
<td align="left">L1 is All-way (instructions + data) associative in both P-Cores and E-Cores.</td>
</tr>
</tbody></table>
<p><span id="power-consumption"></span></p>
<h1 id="‚ö°-Power-consumption"><a href="#‚ö°-Power-consumption" class="headerlink" title="‚ö° Power consumption"></a>‚ö° Power consumption</h1><p>‚ùì <strong>Is TDP power consumption?</strong></p>
<p><strong>No.</strong> Manufacturers give us <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Thermal_design_power">Thermal Design Power (TDP)</a>, or Thermal Design Point, measurement expressed in <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Watt">Watts</a>. This metric tells us how much <strong>energy over time</strong> the CPU theoretically <strong>outputs as heat</strong>. So, it‚Äôs a <strong>cooling target metric</strong>. The higher the TDP, the better the cooling system should be in order to prevent overheating. For example:</p>
<table>
<thead>
<tr>
<th>CPU</th>
<th>TDP</th>
</tr>
</thead>
<tbody><tr>
<td>Intel Core Ultra 9 285K</td>
<td>125 W</td>
</tr>
<tr>
<td>AMD Ryzen 9 9950X3D</td>
<td>170 W</td>
</tr>
<tr>
<td>Apple M4 Max (16 cores)</td>
<td>90 W</td>
</tr>
</tbody></table>
<p>If we want to know the <strong>actual power consumption</strong> of the CPU, we should look for others specs. For example, AMD‚Äôs PPT (Package Power Tracking), which measures the <strong>power delivered to the socket</strong>. On the other hand, Intel gives us <strong>PL1 (Power Limit 1)</strong>, this is the sustained or average power that the CPU is set to draw, while <strong>PL2 (Power Limit 2)</strong> is the turbo power that the CPU can draw. </p>
<table>
<thead>
<tr>
<th>CPU</th>
<th>PPT</th>
<th>Turbo Boost PL1&#x2F;PL2</th>
<th>Turbo Boost PL2 Extreme</th>
<th>Power</th>
</tr>
</thead>
<tbody><tr>
<td>Intel Core Ultra 9 285K</td>
<td>-</td>
<td>250 W</td>
<td>295 W</td>
<td>-</td>
</tr>
<tr>
<td>AMD Ryzen 9 9950X3D</td>
<td>230 W</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Apple M4 Max (16 cores)</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>167 W (<a target="_blank" rel="noopener" href="https://www.youtube.com/watch?v=zCkbVLqUedg">estimated</a>)</td>
</tr>
</tbody></table>
<p>The <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/CPU_core_voltage">voltage supplied to the CPU</a>, is <strong>stable voltage</strong> (<a target="_blank" rel="noopener" href="https://youtu.be/zxGqGCtPxn4?si=5d-5Lme-W8h7_tZf&t=50">as much clean as possible</a>), delivered by the <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Voltage_regulator_module">Voltage regulator modules (VRMs)</a> that transform the 5&#x2F;12 V coming from the power supply to much lower voltages:</p>
<table>
<thead>
<tr>
<th>CPU</th>
<th>Power</th>
<th>Average voltage</th>
</tr>
</thead>
<tbody><tr>
<td>Intel Core Ultra 9 285K</td>
<td>250 W</td>
<td>1.121 V</td>
</tr>
<tr>
<td>AMD Ryzen 9 9950X3D</td>
<td>230 W</td>
<td>1.28 ‚Äì 1.31 V, max: 1.4 V</td>
</tr>
</tbody></table>
<p>Voltage is <strong>not linearly related to frequency</strong>, but they are <strong>interdependent</strong>. Each core uses different voltages. <strong>More CPU voltage</strong> is equal to <strong>more heat</strong>. Like with clock speed, CPUs use <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Dynamic_voltage_scaling">Dynamic voltage scaling</a>, to automatically adjust voltages, depending on load, heat, power consumption, etc.</p>
<blockquote>
<p>‚ùì <strong>Can we tune these voltages manually?</strong><br>  <strong>Yes</strong>, these values can be modified at BIOS level to a certain value or just adding an offset (for example + 0.01 V or - 0.01 V). While tuning we can do <strong>Overvolting</strong>, that increases stability at higher clock speeds but increases power consumption and heat, reduces lifespan.</p>
</blockquote>
<p><span id="temperature"></span></p>
<h1 id="üå°Ô∏è-Temperature"><a href="#üå°Ô∏è-Temperature" class="headerlink" title="üå°Ô∏è Temperature"></a>üå°Ô∏è Temperature</h1><p>CPUs generally run at a certain temperature (30-80¬∞C), depending on load. Remember that CPUs use <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Dynamic_frequency_scaling">dynamic frequency scaling</a> and <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Dynamic_voltage_scaling">dynamic voltage scaling</a>, which means that <strong>depending on needs</strong>, by core, CPUs can <strong>automatically adjust frequencies or voltages to reduce heat</strong>, save battery, etc.</p>
<blockquote>
<p>‚ùì <strong>Can the CPU just burn out? üî•</strong><br>  <strong>Generally not</strong>. In case temperatures exceed certain values, typically 90-100¬∞C, the processor immediately <strong>lowers its clock speed</strong> (GHz) and sometimes its <strong>voltage</strong>, to prevent it from overheating and suffering <strong>permanent damage</strong>. This is known as <strong>thermal throttling</strong>. If the temperature problem persists, the processor will <strong>automatically shutdown</strong>.</p>
</blockquote>
<p><strong>CPU cooling</strong> is mandatory:</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/lkjhgufydhgxcvhbjnkyoiughjo.jpg" class="" title="Lenovo Neptune liquid cooling in ThinkSystem SD650 V2 servers">
  <figcaption>
    Lenovo Neptune liquid cooling in ThinkSystem SD650 V2 servers 
  </figcaption>
</figure>

<p>To keep CPUs from overheating, <strong>thermal energy is moved from the chip</strong> to a larger surface like a heatsink or radiator via <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Thermal_conduction">conduction</a>. This heat is then dispersed into the environment using <strong>active airflow</strong> (fans), <strong>liquid circulation</strong>, or <strong>passive dissipation</strong> through the device‚Äôs casing (like in smartphones).</p>
<p><span id="socket"></span></p>
<h1 id="üîå-Socket"><a href="#üîå-Socket" class="headerlink" title="üîå Socket"></a>üîå Socket</h1><p>The CPU die is mounted on a <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Printed_circuit_board">printed circuit board (PCB)</a> that distributes all the connection points to <strong>landing pads</strong> that <strong>interface with the landing grid array</strong> (LGA) on the motherboard, the <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/CPU_socket">socket</a>. These connection points provide <strong>an electrical interface</strong> that allows a CPU to communicate with the rest of the computer.</p>
<table>
<thead>
<tr>
<th align="left">Type</th>
<th align="left">Description</th>
</tr>
</thead>
<tbody><tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Land_grid_array">LGA Land Grid Array</a></td>
<td align="left">Pins are in the motherboard socket (currently used in PCs, Servers)</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Pin_grid_array">PGA Pin Grid Array</a></td>
<td align="left">Pins are on the CPU (deprecated)</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Ball_grid_array">BGA Ball Grid Array</a></td>
<td align="left">CPU is permanently soldered to the board (Laptops, Smartphones, etc.)</td>
</tr>
</tbody></table>
<figure>
  <img src="/2026/01/06/hardware-cpu/sdlkcfdlshlfsjfklsdfjlsdjfkllkflekfksdf.jpg" class="" title="PGA CPU left and LGA CPUs right">
  <figcaption>
    PGA CPU left and LGA CPUs right
  </figcaption>
</figure>

<figure>
  <img src="/2026/01/06/hardware-cpu/hjnkmjhugfyd234ghjbkerwdfj.jpg" class="" title="Motherboard" alt="s LGA socket">
  <figcaption>
    Motherboard's LGA socket 
  </figcaption>
</figure>

<p>Each <strong>manufacturer has its own sockets</strong>, and the number of pins&#x2F;landing is different. It‚Äôs important that the <strong>motherboard socket and the CPU match</strong>. For desktop PCs, some of them are:</p>
<table>
<thead>
<tr>
<th align="left">Socket</th>
<th align="left">Pin count</th>
<th align="left">Processors</th>
</tr>
</thead>
<tbody><tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Socket_AM4">AM4</a></td>
<td align="left">1331</td>
<td align="left">AMD Ryzen 1000, 2000, 3000, 4000, 5000</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Socket_sTRX4">sTRX4</a></td>
<td align="left">4094</td>
<td align="left">AMD Threadripper 3000</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/LGA_1200">LGA 1200</a></td>
<td align="left">1200</td>
<td align="left">Intel Core 10th, 11th Gen</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/LGA_1700">LGA 1700</a></td>
<td align="left">1700</td>
<td align="left">Intel Core 12th, 13th, 14th Gen</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Socket_sWRX8">sWRX8</a></td>
<td align="left">4094</td>
<td align="left">AMD Threadripper 5000</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Socket_AM5">AM5</a></td>
<td align="left">1718</td>
<td align="left">AMD Ryzen 7000, 8000, 9000</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Socket_sTR5">sTR5</a></td>
<td align="left">4844</td>
<td align="left">AMD Threadripper 7000, 9000</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/LGA_1851">LGA 1851</a></td>
<td align="left">1851</td>
<td align="left">Intel Core Ultra 200S</td>
</tr>
</tbody></table>
<p>Pins are used for power delivery, transmitting data, and <strong>every pin is wired to a motherboard bus</strong>, like PCI Express, USB, etc. Manufacturers usually leave <strong>some pins unused, for future technology implementations</strong>. Here are some <strong>socket pin maps</strong>:</p>
<figure>
  <img src="/2026/01/06/hardware-cpu/879uishjdfhnbgsyf8ywu9hifjoesdhgyfuhsdjfk.jpg" class="" title="AM5 Socket pin map">
  <figcaption>
    AM5 Socket pin map
  </figcaption>
</figure>

<ul>
<li><a target="_blank" rel="noopener" href="https://cdn.wccftech.com/wp-content/uploads/2024/07/Intel-LGA-1851-Socket-Details-For-Arrow-Lake-S-Desktop-CPU-_3.png">LGA 1700 Socket pin map</a></li>
<li><a target="_blank" rel="noopener" href="https://en.wikichip.org/w/images/2/2d/Socket_AM5_pinmap.svg">AM5 Socket pin map</a></li>
<li><a target="_blank" rel="noopener" href="https://cdn.wccftech.com/wp-content/uploads/2024/07/Intel-LGA-1851-Socket.png">LGA 1851 Socket pin map</a></li>
</ul>
<p><span id="integrated-graphics"></span></p>
<h1 id="üé®-Integrated-Graphics"><a href="#üé®-Integrated-Graphics" class="headerlink" title="üé® Integrated Graphics"></a>üé® Integrated Graphics</h1><p>Modern CPUs often include a built-in <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Graphics_processing_unit#Integrated_graphics_processing_unit">integrated graphics processing unit (iGPU)</a>. In this configuration, the CPU cores and the iGPU <strong>share the same pool of RAM and memory address space</strong>. In contrast, <strong>dedicated GPUs utilize their own independent processor chip and high-speed video memory (VRAM)</strong>. The amount of shared memory for an iGPU can often be manually allocated in the BIOS.</p>
<p>‚ùì <strong>Integrated GPUs are much less powerful than dedicated GPUs?</strong></p>
<p>Traditionally iGPUs are generally much less powerful than their dedicated GPUs. However,<br>in the last two years (2024‚Äì2026), <strong>the gap has closed significantly</strong>, for example Intel Core Ultra or AMD Ryzen AI series can now <strong>outperform entry-level dedicated GPUs from just a few years ago</strong> while using a fraction of the power. This is why many <strong>thin and light laptops no longer come with dedicated graphics cards</strong>.</p>
<table>
<thead>
<tr>
<th align="left">Laptop CPU</th>
<th align="left">Integrated Graphics</th>
<th align="left">Architecture</th>
</tr>
</thead>
<tbody><tr>
<td align="left"><a target="_blank" rel="noopener" href="https://www.techpowerup.com/cpu-specs/ryzen-ai-9-hx-370.c3655">AMD AI 9 HX 370</a></td>
<td align="left"><a target="_blank" rel="noopener" href="https://www.techpowerup.com/gpu-specs/radeon-890m.c4224">Radeon 890M Graphics</a></td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/RDNA_3">RDNA 3.5</a></td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://www.techpowerup.com/cpu-specs/ryzen-ai-9-hx-370.c3655">AMD Ryzen AI Max+ PRO 395</a></td>
<td align="left"><a target="_blank" rel="noopener" href="https://www.techpowerup.com/gpu-specs/radeon-8060s.c4270">Radeon 8060S Graphics</a></td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/RDNA_3">RDNA 3.5</a></td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://www.techpowerup.com/cpu-specs/core-ultra-9-285.c3774">Intel Core Ultra 9	285H</a></td>
<td align="left"><a target="_blank" rel="noopener" href="https://www.geektopia.es/es/product/intel/arc-140t/">Intel Arc 140T GPU</a></td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Intel_Xe">Xe2-LPG</a></td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://www.intel.com/content/www/us/en/products/sku/245526/intel-core-ultra-x9-processor-388h-18m-cache-up-to-5-10-ghz/specifications.html">Intel Core Ultra X9 388H</a></td>
<td align="left">Intel Arc B390</td>
<td align="left"><a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Intel_Xe">Xe3-LPG</a></td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://www.cpu-monkey.com/en/cpu-qualcomm_snapdragon_x2_elite_extreme_x2e_96_100#technical-data">Qualcomm Snapdragon X2 Elite Extreme (X2E-96-100)</a></td>
<td align="left"><a target="_blank" rel="noopener" href="https://www.cpu-monkey.com/en/igpu-qualcomm_adreno_x2_90">Qualcomm Adreno X2-90</a></td>
<td align="left">-</td>
</tr>
<tr>
<td align="left"><a target="_blank" rel="noopener" href="https://www.cpu-monkey.com/en/cpu-apple_m4_max_16_cpu_40_gpu">Apple M4 Max (16-CPU 40-GPU)</a></td>
<td align="left"><a target="_blank" rel="noopener" href="https://www.cpu-monkey.com/en/igpu-apple_m4_max_40_core">Apple M4 Max (40 Core)</a></td>
<td align="left">-</td>
</tr>
</tbody></table>
<p><span id="integrated-npus"></span></p>
<h1 id="ü§ñ-NPUs"><a href="#ü§ñ-NPUs" class="headerlink" title="ü§ñ NPUs"></a>ü§ñ NPUs</h1><p>We are living in the <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/AI_boom">AI revolution era</a>. And GPUs have evolved so much that the majority of AI algorithms like <a target="_blank" rel="noopener" href="https://github.com/Hannibal046/Awesome-LLM">LLMs</a> can be executed on local machines.</p>
<p>On the other hand, manufacturers are betting on <strong>On-Device AI computation</strong> inside regular CPU chips using <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Neural_processing_unit">Neural Processing Units (NPU)</a>, <strong>specialized circuits designed specifically to accelerate AI and machine learning tasks</strong>, like blurring in video calls, facial recognition, and voice commands.</p>
<p>To measure how many mathematical calculations (specifically ‚Äúinteger‚Äù operations used by AI models) the chip can perform in one second we can use <strong>Trillions (<a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Metric_prefix#List_of_SI_prefixes">tera</a>) of Operations Per Second (TOPS)</strong>:</p>
<table>
<thead>
<tr>
<th>CPU</th>
<th>NPU</th>
<th>TOPS</th>
</tr>
</thead>
<tbody><tr>
<td><a target="_blank" rel="noopener" href="https://www.amd.com/en/products/processors/laptop/ryzen/ai-400-series/amd-ryzen-ai-9-hx-475.html">AMD Ryzen AI 9 HX 475</a></td>
<td>AMD Ryzen AI</td>
<td>60 TOPS</td>
</tr>
<tr>
<td><a target="_blank" rel="noopener" href="https://www.techpowerup.com/cpu-specs/ryzen-ai-9-hx-370.c3655">AMD Ryzen AI Max+ PRO 395</a></td>
<td>AMD Ryzen AI</td>
<td>50 TOPS</td>
</tr>
<tr>
<td><a target="_blank" rel="noopener" href="https://www.intel.com/content/www/us/en/products/sku/245526/intel-core-ultra-x9-processor-388h-18m-cache-up-to-5-10-ghz/specifications.html">Intel Core Ultra X9 388H</a></td>
<td>Intel AI Boost</td>
<td>50 TOPS</td>
</tr>
<tr>
<td><a target="_blank" rel="noopener" href="https://www.cpu-monkey.com/en/cpu-qualcomm_snapdragon_x2_elite_extreme_x2e_96_100#technical-data">Qualcomm Snapdragon X2 Elite Extreme (X2E-96-100)</a></td>
<td>Qualcomm Hexagon</td>
<td>80 TOPS</td>
</tr>
<tr>
<td><a target="_blank" rel="noopener" href="https://www.cpu-monkey.com/en/cpu-apple_m4_max_16_cpu_40_gpu">Apple M4 Max (16-CPU 40-GPU)</a></td>
<td>Apple Neural Engine</td>
<td>38 TOPS</td>
</tr>
</tbody></table>
<blockquote>
<p>‚ùì<strong>Is it better to run AI on a GPU or an NPU?</strong><br>  It depends. <strong>GPUs are better for raw speed and power</strong>, useful for <strong>running large models (LLMs)</strong> like <a target="_blank" rel="noopener" href="https://github.com/meta-llama/llama3">Llama 3</a> or <a target="_blank" rel="noopener" href="https://github.com/CompVis/stable-diffusion">Stable Diffusion</a> locally. While <strong>NPUs are better for battery life and background tasks</strong> like blurring background in video calls, facial recognition, voice commands, or small assistants.</p>
</blockquote>
<p><span id="how-to-compare-cpus"></span></p>
<h1 id="üÜö-How-to-compare-CPUs"><a href="#üÜö-How-to-compare-CPUs" class="headerlink" title="üÜö How to compare CPUs?"></a>üÜö How to compare CPUs?</h1><p>As we have discussed previously, <strong>comparing two CPUs based on common specs</strong> like number of cores, clock speed (GHz) or cache size <strong>is not trivial</strong>. The best way to compare CPUs is to <strong>check independent reviews</strong> online. But in general I will consider:</p>
<ul>
<li>Do <strong>not trust product specs</strong>, like clock speeds and cache sizes (they can be misleading and just <strong>marketing</strong>). Underlying technologies can have more impact on performance.</li>
<li><strong>Newer CPU generations</strong> will often <strong>outperform older ones</strong> (Higher Instructions Per Cycle (IPC)).</li>
<li>Use specialized <strong>real-world benchmarks</strong>.</li>
<li>Fit the budget, normally <strong>50% more in cost only gives you 7% more in performance</strong>.</li>
<li>Check for PPT&#x2F;PL2, when calculating the <strong>total capacity of the power supply</strong>.</li>
<li>Check Max memory, Refresh rate, Memory Types, PCI Express lines, ECC support, etc. supported by the CPU, and consider if it‚Äôs covering <strong>100% of the theoretical capacity of the motherboard‚Äôs chipset</strong>.</li>
<li>If you need hardware acceleration, check for <strong>advanced instruction extensions</strong> like AVX-512 or ARM NEON.</li>
</ul>
<p>But it will always depend on <a target="_blank" rel="noopener" href="https://www.productchart.com/laptops/">your needs</a>, for example when picking a laptop maybe you want the best <strong>battery-life saver</strong> processor, or when talking about a desktop PC, maybe you need the <a target="_blank" rel="noopener" href="https://www.tomshardware.com/reviews/best-cpus,3986.html">processor that delivers more fps in games</a>, the most powerful (<a target="_blank" rel="noopener" href="https://www.cpubenchmark.net/single-thread/">single thread</a>), the best processor for <a target="_blank" rel="noopener" href="https://www.cpubenchmark.net/multithread/">multitasking</a>, or the one with <a target="_blank" rel="noopener" href="https://www.antutu.com/en/ranking/soc0.htm">best smartphone performance</a>, etc.</p>
<p>There are <a target="_blank" rel="noopener" href="https://hwbot.org/benchmarks">a lot of benchmarks</a> to compare CPUs depending on real-world tasks, and even real-world scenarios like gaming, video editing or 3D rendering.</p>
<blockquote>
<p>‚ùì <strong>How do scientists compare CPUs?</strong><br>  They use a variety of metrics like IPC, power and efficiency, latency, etc, but <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Floating_point_operations_per_second">FLOPS (Floating Point Operations Per Second)</a> is the standard. It measures the <strong>number of floating-point arithmetic calculations</strong>, making it a <strong>great metric for <a target="_blank" rel="noopener" href="https://www.top500.org/lists/top500/">Supercomputers</a>, AI and GPU</strong> performance, but <strong>not so accurate for general-purpose CPU</strong> performance, which relies more on Integer operations.</p>
</blockquote>

    </div>

    
    
    

    <footer class="post-footer">

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2025/11/28/system-design-interview-book-notes/" rel="prev" title="üìö Book notes: System Design Interview: Volume 1">
                  <i class="fa fa-angle-left"></i> üìö Book notes: System Design Interview: Volume 1
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2026/02/01/hardware-motherboard/" rel="next" title="üíª Hardware Series, Part II: Motherboard">
                  üíª Hardware Series, Part II: Motherboard <i class="fa fa-angle-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






    
  
  <div class="comments giscus-container">
  </div>
  
  
</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">

  <div class="copyright">
    &copy; 
    <span itemprop="copyrightYear">2026</span>
    <span class="with-love">
      <i class=""></i>
    </span>
    <span class="author" itemprop="copyrightHolder">Made with ‚ù§Ô∏è by David Falc√≥n Naranjo</span>
  </div>

    </div>
  </footer>

  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>
  <div class="sidebar-dimmer"></div>
  <div class="back-to-top" role="button" aria-label="Back to top">
    <i class="fa fa-arrow-up fa-lg"></i>
    <span>0%</span>
  </div>
  <div class="reading-progress-bar"></div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>
<script class="next-config" data-name="giscus" type="application/json">{"enable":true,"repo":"espumita/espumita.github.io","repo_id":"MDEwOlJlcG9zaXRvcnk1NTU0MTk3Mg==","category":"General","category_id":"DIC_kwDOA0-A1M4C0paO","mapping":"pathname","strict":0,"reactions_enabled":1,"emit_metadata":1,"theme":"light","lang":"en","crossorigin":"anonymous","input_position":"bottom","loading":"lazy"}</script>

<script>
document.addEventListener('page:loaded', () => {
  if (!CONFIG.page.comments) return;

  NexT.utils.loadComments('.giscus-container')
    .then(() => NexT.utils.getScript('https://giscus.app/client.js', {
      attributes: {
        async                   : true,
        crossOrigin             : 'anonymous',
        'data-repo'             : CONFIG.giscus.repo,
        'data-repo-id'          : CONFIG.giscus.repo_id,
        'data-category'         : CONFIG.giscus.category,
        'data-category-id'      : CONFIG.giscus.category_id,
        'data-mapping'          : CONFIG.giscus.mapping,
        'data-strict'           : CONFIG.giscus.strict,
        'data-reactions-enabled': CONFIG.giscus.reactions_enabled,
        'data-emit-metadata'    : CONFIG.giscus.emit_metadata,
        'data-theme'            : CONFIG.giscus.theme,
        'data-lang'             : CONFIG.giscus.lang,
        'data-input-position'   : CONFIG.giscus.input_position,
        'data-loading'          : CONFIG.giscus.loading
      },
      parentNode: document.querySelector('.giscus-container')
    }));
});
</script>

</body>
</html>
