{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465251609435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465251609435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 18:20:09 2016 " "Processing started: Mon Jun 06 18:20:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465251609435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465251609435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2part3 -c lab2part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2part3 -c lab2part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465251609435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1465251609785 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting an identifier lab2part3.v(8) " "Verilog HDL syntax error at lab2part3.v(8) near text \"\[\";  expecting an identifier" {  } { { "lab2part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab2/part3/lab2part3.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1465251617045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 lab2part3.v(6) " "Verilog HDL Declaration information at lab2part3.v(6): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "lab2part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab2/part3/lab2part3.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465251617045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 lab2part3.v(8) " "Verilog HDL Declaration information at lab2part3.v(8): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "lab2part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab2/part3/lab2part3.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465251617045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lab2part3 lab2part3.v(3) " "Ignored design unit \"lab2part3\" at lab2part3.v(3) due to previous errors" {  } { { "lab2part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab2/part3/lab2part3.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1465251617045 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting an identifier lab2part3.v(38) " "Verilog HDL syntax error at lab2part3.v(38) near text \"\[\";  expecting an identifier" {  } { { "lab2part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab2/part3/lab2part3.v" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1465251617045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu lab2part3.v(37) " "Ignored design unit \"alu\" at lab2part3.v(37) due to previous errors" {  } { { "lab2part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab2/part3/lab2part3.v" 37 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1465251617045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex lab2part3.v(74) " "Ignored design unit \"hex\" at lab2part3.v(74) due to previous errors" {  } { { "lab2part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab2/part3/lab2part3.v" 74 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1465251617045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "four_bit_full_adder lab2part3.v(89) " "Ignored design unit \"four_bit_full_adder\" at lab2part3.v(89) due to previous errors" {  } { { "lab2part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab2/part3/lab2part3.v" 89 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1465251617045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "full_adder lab2part3.v(102) " "Ignored design unit \"full_adder\" at lab2part3.v(102) due to previous errors" {  } { { "lab2part3.v" "" { Text "//SRVC/Homes\$/zhubiha1/Desktop/lab2/part3/lab2part3.v" 102 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1465251617045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2part3.v 0 0 " "Found 0 design units, including 0 entities, in source file lab2part3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465251617045 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//SRVC/Homes\$/zhubiha1/Desktop/lab2/part3/output_files/lab2part3.map.smsg " "Generated suppressed messages file //SRVC/Homes\$/zhubiha1/Desktop/lab2/part3/output_files/lab2part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1465251617065 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465251617205 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 06 18:20:17 2016 " "Processing ended: Mon Jun 06 18:20:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465251617205 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465251617205 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465251617205 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465251617205 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 0 s " "Quartus II Full Compilation was unsuccessful. 9 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465251617975 ""}
