name: usb_reg
description: Generated by bouffalo-data-parser from Bouffalo source code
byte_size: 0x200
registers:
  - name: usb_config
    description: USB configuration
    byte_offset: 0x0
    byte_size: 0x4
    fieldset: usb_config
  - name: usb_lpm_config
    description: USB lpm configuration
    byte_offset: 0x4
    byte_size: 0x4
    fieldset: usb_lpm_config
  - name: usb_resume_config
    description: USB resume configuration
    byte_offset: 0x8
    byte_size: 0x4
    fieldset: usb_resume_config
  - name: usb_setup_data_0
    description: ""
    byte_offset: 0x10
    byte_size: 0x4
    fieldset: usb_setup_data_0
  - name: usb_setup_data_1
    description: ""
    byte_offset: 0x14
    byte_size: 0x4
    fieldset: usb_setup_data_1
  - name: usb_frame_no
    description: USB frame number
    byte_offset: 0x18
    byte_size: 0x4
    fieldset: usb_frame_no
  - name: usb_error
    description: USB error
    byte_offset: 0x1c
    byte_size: 0x4
    fieldset: usb_error
  - name: usb_int_en
    description: USB interrupt enable
    byte_offset: 0x20
    byte_size: 0x4
    fieldset: usb_int_en
  - name: usb_int_sts
    description: USB interrupt status
    byte_offset: 0x24
    byte_size: 0x4
    fieldset: usb_int_sts
  - name: usb_int_mask
    description: USB interrupt mask
    byte_offset: 0x28
    byte_size: 0x4
    fieldset: usb_int_mask
  - name: usb_int_clear
    description: USB interrupt clear
    byte_offset: 0x2c
    byte_size: 0x4
    fieldset: usb_int_clear
  - name: ep1_config
    description: EP1 configuration
    byte_offset: 0x40
    byte_size: 0x4
    fieldset: ep1_config
  - name: ep2_config
    description: EP2 configuration
    byte_offset: 0x44
    byte_size: 0x4
    fieldset: ep2_config
  - name: ep3_config
    description: EP3 configuration
    byte_offset: 0x48
    byte_size: 0x4
    fieldset: ep3_config
  - name: ep4_config
    description: EP4 configuration
    byte_offset: 0x4c
    byte_size: 0x4
    fieldset: ep4_config
  - name: ep5_config
    description: EP5 configuration
    byte_offset: 0x50
    byte_size: 0x4
    fieldset: ep5_config
  - name: ep6_config
    description: EP6 configuration
    byte_offset: 0x54
    byte_size: 0x4
    fieldset: ep6_config
  - name: ep7_config
    description: EP7 configuration
    byte_offset: 0x58
    byte_size: 0x4
    fieldset: ep7_config
  - name: ep0_fifo_config
    description: EP0 fifo configuration
    byte_offset: 0x100
    byte_size: 0x4
    fieldset: ep0_fifo_config
  - name: ep0_fifo_status
    description: EP0 fifo status
    byte_offset: 0x104
    byte_size: 0x4
    fieldset: ep0_fifo_status
  - name: ep0_tx_fifo_wdata
    description: EP0 tx fifo write data
    byte_offset: 0x108
    byte_size: 0x4
    fieldset: ep0_tx_fifo_wdata
  - name: ep0_rx_fifo_rdata
    description: EP0 rx fifo write data
    byte_offset: 0x10c
    byte_size: 0x4
    fieldset: ep0_rx_fifo_rdata
  - name: ep1_fifo_config
    description: EP1 fifo configuration
    byte_offset: 0x110
    byte_size: 0x4
    fieldset: ep1_fifo_config
  - name: ep1_fifo_status
    description: EP1 fifo status
    byte_offset: 0x114
    byte_size: 0x4
    fieldset: ep1_fifo_status
  - name: ep1_tx_fifo_wdata
    description: EP1 tx fifo write data
    byte_offset: 0x118
    byte_size: 0x4
    fieldset: ep1_tx_fifo_wdata
  - name: ep1_rx_fifo_rdata
    description: EP1 rx fifo write data
    byte_offset: 0x11c
    byte_size: 0x4
    fieldset: ep1_rx_fifo_rdata
  - name: ep2_fifo_config
    description: EP2 fifo configuration
    byte_offset: 0x120
    byte_size: 0x4
    fieldset: ep2_fifo_config
  - name: ep2_fifo_status
    description: EP2 fifo status
    byte_offset: 0x124
    byte_size: 0x4
    fieldset: ep2_fifo_status
  - name: ep2_tx_fifo_wdata
    description: EP2 tx fifo write data
    byte_offset: 0x128
    byte_size: 0x4
    fieldset: ep2_tx_fifo_wdata
  - name: ep2_rx_fifo_rdata
    description: EP2 rx fifo write data
    byte_offset: 0x12c
    byte_size: 0x4
    fieldset: ep2_rx_fifo_rdata
  - name: ep3_fifo_config
    description: EP3 fifo configuration
    byte_offset: 0x130
    byte_size: 0x4
    fieldset: ep3_fifo_config
  - name: ep3_fifo_status
    description: EP3 fifo status
    byte_offset: 0x134
    byte_size: 0x4
    fieldset: ep3_fifo_status
  - name: ep3_tx_fifo_wdata
    description: EP3 tx fifo write data
    byte_offset: 0x138
    byte_size: 0x4
    fieldset: ep3_tx_fifo_wdata
  - name: ep3_rx_fifo_rdata
    description: EP3 rx fifo write data
    byte_offset: 0x13c
    byte_size: 0x4
    fieldset: ep3_rx_fifo_rdata
  - name: ep4_fifo_config
    description: EP4 fifo configuration
    byte_offset: 0x140
    byte_size: 0x4
    fieldset: ep4_fifo_config
  - name: ep4_fifo_status
    description: EP4 fifo status
    byte_offset: 0x144
    byte_size: 0x4
    fieldset: ep4_fifo_status
  - name: ep4_tx_fifo_wdata
    description: EP4 tx fifo write data
    byte_offset: 0x148
    byte_size: 0x4
    fieldset: ep4_tx_fifo_wdata
  - name: ep4_rx_fifo_rdata
    description: EP4 rx fifo write data
    byte_offset: 0x14c
    byte_size: 0x4
    fieldset: ep4_rx_fifo_rdata
  - name: ep5_fifo_config
    description: EP5 fifo configuration
    byte_offset: 0x150
    byte_size: 0x4
    fieldset: ep5_fifo_config
  - name: ep5_fifo_status
    description: EP5 fifo status
    byte_offset: 0x154
    byte_size: 0x4
    fieldset: ep5_fifo_status
  - name: ep5_tx_fifo_wdata
    description: EP5 tx fifo write data
    byte_offset: 0x158
    byte_size: 0x4
    fieldset: ep5_tx_fifo_wdata
  - name: ep5_rx_fifo_rdata
    description: EP5 rx fifo read data
    byte_offset: 0x15c
    byte_size: 0x4
    fieldset: ep5_rx_fifo_rdata
  - name: ep6_fifo_config
    description: EP6 fifo configuration
    byte_offset: 0x160
    byte_size: 0x4
    fieldset: ep6_fifo_config
  - name: ep6_fifo_status
    description: EP6 fifo status
    byte_offset: 0x164
    byte_size: 0x4
    fieldset: ep6_fifo_status
  - name: ep6_tx_fifo_wdata
    description: EP6 tx fifo write data
    byte_offset: 0x168
    byte_size: 0x4
    fieldset: ep6_tx_fifo_wdata
  - name: ep6_rx_fifo_rdata
    description: EP6 rx fifo read data
    byte_offset: 0x16c
    byte_size: 0x4
    fieldset: ep6_rx_fifo_rdata
  - name: ep7_fifo_config
    description: EP7 fifo configuration
    byte_offset: 0x170
    byte_size: 0x4
    fieldset: ep7_fifo_config
  - name: ep7_fifo_status
    description: EP7 fifo status
    byte_offset: 0x174
    byte_size: 0x4
    fieldset: ep7_fifo_status
  - name: ep7_tx_fifo_wdata
    description: EP7 tx fifo write data
    byte_offset: 0x178
    byte_size: 0x4
    fieldset: ep7_tx_fifo_wdata
  - name: ep7_rx_fifo_rdata
    description: EP7 rx fifo read data
    byte_offset: 0x17c
    byte_size: 0x4
    fieldset: ep7_rx_fifo_rdata
  - name: rsvd_0
    description: ""
    byte_offset: 0x1f0
    byte_size: 0x4
    fieldset: rsvd_0
  - name: rsvd_1
    description: ""
    byte_offset: 0x1f4
    byte_size: 0x4
    fieldset: rsvd_1
  - name: xcvr_if_config
    description: ""
    byte_offset: 0x1fc
    byte_size: 0x4
    fieldset: xcvr_if_config
fieldsets:
  - name: usb_config
    description: ""
    fields:
      - name: cr_usb_en
        description: Enable signal of USB function
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: reserved_1_3
        description: ""
        bit_size: 3
        bit_offset: 1
        default_value: 0x0
      - name: cr_usb_rom_dct_en
        description: >-
          Enable signal of ROM-based descriptors (don't care if ep0_sw_ctrl is
          asserted)

          1'b1: USB descriptors stored in ROM will be used

          1'b0: SW should prepare the descriptors requested by HOST
        bit_size: 1
        bit_offset: 4
        default_value: 0x1
      - name: reserved_5_7
        description: ""
        bit_size: 3
        bit_offset: 5
        default_value: 0x0
      - name: cr_usb_ep0_sw_ctrl
        description: |-
          EP0 software control enable
          1'b1: EP0 IN/OUT transaction is fully contolled by SW
          1'b0: EP0 IN/OUT transaction is controlled by HW
        bit_size: 1
        bit_offset: 8
        default_value: 0x0
      - name: cr_usb_ep0_sw_addr
        description: EP0 address (SW control mode)
        bit_size: 7
        bit_offset: 9
        default_value: 0x0
      - name: cr_usb_ep0_sw_size
        description: EP0 transfer size (SW control mode)
        bit_size: 8
        bit_offset: 16
        default_value: 0x0
      - name: cr_usb_ep0_sw_stall
        description: >-
          EP0 stall response (SW control mode)

          Note: Should NOT enable both ep0_sw_nack_in/out and ep0_sw_stall at
          the same time
        bit_size: 1
        bit_offset: 24
        default_value: 0x0
      - name: cr_usb_ep0_sw_nack_in
        description: >-
          EP0 IN transaction nack response (SW control mode)

          Note: Should NOT enable both ep0_sw_nack_in and ep0_sw_stall at the
          same time
        bit_size: 1
        bit_offset: 25
        default_value: 0x1
      - name: cr_usb_ep0_sw_nack_out
        description: >-
          EP0 OUT/SETUP transaction nack response (SW control mode)

          Note: Should NOT enable both ep0_sw_nack_out and ep0_sw_stall at the
          same time
        bit_size: 1
        bit_offset: 26
        default_value: 0x0
      - name: cr_usb_ep0_sw_rdy
        description: EP0 transaction ready. When NACK is enabled, asserting this bit
          will allow one packet to be transferred even if NACK is asserted
        bit_size: 1
        bit_offset: 27
        default_value: 0x0
      - name: sts_usb_ep0_sw_rdy
        description: EP0 transaction ready status bit. Asserted with sw_rdy, and
          de-asserted when ACK is sent/received.
        bit_size: 1
        bit_offset: 28
        default_value: 0x0
      - name: reserved_29_31
        description: ""
        bit_size: 3
        bit_offset: 29
        default_value: 0x0
  - name: usb_lpm_config
    description: ""
    fields:
      - name: cr_lpm_en
        description: LPM enable signal
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: cr_lpm_resp_upd
        description: |-
          Response update signal (for async concern)
          Assert this bit when cr_lpm_resp is updated
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: cr_lpm_resp
        description: |-
          Response when LPM packet is received
          2'd3: NYET
          2'd2: STALL
          2'd1: NACK
          2'd0: ACK
        bit_size: 2
        bit_offset: 2
        default_value: 0x2
      - name: reserved_4_19
        description: ""
        bit_size: 16
        bit_offset: 4
        default_value: 0x0
      - name: sts_lpm_attr
        description: LPM attributes received in LPM packet
        bit_size: 11
        bit_offset: 20
        default_value: 0x0
      - name: sts_lpm
        description: LPM status bit
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
  - name: usb_resume_config
    description: ""
    fields:
      - name: cr_res_width
        description: "Resume K-state width (unit: 2.67us)"
        bit_size: 11
        bit_offset: 0
        default_value: 0x1a
      - name: reserved_11
        description: ""
        bit_size: 1
        bit_offset: 11
        default_value: 0x0
      - name: cr_res_trig
        description: Resume K-state trigger
        bit_size: 1
        bit_offset: 12
        default_value: 0x0
      - name: reserved_13_30
        description: ""
        bit_size: 18
        bit_offset: 13
        default_value: 0x0
      - name: cr_res_force
        description: Force to output K-state
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
  - name: usb_setup_data_0
    description: ""
    fields:
      - name: sts_setup_data_b0
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: sts_setup_data_b1
        description: ""
        bit_size: 8
        bit_offset: 8
        default_value: 0x0
      - name: sts_setup_data_b2
        description: ""
        bit_size: 8
        bit_offset: 16
        default_value: 0x0
      - name: sts_setup_data_b3
        description: ""
        bit_size: 8
        bit_offset: 24
        default_value: 0x0
  - name: usb_setup_data_1
    description: ""
    fields:
      - name: sts_setup_data_b4
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: sts_setup_data_b5
        description: ""
        bit_size: 8
        bit_offset: 8
        default_value: 0x0
      - name: sts_setup_data_b6
        description: ""
        bit_size: 8
        bit_offset: 16
        default_value: 0x0
      - name: sts_setup_data_b7
        description: ""
        bit_size: 8
        bit_offset: 24
        default_value: 0x0
  - name: usb_frame_no
    description: ""
    fields:
      - name: sts_frame_no
        description: Current frame number
        bit_size: 11
        bit_offset: 0
        default_value: 0x0
      - name: reserved_11
        description: ""
        bit_size: 1
        bit_offset: 11
        default_value: 0x0
      - name: sts_pid
        description: PID value of the current transaction
        bit_size: 4
        bit_offset: 12
        default_value: 0x0
      - name: sts_ep_no
        description: Endpoint number of the current transaction
        bit_size: 4
        bit_offset: 16
        default_value: 0x0
      - name: reserved_20_31
        description: ""
        bit_size: 12
        bit_offset: 20
        default_value: 0x0
  - name: usb_error
    description: ""
    fields:
      - name: utmi_rx_err
        description: UTMI I/F RX error occurs, cleared by cr_usb_err_clr
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: xfer_to_err
        description: Transfer time-out error occurs, cleared by cr_usb_err_clr
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: ivld_ep_err
        description: Invalid endpoint error occurs, cleared by cr_usb_err_clr
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
      - name: pid_seq_err
        description: PID sequence error occurs, cleared by cr_usb_err_clr
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: pid_cks_err
        description: PID check sum error occurs, cleared by cr_usb_err_clr
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: crc5_err
        description: Token CRC error occurs, cleared by cr_usb_err_clr
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: crc16_err
        description: Data CRC error occurs, cleared by cr_usb_err_clr
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: reserved_7_31
        description: ""
        bit_size: 25
        bit_offset: 7
        default_value: 0x0
  - name: usb_int_en
    description: ""
    fields:
      - name: cr_sof_en
        description: Interrupt enable of sof_int
        bit_size: 1
        bit_offset: 0
        default_value: 0x1
      - name: cr_usb_reset_en
        description: Interrupt enable of usb_reset_int
        bit_size: 1
        bit_offset: 1
        default_value: 0x1
      - name: cr_vbus_tgl_en
        description: Interrupt enable of vbus_tgl_int
        bit_size: 1
        bit_offset: 2
        default_value: 0x1
      - name: cr_get_dct_cmd_en
        description: Interrupt enable of get_dct_cmd_int
        bit_size: 1
        bit_offset: 3
        default_value: 0x1
      - name: cr_ep0_setup_cmd_en
        description: Interrupt enable of ep0_setup_cmd_int
        bit_size: 1
        bit_offset: 4
        default_value: 0x1
      - name: cr_ep0_setup_done_en
        description: Interrupt enable of ep0_setup_done_int
        bit_size: 1
        bit_offset: 5
        default_value: 0x1
      - name: cr_ep0_in_cmd_en
        description: Interrupt enable of ep0_in_cmd_int
        bit_size: 1
        bit_offset: 6
        default_value: 0x1
      - name: cr_ep0_in_done_en
        description: Interrupt enable of ep0_in_done_int
        bit_size: 1
        bit_offset: 7
        default_value: 0x1
      - name: cr_ep0_out_cmd_en
        description: Interrupt enable of ep0_out_cmd_int
        bit_size: 1
        bit_offset: 8
        default_value: 0x1
      - name: cr_ep0_out_done_en
        description: Interrupt enable of ep0_out_done_int
        bit_size: 1
        bit_offset: 9
        default_value: 0x1
      - name: cr_ep1_cmd_en
        description: Interrupt enable of ep1_cmd_int
        bit_size: 1
        bit_offset: 10
        default_value: 0x1
      - name: cr_ep1_done_en
        description: Interrupt enable of ep1_done_int
        bit_size: 1
        bit_offset: 11
        default_value: 0x1
      - name: cr_ep2_cmd_en
        description: Interrupt enable of ep2_cmd_int
        bit_size: 1
        bit_offset: 12
        default_value: 0x1
      - name: cr_ep2_done_en
        description: Interrupt enable of ep2_done_int
        bit_size: 1
        bit_offset: 13
        default_value: 0x1
      - name: cr_ep3_cmd_en
        description: Interrupt enable of ep3_cmd_int
        bit_size: 1
        bit_offset: 14
        default_value: 0x1
      - name: cr_ep3_done_en
        description: Interrupt enable of ep3_done_int
        bit_size: 1
        bit_offset: 15
        default_value: 0x1
      - name: cr_ep4_cmd_en
        description: Interrupt enable of ep4_cmd_int
        bit_size: 1
        bit_offset: 16
        default_value: 0x1
      - name: cr_ep4_done_en
        description: Interrupt enable of ep4_done_int
        bit_size: 1
        bit_offset: 17
        default_value: 0x1
      - name: cr_ep5_cmd_en
        description: Interrupt enable of ep5_cmd_int
        bit_size: 1
        bit_offset: 18
        default_value: 0x1
      - name: cr_ep5_done_en
        description: Interrupt enable of ep5_done_int
        bit_size: 1
        bit_offset: 19
        default_value: 0x1
      - name: cr_ep6_cmd_en
        description: Interrupt enable of ep6_cmd_int
        bit_size: 1
        bit_offset: 20
        default_value: 0x1
      - name: cr_ep6_done_en
        description: Interrupt enable of ep6_done_int
        bit_size: 1
        bit_offset: 21
        default_value: 0x1
      - name: cr_ep7_cmd_en
        description: Interrupt enable of ep7_cmd_int
        bit_size: 1
        bit_offset: 22
        default_value: 0x1
      - name: cr_ep7_done_en
        description: Interrupt enable of ep7_done_int
        bit_size: 1
        bit_offset: 23
        default_value: 0x1
      - name: rsvd_26_24
        description: ""
        bit_size: 3
        bit_offset: 24
        default_value: 0x0
      - name: cr_usb_rend_en
        description: Interrupt enable of usb_rend_int
        bit_size: 1
        bit_offset: 27
        default_value: 0x0
      - name: cr_lpm_wkup_en
        description: Interrupt enable of lpm_wkup_int
        bit_size: 1
        bit_offset: 28
        default_value: 0x0
      - name: cr_lpm_pkt_en
        description: Interrupt enable of lpm_pkt_int
        bit_size: 1
        bit_offset: 29
        default_value: 0x0
      - name: cr_sof_3ms_en
        description: Interrupt enable of sof_3ms_int
        bit_size: 1
        bit_offset: 30
        default_value: 0x0
      - name: cr_usb_err_en
        description: Interrupt enable of usb_err_int
        bit_size: 1
        bit_offset: 31
        default_value: 0x1
  - name: usb_int_sts
    description: ""
    fields:
      - name: sof_int
        description: SOF is received
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: usb_reset_int
        description: USB reset is triggered
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: vbus_tgl_int
        description: VBUS detection is toggled, check 0x1FC[31] for vbus_detect status
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
      - name: get_dct_cmd_int
        description: GET_DESCRIPTOR command is received
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: ep0_setup_cmd_int
        description: EP0 SETUP command is received
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: ep0_setup_done_int
        description: EP0 SETUP command is finished
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: ep0_in_cmd_int
        description: EP0 IN command is received
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: ep0_in_done_int
        description: EP0 IN command is finished
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
      - name: ep0_out_cmd_int
        description: EP0 OUT command is received
        bit_size: 1
        bit_offset: 8
        default_value: 0x0
      - name: ep0_out_done_int
        description: EP0 OUT command is finished
        bit_size: 1
        bit_offset: 9
        default_value: 0x0
      - name: ep1_cmd_int
        description: EP1 IN or OUT command is received
        bit_size: 1
        bit_offset: 10
        default_value: 0x0
      - name: ep1_done_int
        description: EP1 IN or OUT command is finished
        bit_size: 1
        bit_offset: 11
        default_value: 0x0
      - name: ep2_cmd_int
        description: EP2 IN or OUT command is received
        bit_size: 1
        bit_offset: 12
        default_value: 0x0
      - name: ep2_done_int
        description: EP2 IN or OUT command is finished
        bit_size: 1
        bit_offset: 13
        default_value: 0x0
      - name: ep3_cmd_int
        description: EP3 IN or OUT command is received
        bit_size: 1
        bit_offset: 14
        default_value: 0x0
      - name: ep3_done_int
        description: EP3 IN or OUT command is finished
        bit_size: 1
        bit_offset: 15
        default_value: 0x0
      - name: ep4_cmd_int
        description: EP4 IN or OUT command is received
        bit_size: 1
        bit_offset: 16
        default_value: 0x0
      - name: ep4_done_int
        description: EP4 IN or OUT command is finished
        bit_size: 1
        bit_offset: 17
        default_value: 0x0
      - name: ep5_cmd_int
        description: EP5 IN or OUT command is received
        bit_size: 1
        bit_offset: 18
        default_value: 0x0
      - name: ep5_done_int
        description: EP5 IN or OUT command is finished
        bit_size: 1
        bit_offset: 19
        default_value: 0x0
      - name: ep6_cmd_int
        description: EP6 IN or OUT command is received
        bit_size: 1
        bit_offset: 20
        default_value: 0x0
      - name: ep6_done_int
        description: EP6 IN or OUT command is finished
        bit_size: 1
        bit_offset: 21
        default_value: 0x0
      - name: ep7_cmd_int
        description: EP7 IN or OUT command is received
        bit_size: 1
        bit_offset: 22
        default_value: 0x0
      - name: ep7_done_int
        description: EP7 IN or OUT command is finished
        bit_size: 1
        bit_offset: 23
        default_value: 0x0
      - name: rsvd_26_24
        description: ""
        bit_size: 3
        bit_offset: 24
        default_value: 0x0
      - name: usb_rend_int
        description: USB reset de-assert is triggered
        bit_size: 1
        bit_offset: 27
        default_value: 0x0
      - name: lpm_wkup_int
        description: LPM resume (wakeup) signal is received
        bit_size: 1
        bit_offset: 28
        default_value: 0x0
      - name: lpm_pkt_int
        description: LPM packet is received
        bit_size: 1
        bit_offset: 29
        default_value: 0x0
      - name: sof_3ms_int
        description: SOF is absent for 3 ms
        bit_size: 1
        bit_offset: 30
        default_value: 0x0
      - name: usb_err_int
        description: USB error occurs, check usb_error for detailed error type
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
  - name: usb_int_mask
    description: ""
    fields:
      - name: cr_sof_mask
        description: Interrupt mask of sof_int
        bit_size: 1
        bit_offset: 0
        default_value: 0x1
      - name: cr_usb_reset_mask
        description: Interrupt mask of usb_reset_int
        bit_size: 1
        bit_offset: 1
        default_value: 0x1
      - name: cr_vbus_tgl_mask
        description: Interrupt mask of vbus_tgl_int
        bit_size: 1
        bit_offset: 2
        default_value: 0x1
      - name: cr_get_dct_cmd_mask
        description: Interrupt mask of get_dct_cmd_int
        bit_size: 1
        bit_offset: 3
        default_value: 0x1
      - name: cr_ep0_setup_cmd_mask
        description: Interrupt mask of ep0_setup_cmd_int
        bit_size: 1
        bit_offset: 4
        default_value: 0x1
      - name: cr_ep0_setup_done_mask
        description: Interrupt mask of ep0_setup_done_int
        bit_size: 1
        bit_offset: 5
        default_value: 0x1
      - name: cr_ep0_in_cmd_mask
        description: Interrupt mask of ep0_in_cmd_int
        bit_size: 1
        bit_offset: 6
        default_value: 0x1
      - name: cr_ep0_in_done_mask
        description: Interrupt mask of ep0_in_done_int
        bit_size: 1
        bit_offset: 7
        default_value: 0x1
      - name: cr_ep0_out_cmd_mask
        description: Interrupt mask of ep0_out_cmd_int
        bit_size: 1
        bit_offset: 8
        default_value: 0x1
      - name: cr_ep0_out_done_mask
        description: Interrupt mask of ep0_out_done_int
        bit_size: 1
        bit_offset: 9
        default_value: 0x1
      - name: cr_ep1_cmd_mask
        description: Interrupt mask of ep1_cmd_int
        bit_size: 1
        bit_offset: 10
        default_value: 0x1
      - name: cr_ep1_done_mask
        description: Interrupt mask of ep1_done_int
        bit_size: 1
        bit_offset: 11
        default_value: 0x1
      - name: cr_ep2_cmd_mask
        description: Interrupt mask of ep2_cmd_int
        bit_size: 1
        bit_offset: 12
        default_value: 0x1
      - name: cr_ep2_done_mask
        description: Interrupt mask of ep2_done_int
        bit_size: 1
        bit_offset: 13
        default_value: 0x1
      - name: cr_ep3_cmd_mask
        description: Interrupt mask of ep3_cmd_int
        bit_size: 1
        bit_offset: 14
        default_value: 0x1
      - name: cr_ep3_done_mask
        description: Interrupt mask of ep3_done_int
        bit_size: 1
        bit_offset: 15
        default_value: 0x1
      - name: cr_ep4_cmd_mask
        description: Interrupt mask of ep4_cmd_int
        bit_size: 1
        bit_offset: 16
        default_value: 0x1
      - name: cr_ep4_done_mask
        description: Interrupt mask of ep4_done_int
        bit_size: 1
        bit_offset: 17
        default_value: 0x1
      - name: cr_ep5_cmd_mask
        description: Interrupt mask of ep5_cmd_int
        bit_size: 1
        bit_offset: 18
        default_value: 0x1
      - name: cr_ep5_done_mask
        description: Interrupt mask of ep5_done_int
        bit_size: 1
        bit_offset: 19
        default_value: 0x1
      - name: cr_ep6_cmd_mask
        description: Interrupt mask of ep6_cmd_int
        bit_size: 1
        bit_offset: 20
        default_value: 0x1
      - name: cr_ep6_done_mask
        description: Interrupt mask of ep6_done_int
        bit_size: 1
        bit_offset: 21
        default_value: 0x1
      - name: cr_ep7_cmd_mask
        description: Interrupt mask of ep7_cmd_int
        bit_size: 1
        bit_offset: 22
        default_value: 0x1
      - name: cr_ep7_done_mask
        description: Interrupt mask of ep7_done_int
        bit_size: 1
        bit_offset: 23
        default_value: 0x1
      - name: rsvd_26_24
        description: ""
        bit_size: 3
        bit_offset: 24
        default_value: 0x0
      - name: cr_usb_rend_mask
        description: Interrupt mask of usb_rend_int
        bit_size: 1
        bit_offset: 27
        default_value: 0x1
      - name: cr_lpm_wkup_mask
        description: Interrupt mask of lpm_wkup_int
        bit_size: 1
        bit_offset: 28
        default_value: 0x1
      - name: cr_lpm_pkt_mask
        description: Interrupt mask of lpm_pkt_int
        bit_size: 1
        bit_offset: 29
        default_value: 0x1
      - name: cr_sof_3ms_mask
        description: Interrupt mask of sof_3ms_int
        bit_size: 1
        bit_offset: 30
        default_value: 0x1
      - name: cr_usb_err_mask
        description: Interrupt mask of usb_err_int
        bit_size: 1
        bit_offset: 31
        default_value: 0x1
  - name: usb_int_clear
    description: ""
    fields:
      - name: cr_sof_clr
        description: Interrupt clear of sof_int
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: cr_usb_reset_clr
        description: Interrupt clear of usb_reset_int
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: cr_vbus_tgl_clr
        description: Interrupt clear of vbus_tgl_int
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
      - name: cr_get_dct_cmd_clr
        description: Interrupt clear of get_dct_cmd_int
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: cr_ep0_setup_cmd_clr
        description: Interrupt clear of ep0_setup_cmd_int
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: cr_ep0_setup_done_clr
        description: Interrupt clear of ep0_setup_done_int
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: cr_ep0_in_cmd_clr
        description: Interrupt clear of ep0_in_cmd_int
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: cr_ep0_in_done_clr
        description: Interrupt clear of ep0_in_done_int
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
      - name: cr_ep0_out_cmd_clr
        description: Interrupt clear of ep0_out_cmd_int
        bit_size: 1
        bit_offset: 8
        default_value: 0x0
      - name: cr_ep0_out_done_clr
        description: Interrupt clear of ep0_out_done_int
        bit_size: 1
        bit_offset: 9
        default_value: 0x0
      - name: cr_ep1_cmd_clr
        description: Interrupt clear of ep1_cmd_int
        bit_size: 1
        bit_offset: 10
        default_value: 0x0
      - name: cr_ep1_done_clr
        description: Interrupt clear of ep1_done_int
        bit_size: 1
        bit_offset: 11
        default_value: 0x0
      - name: cr_ep2_cmd_clr
        description: Interrupt clear of ep2_cmd_int
        bit_size: 1
        bit_offset: 12
        default_value: 0x0
      - name: cr_ep2_done_clr
        description: Interrupt clear of ep2_done_int
        bit_size: 1
        bit_offset: 13
        default_value: 0x0
      - name: cr_ep3_cmd_clr
        description: Interrupt clear of ep3_cmd_int
        bit_size: 1
        bit_offset: 14
        default_value: 0x0
      - name: cr_ep3_done_clr
        description: Interrupt clear of ep3_done_int
        bit_size: 1
        bit_offset: 15
        default_value: 0x0
      - name: cr_ep4_cmd_clr
        description: Interrupt clear of ep4_cmd_int
        bit_size: 1
        bit_offset: 16
        default_value: 0x0
      - name: cr_ep4_done_clr
        description: Interrupt clear of ep4_done_int
        bit_size: 1
        bit_offset: 17
        default_value: 0x0
      - name: cr_ep5_cmd_clr
        description: Interrupt clear of ep5_cmd_int
        bit_size: 1
        bit_offset: 18
        default_value: 0x0
      - name: cr_ep5_done_clr
        description: Interrupt clear of ep5_done_int
        bit_size: 1
        bit_offset: 19
        default_value: 0x0
      - name: cr_ep6_cmd_clr
        description: Interrupt clear of ep6_cmd_int
        bit_size: 1
        bit_offset: 20
        default_value: 0x0
      - name: cr_ep6_done_clr
        description: Interrupt clear of ep6_done_int
        bit_size: 1
        bit_offset: 21
        default_value: 0x0
      - name: cr_ep7_cmd_clr
        description: Interrupt clear of ep7_cmd_int
        bit_size: 1
        bit_offset: 22
        default_value: 0x0
      - name: cr_ep7_done_clr
        description: Interrupt clear of ep7_done_int
        bit_size: 1
        bit_offset: 23
        default_value: 0x0
      - name: rsvd_26_24
        description: ""
        bit_size: 3
        bit_offset: 24
        default_value: 0x0
      - name: cr_usb_rend_clr
        description: Interrupt clear of usb_rend_int
        bit_size: 1
        bit_offset: 27
        default_value: 0x0
      - name: cr_lpm_wkup_clr
        description: Interrupt clear of lpm_wkup_int
        bit_size: 1
        bit_offset: 28
        default_value: 0x0
      - name: cr_lpm_pkt_clr
        description: Interrupt clear of lpm_pkt_int
        bit_size: 1
        bit_offset: 29
        default_value: 0x0
      - name: cr_sof_3ms_clr
        description: Interrupt clear of sof_3ms_int
        bit_size: 1
        bit_offset: 30
        default_value: 0x0
      - name: cr_usb_err_clr
        description: Interrupt clear of usb_err_int
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
  - name: ep1_config
    description: ""
    fields:
      - name: cr_ep1_size
        description: Endpoint max packet size
        bit_size: 11
        bit_offset: 0
        default_value: 0x40
      - name: cr_ep1_dir
        description: |-
          Endpoint direction
          2'b00: Disabled
          2'b01: IN
          2'b10: OUT
          2'b11: Reserved
        bit_size: 2
        bit_offset: 11
        default_value: 0x1
      - name: cr_ep1_type
        description: |-
          Endpoint type
          3'b101: CTRL
          3'b010: ISO
          3'b100: BULK
          3'b000: INT
          Others: Reserved
        bit_size: 3
        bit_offset: 13
        default_value: 0x4
      - name: cr_ep1_stall
        description: Endpoint STALL response enable, should not be enabled with NACK at
          the same time
        bit_size: 1
        bit_offset: 16
        default_value: 0x0
      - name: cr_ep1_nack
        description: Endpoint NACK response enable, should not be enabled with STALL at
          the same time
        bit_size: 1
        bit_offset: 17
        default_value: 0x1
      - name: cr_ep1_rdy
        description: Endpoint ready. When Endpoint NACK is enabled, asserting this bit
          will allow one packet to be transferred
        bit_size: 1
        bit_offset: 18
        default_value: 0x0
      - name: sts_ep1_rdy
        description: Endpoint ready status bit. Asserted with ep_rdy, and de-asserted
          when ACK is sent/received.
        bit_size: 1
        bit_offset: 19
        default_value: 0x0
      - name: reserved_20_31
        description: ""
        bit_size: 12
        bit_offset: 20
        default_value: 0x0
  - name: ep2_config
    description: ""
    fields:
      - name: cr_ep2_size
        description: Endpoint max packet size
        bit_size: 11
        bit_offset: 0
        default_value: 0x40
      - name: cr_ep2_dir
        description: |-
          Endpoint direction
          2'b00: Disabled
          2'b01: IN
          2'b10: OUT
          2'b11: Reserved
        bit_size: 2
        bit_offset: 11
        default_value: 0x1
      - name: cr_ep2_type
        description: |-
          Endpoint type
          3'b101: CTRL
          3'b010: ISO
          3'b100: BULK
          3'b000: INT
          Others: Reserved
        bit_size: 3
        bit_offset: 13
        default_value: 0x4
      - name: cr_ep2_stall
        description: Endpoint STALL response enable, should not be enabled with NACK at
          the same time
        bit_size: 1
        bit_offset: 16
        default_value: 0x0
      - name: cr_ep2_nack
        description: Endpoint NACK response enable, should not be enabled with STALL at
          the same time
        bit_size: 1
        bit_offset: 17
        default_value: 0x1
      - name: cr_ep2_rdy
        description: Endpoint ready. When Endpoint NACK is enabled, asserting this bit
          will allow one packet to be transferred
        bit_size: 1
        bit_offset: 18
        default_value: 0x0
      - name: sts_ep2_rdy
        description: Endpoint ready status bit. Asserted with ep_rdy, and de-asserted
          when ACK is sent/received.
        bit_size: 1
        bit_offset: 19
        default_value: 0x0
      - name: reserved_20_31
        description: ""
        bit_size: 12
        bit_offset: 20
        default_value: 0x0
  - name: ep3_config
    description: ""
    fields:
      - name: cr_ep3_size
        description: Endpoint max packet size
        bit_size: 11
        bit_offset: 0
        default_value: 0x40
      - name: cr_ep3_dir
        description: |-
          Endpoint direction
          2'b00: Disabled
          2'b01: IN
          2'b10: OUT
          2'b11: Reserved
        bit_size: 2
        bit_offset: 11
        default_value: 0x1
      - name: cr_ep3_type
        description: |-
          Endpoint type
          3'b101: CTRL
          3'b010: ISO
          3'b100: BULK
          3'b000: INT
          Others: Reserved
        bit_size: 3
        bit_offset: 13
        default_value: 0x4
      - name: cr_ep3_stall
        description: Endpoint STALL response enable, should not be enabled with NACK at
          the same time
        bit_size: 1
        bit_offset: 16
        default_value: 0x0
      - name: cr_ep3_nack
        description: Endpoint NACK response enable, should not be enabled with STALL at
          the same time
        bit_size: 1
        bit_offset: 17
        default_value: 0x1
      - name: cr_ep3_rdy
        description: Endpoint ready. When Endpoint NACK is enabled, asserting this bit
          will allow one packet to be transferred
        bit_size: 1
        bit_offset: 18
        default_value: 0x0
      - name: sts_ep3_rdy
        description: Endpoint ready status bit. Asserted with ep_rdy, and de-asserted
          when ACK is sent/received.
        bit_size: 1
        bit_offset: 19
        default_value: 0x0
      - name: reserved_20_31
        description: ""
        bit_size: 12
        bit_offset: 20
        default_value: 0x0
  - name: ep4_config
    description: ""
    fields:
      - name: cr_ep4_size
        description: Endpoint max packet size
        bit_size: 11
        bit_offset: 0
        default_value: 0x40
      - name: cr_ep4_dir
        description: |-
          Endpoint direction
          2'b00: Disabled
          2'b01: IN
          2'b10: OUT
          2'b11: Reserved
        bit_size: 2
        bit_offset: 11
        default_value: 0x1
      - name: cr_ep4_type
        description: |-
          Endpoint type
          3'b101: CTRL
          3'b010: ISO
          3'b100: BULK
          3'b000: INT
          Others: Reserved
        bit_size: 3
        bit_offset: 13
        default_value: 0x4
      - name: cr_ep4_stall
        description: Endpoint STALL response enable, should not be enabled with NACK at
          the same time
        bit_size: 1
        bit_offset: 16
        default_value: 0x0
      - name: cr_ep4_nack
        description: Endpoint NACK response enable, should not be enabled with STALL at
          the same time
        bit_size: 1
        bit_offset: 17
        default_value: 0x1
      - name: cr_ep4_rdy
        description: Endpoint ready. When Endpoint NACK is enabled, asserting this bit
          will allow one packet to be transferred
        bit_size: 1
        bit_offset: 18
        default_value: 0x0
      - name: sts_ep4_rdy
        description: Endpoint ready status bit. Asserted with ep_rdy, and de-asserted
          when ACK is sent/received.
        bit_size: 1
        bit_offset: 19
        default_value: 0x0
      - name: reserved_20_31
        description: ""
        bit_size: 12
        bit_offset: 20
        default_value: 0x0
  - name: ep5_config
    description: ""
    fields:
      - name: cr_ep5_size
        description: Endpoint max packet size
        bit_size: 11
        bit_offset: 0
        default_value: 0x40
      - name: cr_ep5_dir
        description: |-
          Endpoint direction
          2'b00: Disabled
          2'b01: IN
          2'b10: OUT
          2'b11: Reserved
        bit_size: 2
        bit_offset: 11
        default_value: 0x1
      - name: cr_ep5_type
        description: |-
          Endpoint type
          3'b101: CTRL
          3'b010: ISO
          3'b100: BULK
          3'b000: INT
          Others: Reserved
        bit_size: 3
        bit_offset: 13
        default_value: 0x4
      - name: cr_ep5_stall
        description: Endpoint STALL response enable, should not be enabled with NACK at
          the same time
        bit_size: 1
        bit_offset: 16
        default_value: 0x0
      - name: cr_ep5_nack
        description: Endpoint NACK response enable, should not be enabled with STALL at
          the same time
        bit_size: 1
        bit_offset: 17
        default_value: 0x1
      - name: cr_ep5_rdy
        description: Endpoint ready. When Endpoint NACK is enabled, asserting this bit
          will allow one packet to be transferred
        bit_size: 1
        bit_offset: 18
        default_value: 0x0
      - name: sts_ep5_rdy
        description: Endpoint ready status bit. Asserted with ep_rdy, and de-asserted
          when ACK is sent/received.
        bit_size: 1
        bit_offset: 19
        default_value: 0x0
      - name: reserved_20_31
        description: ""
        bit_size: 12
        bit_offset: 20
        default_value: 0x0
  - name: ep6_config
    description: ""
    fields:
      - name: cr_ep6_size
        description: Endpoint max packet size
        bit_size: 11
        bit_offset: 0
        default_value: 0x40
      - name: cr_ep6_dir
        description: |-
          Endpoint direction
          2'b00: Disabled
          2'b01: IN
          2'b10: OUT
          2'b11: Reserved
        bit_size: 2
        bit_offset: 11
        default_value: 0x1
      - name: cr_ep6_type
        description: |-
          Endpoint type
          3'b101: CTRL
          3'b010: ISO
          3'b100: BULK
          3'b000: INT
          Others: Reserved
        bit_size: 3
        bit_offset: 13
        default_value: 0x4
      - name: cr_ep6_stall
        description: Endpoint STALL response enable, should not be enabled with NACK at
          the same time
        bit_size: 1
        bit_offset: 16
        default_value: 0x0
      - name: cr_ep6_nack
        description: Endpoint NACK response enable, should not be enabled with STALL at
          the same time
        bit_size: 1
        bit_offset: 17
        default_value: 0x1
      - name: cr_ep6_rdy
        description: Endpoint ready. When Endpoint NACK is enabled, asserting this bit
          will allow one packet to be transferred
        bit_size: 1
        bit_offset: 18
        default_value: 0x0
      - name: sts_ep6_rdy
        description: Endpoint ready status bit. Asserted with ep_rdy, and de-asserted
          when ACK is sent/received.
        bit_size: 1
        bit_offset: 19
        default_value: 0x0
      - name: reserved_20_31
        description: ""
        bit_size: 12
        bit_offset: 20
        default_value: 0x0
  - name: ep7_config
    description: ""
    fields:
      - name: cr_ep7_size
        description: Endpoint max packet size
        bit_size: 11
        bit_offset: 0
        default_value: 0x40
      - name: cr_ep7_dir
        description: |-
          Endpoint direction
          2'b00: Disabled
          2'b01: IN
          2'b10: OUT
          2'b11: Reserved
        bit_size: 2
        bit_offset: 11
        default_value: 0x1
      - name: cr_ep7_type
        description: |-
          Endpoint type
          3'b101: CTRL
          3'b010: ISO
          3'b100: BULK
          3'b000: INT
          Others: Reserved
        bit_size: 3
        bit_offset: 13
        default_value: 0x4
      - name: cr_ep7_stall
        description: Endpoint STALL response enable, should not be enabled with NACK at
          the same time
        bit_size: 1
        bit_offset: 16
        default_value: 0x0
      - name: cr_ep7_nack
        description: Endpoint NACK response enable, should not be enabled with STALL at
          the same time
        bit_size: 1
        bit_offset: 17
        default_value: 0x1
      - name: cr_ep7_rdy
        description: Endpoint ready. When Endpoint NACK is enabled, asserting this bit
          will allow one packet to be transferred
        bit_size: 1
        bit_offset: 18
        default_value: 0x0
      - name: sts_ep7_rdy
        description: Endpoint ready status bit. Asserted with ep_rdy, and de-asserted
          when ACK is sent/received.
        bit_size: 1
        bit_offset: 19
        default_value: 0x0
      - name: reserved_20_31
        description: ""
        bit_size: 12
        bit_offset: 20
        default_value: 0x0
  - name: ep0_fifo_config
    description: ""
    fields:
      - name: ep0_dma_tx_en
        description: Enable signal of dma_tx_req/ack interface
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: ep0_dma_rx_en
        description: Enable signal of dma_rx_req/ack interface
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: ep0_tx_fifo_clr
        description: Clear signal of TX FIFO
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
      - name: ep0_rx_fifo_clr
        description: Clear signal of RX FIFO
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: ep0_tx_fifo_overflow
        description: Overflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: ep0_tx_fifo_underflow
        description: Underflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: ep0_rx_fifo_overflow
        description: Overflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: ep0_rx_fifo_underflow
        description: Underflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep0_fifo_status
    description: ""
    fields:
      - name: ep0_tx_fifo_cnt
        description: TX FIFO available count
        bit_size: 7
        bit_offset: 0
        default_value: 0x40
      - name: reserved_7_13
        description: ""
        bit_size: 7
        bit_offset: 7
        default_value: 0x0
      - name: ep0_tx_fifo_empty
        description: TX FIFO empty flag
        bit_size: 1
        bit_offset: 14
        default_value: 0x1
      - name: ep0_tx_fifo_full
        description: TX FIFO full flag
        bit_size: 1
        bit_offset: 15
        default_value: 0x0
      - name: ep0_rx_fifo_cnt
        description: RX FIFO available count
        bit_size: 7
        bit_offset: 16
        default_value: 0x0
      - name: reserved_23_29
        description: ""
        bit_size: 7
        bit_offset: 23
        default_value: 0x0
      - name: ep0_rx_fifo_empty
        description: RX FIFO empty flag
        bit_size: 1
        bit_offset: 30
        default_value: 0x1
      - name: ep0_rx_fifo_full
        description: RX FIFO full flag
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
  - name: ep0_tx_fifo_wdata
    description: ""
    fields:
      - name: ep0_tx_fifo_wdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep0_rx_fifo_rdata
    description: ""
    fields:
      - name: ep0_rx_fifo_rdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep1_fifo_config
    description: ""
    fields:
      - name: ep1_dma_tx_en
        description: Enable signal of dma_tx_req/ack interface
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: ep1_dma_rx_en
        description: Enable signal of dma_rx_req/ack interface
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: ep1_tx_fifo_clr
        description: Clear signal of TX FIFO
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
      - name: ep1_rx_fifo_clr
        description: Clear signal of RX FIFO
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: ep1_tx_fifo_overflow
        description: Overflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: ep1_tx_fifo_underflow
        description: Underflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: ep1_rx_fifo_overflow
        description: Overflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: ep1_rx_fifo_underflow
        description: Underflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep1_fifo_status
    description: ""
    fields:
      - name: ep1_tx_fifo_cnt
        description: TX FIFO available count
        bit_size: 7
        bit_offset: 0
        default_value: 0x40
      - name: reserved_7_13
        description: ""
        bit_size: 7
        bit_offset: 7
        default_value: 0x0
      - name: ep1_tx_fifo_empty
        description: TX FIFO empty flag
        bit_size: 1
        bit_offset: 14
        default_value: 0x1
      - name: ep1_tx_fifo_full
        description: TX FIFO full flag
        bit_size: 1
        bit_offset: 15
        default_value: 0x0
      - name: ep1_rx_fifo_cnt
        description: RX FIFO available count
        bit_size: 7
        bit_offset: 16
        default_value: 0x0
      - name: reserved_23_29
        description: ""
        bit_size: 7
        bit_offset: 23
        default_value: 0x0
      - name: ep1_rx_fifo_empty
        description: RX FIFO empty flag
        bit_size: 1
        bit_offset: 30
        default_value: 0x1
      - name: ep1_rx_fifo_full
        description: RX FIFO full flag
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
  - name: ep1_tx_fifo_wdata
    description: ""
    fields:
      - name: ep1_tx_fifo_wdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep1_rx_fifo_rdata
    description: ""
    fields:
      - name: ep1_rx_fifo_rdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep2_fifo_config
    description: ""
    fields:
      - name: ep2_dma_tx_en
        description: Enable signal of dma_tx_req/ack interface
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: ep2_dma_rx_en
        description: Enable signal of dma_rx_req/ack interface
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: ep2_tx_fifo_clr
        description: Clear signal of TX FIFO
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
      - name: ep2_rx_fifo_clr
        description: Clear signal of RX FIFO
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: ep2_tx_fifo_overflow
        description: Overflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: ep2_tx_fifo_underflow
        description: Underflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: ep2_rx_fifo_overflow
        description: Overflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: ep2_rx_fifo_underflow
        description: Underflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep2_fifo_status
    description: ""
    fields:
      - name: ep2_tx_fifo_cnt
        description: TX FIFO available count
        bit_size: 7
        bit_offset: 0
        default_value: 0x40
      - name: reserved_7_13
        description: ""
        bit_size: 7
        bit_offset: 7
        default_value: 0x0
      - name: ep2_tx_fifo_empty
        description: TX FIFO empty flag
        bit_size: 1
        bit_offset: 14
        default_value: 0x1
      - name: ep2_tx_fifo_full
        description: TX FIFO full flag
        bit_size: 1
        bit_offset: 15
        default_value: 0x0
      - name: ep2_rx_fifo_cnt
        description: RX FIFO available count
        bit_size: 7
        bit_offset: 16
        default_value: 0x0
      - name: reserved_23_29
        description: ""
        bit_size: 7
        bit_offset: 23
        default_value: 0x0
      - name: ep2_rx_fifo_empty
        description: RX FIFO empty flag
        bit_size: 1
        bit_offset: 30
        default_value: 0x1
      - name: ep2_rx_fifo_full
        description: RX FIFO full flag
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
  - name: ep2_tx_fifo_wdata
    description: ""
    fields:
      - name: ep2_tx_fifo_wdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep2_rx_fifo_rdata
    description: ""
    fields:
      - name: ep2_rx_fifo_rdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep3_fifo_config
    description: ""
    fields:
      - name: ep3_dma_tx_en
        description: Enable signal of dma_tx_req/ack interface
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: ep3_dma_rx_en
        description: Enable signal of dma_rx_req/ack interface
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: ep3_tx_fifo_clr
        description: Clear signal of TX FIFO
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
      - name: ep3_rx_fifo_clr
        description: Clear signal of RX FIFO
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: ep3_tx_fifo_overflow
        description: Overflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: ep3_tx_fifo_underflow
        description: Underflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: ep3_rx_fifo_overflow
        description: Overflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: ep3_rx_fifo_underflow
        description: Underflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep3_fifo_status
    description: ""
    fields:
      - name: ep3_tx_fifo_cnt
        description: TX FIFO available count
        bit_size: 7
        bit_offset: 0
        default_value: 0x40
      - name: reserved_7_13
        description: ""
        bit_size: 7
        bit_offset: 7
        default_value: 0x0
      - name: ep3_tx_fifo_empty
        description: TX FIFO empty flag
        bit_size: 1
        bit_offset: 14
        default_value: 0x1
      - name: ep3_tx_fifo_full
        description: TX FIFO full flag
        bit_size: 1
        bit_offset: 15
        default_value: 0x0
      - name: ep3_rx_fifo_cnt
        description: RX FIFO available count
        bit_size: 7
        bit_offset: 16
        default_value: 0x0
      - name: reserved_23_29
        description: ""
        bit_size: 7
        bit_offset: 23
        default_value: 0x0
      - name: ep3_rx_fifo_empty
        description: RX FIFO empty flag
        bit_size: 1
        bit_offset: 30
        default_value: 0x1
      - name: ep3_rx_fifo_full
        description: RX FIFO full flag
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
  - name: ep3_tx_fifo_wdata
    description: ""
    fields:
      - name: ep3_tx_fifo_wdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep3_rx_fifo_rdata
    description: ""
    fields:
      - name: ep3_rx_fifo_rdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep4_fifo_config
    description: ""
    fields:
      - name: ep4_dma_tx_en
        description: Enable signal of dma_tx_req/ack interface
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: ep4_dma_rx_en
        description: Enable signal of dma_rx_req/ack interface
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: ep4_tx_fifo_clr
        description: Clear signal of TX FIFO
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
      - name: ep4_rx_fifo_clr
        description: Clear signal of RX FIFO
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: ep4_tx_fifo_overflow
        description: Overflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: ep4_tx_fifo_underflow
        description: Underflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: ep4_rx_fifo_overflow
        description: Overflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: ep4_rx_fifo_underflow
        description: Underflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep4_fifo_status
    description: ""
    fields:
      - name: ep4_tx_fifo_cnt
        description: TX FIFO available count
        bit_size: 7
        bit_offset: 0
        default_value: 0x40
      - name: reserved_7_13
        description: ""
        bit_size: 7
        bit_offset: 7
        default_value: 0x0
      - name: ep4_tx_fifo_empty
        description: TX FIFO empty flag
        bit_size: 1
        bit_offset: 14
        default_value: 0x1
      - name: ep4_tx_fifo_full
        description: TX FIFO full flag
        bit_size: 1
        bit_offset: 15
        default_value: 0x0
      - name: ep4_rx_fifo_cnt
        description: RX FIFO available count
        bit_size: 7
        bit_offset: 16
        default_value: 0x0
      - name: reserved_23_29
        description: ""
        bit_size: 7
        bit_offset: 23
        default_value: 0x0
      - name: ep4_rx_fifo_empty
        description: RX FIFO empty flag
        bit_size: 1
        bit_offset: 30
        default_value: 0x1
      - name: ep4_rx_fifo_full
        description: RX FIFO full flag
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
  - name: ep4_tx_fifo_wdata
    description: ""
    fields:
      - name: ep4_tx_fifo_wdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep4_rx_fifo_rdata
    description: ""
    fields:
      - name: ep4_rx_fifo_rdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep5_fifo_config
    description: ""
    fields:
      - name: ep5_dma_tx_en
        description: Enable signal of dma_tx_req/ack interface
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: ep5_dma_rx_en
        description: Enable signal of dma_rx_req/ack interface
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: ep5_tx_fifo_clr
        description: Clear signal of TX FIFO
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
      - name: ep5_rx_fifo_clr
        description: Clear signal of RX FIFO
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: ep5_tx_fifo_overflow
        description: Overflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: ep5_tx_fifo_underflow
        description: Underflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: ep5_rx_fifo_overflow
        description: Overflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: ep5_rx_fifo_underflow
        description: Underflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep5_fifo_status
    description: ""
    fields:
      - name: ep5_tx_fifo_cnt
        description: TX FIFO available count
        bit_size: 7
        bit_offset: 0
        default_value: 0x40
      - name: reserved_7_13
        description: ""
        bit_size: 7
        bit_offset: 7
        default_value: 0x0
      - name: ep5_tx_fifo_empty
        description: TX FIFO empty flag
        bit_size: 1
        bit_offset: 14
        default_value: 0x1
      - name: ep5_tx_fifo_full
        description: TX FIFO full flag
        bit_size: 1
        bit_offset: 15
        default_value: 0x0
      - name: ep5_rx_fifo_cnt
        description: RX FIFO available count
        bit_size: 7
        bit_offset: 16
        default_value: 0x0
      - name: reserved_23_29
        description: ""
        bit_size: 7
        bit_offset: 23
        default_value: 0x0
      - name: ep5_rx_fifo_empty
        description: RX FIFO empty flag
        bit_size: 1
        bit_offset: 30
        default_value: 0x1
      - name: ep5_rx_fifo_full
        description: RX FIFO full flag
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
  - name: ep5_tx_fifo_wdata
    description: ""
    fields:
      - name: ep5_tx_fifo_wdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep5_rx_fifo_rdata
    description: ""
    fields:
      - name: ep5_rx_fifo_rdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep6_fifo_config
    description: ""
    fields:
      - name: ep6_dma_tx_en
        description: Enable signal of dma_tx_req/ack interface
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: ep6_dma_rx_en
        description: Enable signal of dma_rx_req/ack interface
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: ep6_tx_fifo_clr
        description: Clear signal of TX FIFO
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
      - name: ep6_rx_fifo_clr
        description: Clear signal of RX FIFO
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: ep6_tx_fifo_overflow
        description: Overflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: ep6_tx_fifo_underflow
        description: Underflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: ep6_rx_fifo_overflow
        description: Overflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: ep6_rx_fifo_underflow
        description: Underflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep6_fifo_status
    description: ""
    fields:
      - name: ep6_tx_fifo_cnt
        description: TX FIFO available count
        bit_size: 7
        bit_offset: 0
        default_value: 0x40
      - name: reserved_7_13
        description: ""
        bit_size: 7
        bit_offset: 7
        default_value: 0x0
      - name: ep6_tx_fifo_empty
        description: TX FIFO empty flag
        bit_size: 1
        bit_offset: 14
        default_value: 0x1
      - name: ep6_tx_fifo_full
        description: TX FIFO full flag
        bit_size: 1
        bit_offset: 15
        default_value: 0x0
      - name: ep6_rx_fifo_cnt
        description: RX FIFO available count
        bit_size: 7
        bit_offset: 16
        default_value: 0x0
      - name: reserved_23_29
        description: ""
        bit_size: 7
        bit_offset: 23
        default_value: 0x0
      - name: ep6_rx_fifo_empty
        description: RX FIFO empty flag
        bit_size: 1
        bit_offset: 30
        default_value: 0x1
      - name: ep6_rx_fifo_full
        description: RX FIFO full flag
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
  - name: ep6_tx_fifo_wdata
    description: ""
    fields:
      - name: ep6_tx_fifo_wdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep6_rx_fifo_rdata
    description: ""
    fields:
      - name: ep6_rx_fifo_rdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep7_fifo_config
    description: ""
    fields:
      - name: ep7_dma_tx_en
        description: Enable signal of dma_tx_req/ack interface
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: ep7_dma_rx_en
        description: Enable signal of dma_rx_req/ack interface
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: ep7_tx_fifo_clr
        description: Clear signal of TX FIFO
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
      - name: ep7_rx_fifo_clr
        description: Clear signal of RX FIFO
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: ep7_tx_fifo_overflow
        description: Overflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: ep7_tx_fifo_underflow
        description: Underflow flag of TX FIFO, can be cleared by tx_fifo_clr
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: ep7_rx_fifo_overflow
        description: Overflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: ep7_rx_fifo_underflow
        description: Underflow flag of RX FIFO, can be cleared by rx_fifo_clr
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep7_fifo_status
    description: ""
    fields:
      - name: ep7_tx_fifo_cnt
        description: TX FIFO available count
        bit_size: 7
        bit_offset: 0
        default_value: 0x40
      - name: reserved_7_13
        description: ""
        bit_size: 7
        bit_offset: 7
        default_value: 0x0
      - name: ep7_tx_fifo_empty
        description: TX FIFO empty flag
        bit_size: 1
        bit_offset: 14
        default_value: 0x1
      - name: ep7_tx_fifo_full
        description: TX FIFO full flag
        bit_size: 1
        bit_offset: 15
        default_value: 0x0
      - name: ep7_rx_fifo_cnt
        description: RX FIFO available count
        bit_size: 7
        bit_offset: 16
        default_value: 0x0
      - name: reserved_23_29
        description: ""
        bit_size: 7
        bit_offset: 23
        default_value: 0x0
      - name: ep7_rx_fifo_empty
        description: RX FIFO empty flag
        bit_size: 1
        bit_offset: 30
        default_value: 0x1
      - name: ep7_rx_fifo_full
        description: RX FIFO full flag
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
  - name: ep7_tx_fifo_wdata
    description: ""
    fields:
      - name: ep7_tx_fifo_wdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: ep7_rx_fifo_rdata
    description: ""
    fields:
      - name: ep7_rx_fifo_rdata
        description: ""
        bit_size: 8
        bit_offset: 0
        default_value: 0x0
      - name: reserved_8_31
        description: ""
        bit_size: 24
        bit_offset: 8
        default_value: 0x0
  - name: rsvd_0
    description: ""
    fields:
      - name: rsvd_0
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: rsvd_1
    description: ""
    fields:
      - name: rsvd_1
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: xcvr_if_config
    description: ""
    fields:
      - name: cr_xcvr_force_tx_en
        description: |-
          Enable signal of transceiver TX signals force mode
          1'b0: tx_oe/dp/dn is controlled by HW
          1'b1: tx_oe/dp/dn is controlled by CR (cr_xcvr_force_tx_oe/dp/dn)
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: cr_xcvr_force_tx_oe
        description: Transceiver TX signals force mode value
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: cr_xcvr_force_tx_dp
        description: Transceiver TX signals force mode value
        bit_size: 1
        bit_offset: 2
        default_value: 0x1
      - name: cr_xcvr_force_tx_dn
        description: Transceiver TX signals force mode value
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: cr_xcvr_force_rx_en
        description: |-
          Enable signal of transceiver RX signals force mode
          1'b0: rx_d/dp/dn is from Transceiver
          1'b1: tx_d/dp/dn is controlled by CR (cr_xcvr_force_rx_d/dp/dn)
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: cr_xcvr_force_rx_d
        description: Transceiver RX signals force mode value
        bit_size: 1
        bit_offset: 5
        default_value: 0x1
      - name: cr_xcvr_force_rx_dp
        description: Transceiver RX signals force mode value
        bit_size: 1
        bit_offset: 6
        default_value: 0x1
      - name: cr_xcvr_force_rx_dn
        description: Transceiver RX signals force mode value
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
      - name: cr_xcvr_om_rx_sel
        description: |-
          Select signal of transceiver RX signals in output mode (tx_oe# = 0)
          1'b0: rx_d/dp/dn is directly from transceiver
          1'b1: rx_d/dp/dn is controlled by CR (cr_xcvr_om_rx_d/dp/dn)
        bit_size: 1
        bit_offset: 8
        default_value: 0x0
      - name: cr_xcvr_om_rx_d
        description: Transceiver RX signals output mode CR value
        bit_size: 1
        bit_offset: 9
        default_value: 0x1
      - name: cr_xcvr_om_rx_dp
        description: Transceiver RX signals output mode CR value
        bit_size: 1
        bit_offset: 10
        default_value: 0x1
      - name: cr_xcvr_om_rx_dn
        description: Transceiver RX signals output mode CR value
        bit_size: 1
        bit_offset: 11
        default_value: 0x0
      - name: reserved_12_30
        description: ""
        bit_size: 19
        bit_offset: 12
        default_value: 0x0
      - name: sts_vbus_det
        description: Transceiver VBUS detection status
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
