{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 20:20:56 2017 " "Info: Processing started: Sun Dec 03 20:20:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8lab -c 8lab --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8lab -c 8lab --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 96 552 608 112 "clock" "" } { 160 1136 1169 176 "clock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] register PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\] 296.82 MHz 3.369 ns Internal " "Info: Clock \"clock\" has Internal fmax of 296.82 MHz between source register \"lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" and destination register \"PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 3.369 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.180 ns + Longest register register " "Info: + Longest register to register delay is 3.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 1 REG LCFF_X34_Y15_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y15_N11; Fanout = 2; REG Node = 'lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.225 ns) 0.529 ns lpm_or0:inst2\|lpm_or:lpm_or_component\|or_node\[0\]\[1\] 2 COMB LCCOMB_X34_Y15_N16 20 " "Info: 2: + IC(0.304 ns) + CELL(0.225 ns) = 0.529 ns; Loc. = LCCOMB_X34_Y15_N16; Fanout = 20; COMB Node = 'lpm_or0:inst2\|lpm_or:lpm_or_component\|or_node\[0\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] lpm_or0:inst2|lpm_or:lpm_or_component|or_node[0][1] } "NODE_NAME" } } { "lpm_or.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.366 ns) 1.593 ns PHT:inst3\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode51w\[3\]~0 3 COMB LCCOMB_X34_Y14_N14 1 " "Info: 3: + IC(0.698 ns) + CELL(0.366 ns) = 1.593 ns; Loc. = LCCOMB_X34_Y14_N14; Fanout = 1; COMB Node = 'PHT:inst3\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode51w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { lpm_or0:inst2|lpm_or:lpm_or_component|or_node[0][1] PHT:inst3|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "D:/SIFO/8lab/db/decode_e9f.tdf" 45 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.746 ns) 3.180 ns PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X34_Y20_N1 1 " "Info: 4: + IC(0.841 ns) + CELL(0.746 ns) = 3.180 ns; Loc. = LCFF_X34_Y20_N1; Fanout = 1; REG Node = 'PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { PHT:inst3|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0 PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.337 ns ( 42.04 % ) " "Info: Total cell delay = 1.337 ns ( 42.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.843 ns ( 57.96 % ) " "Info: Total interconnect delay = 1.843 ns ( 57.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.180 ns" { lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] lpm_or0:inst2|lpm_or:lpm_or_component|or_node[0][1] PHT:inst3|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0 PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.180 ns" { lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} lpm_or0:inst2|lpm_or:lpm_or_component|or_node[0][1] {} PHT:inst3|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0 {} PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.304ns 0.698ns 0.841ns } { 0.000ns 0.225ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 96 552 608 112 "clock" "" } { 160 1136 1169 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 96 552 608 112 "clock" "" } { 160 1136 1169 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y20_N1 1 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X34_Y20_N1; Fanout = 1; REG Node = 'PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.487 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 96 552 608 112 "clock" "" } { 160 1136 1169 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 96 552 608 112 "clock" "" } { 160 1136 1169 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X34_Y15_N11 2 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X34_Y15_N11; Fanout = 2; REG Node = 'lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.180 ns" { lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] lpm_or0:inst2|lpm_or:lpm_or_component|or_node[0][1] PHT:inst3|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0 PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.180 ns" { lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} lpm_or0:inst2|lpm_or:lpm_or_component|or_node[0][1] {} PHT:inst3|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0 {} PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.304ns 0.698ns 0.841ns } { 0.000ns 0.225ns 0.366ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\] result clock 3.508 ns register " "Info: tsu for register \"PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"result\", clock pin = \"clock\") is 3.508 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.900 ns + Longest pin register " "Info: + Longest pin to register delay is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns result 1 PIN PIN_L8 18 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 18; PIN Node = 'result'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { result } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 160 144 312 176 "result" "" } { 104 864 904 120 "result" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.912 ns) + CELL(0.053 ns) 5.745 ns PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X34_Y20_N0 1 " "Info: 2: + IC(4.912 ns) + CELL(0.053 ns) = 5.745 ns; Loc. = LCCOMB_X34_Y20_N0; Fanout = 1; COMB Node = 'PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.965 ns" { result PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.900 ns PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y20_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.900 ns; Loc. = LCFF_X34_Y20_N1; Fanout = 1; REG Node = 'PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0]~feeder PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.988 ns ( 16.75 % ) " "Info: Total cell delay = 0.988 ns ( 16.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.912 ns ( 83.25 % ) " "Info: Total interconnect delay = 4.912 ns ( 83.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { result PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0]~feeder PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { result {} result~combout {} PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0]~feeder {} PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.912ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 96 552 608 112 "clock" "" } { 160 1136 1169 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 96 552 608 112 "clock" "" } { 160 1136 1169 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y20_N1 1 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X34_Y20_N1; Fanout = 1; REG Node = 'PHT:inst3\|lpm_dff0:inst20\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { result PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0]~feeder PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { result {} result~combout {} PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0]~feeder {} PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.912ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} PHT:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock prediction inst6 5.747 ns register " "Info: tco from clock \"clock\" to destination pin \"prediction\" through register \"inst6\" is 5.747 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.487 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 96 552 608 112 "clock" "" } { 160 1136 1169 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 96 552 608 112 "clock" "" } { 160 1136 1169 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns inst6 3 REG LCFF_X34_Y15_N9 1 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X34_Y15_N9; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl inst6 } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 136 1168 1232 216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl inst6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} inst6 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 136 1168 1232 216 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.166 ns + Longest register pin " "Info: + Longest register to pin delay is 3.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6 1 REG LCFF_X34_Y15_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y15_N9; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 136 1168 1232 216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(1.952 ns) 3.166 ns prediction 2 PIN PIN_E9 0 " "Info: 2: + IC(1.214 ns) + CELL(1.952 ns) = 3.166 ns; Loc. = PIN_E9; Fanout = 0; PIN Node = 'prediction'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { inst6 prediction } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 152 1240 1416 168 "prediction" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 61.66 % ) " "Info: Total cell delay = 1.952 ns ( 61.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.214 ns ( 38.34 % ) " "Info: Total interconnect delay = 1.214 ns ( 38.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { inst6 prediction } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.166 ns" { inst6 {} prediction {} } { 0.000ns 1.214ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl inst6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} inst6 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { inst6 prediction } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.166 ns" { inst6 {} prediction {} } { 0.000ns 1.214ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PHT:inst3\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\] result clock -2.270 ns register " "Info: th for register \"PHT:inst3\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"result\", clock pin = \"clock\") is -2.270 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.492 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 96 552 608 112 "clock" "" } { 160 1136 1169 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 96 552 608 112 "clock" "" } { 160 1136 1169 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns PHT:inst3\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X35_Y14_N1 1 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X35_Y14_N1; Fanout = 1; REG Node = 'PHT:inst3\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clock~clkctrl PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.911 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns result 1 PIN PIN_L8 18 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 18; PIN Node = 'result'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { result } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 160 144 312 176 "result" "" } { 104 864 904 120 "result" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.923 ns) + CELL(0.053 ns) 4.756 ns PHT:inst3\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X35_Y14_N0 1 " "Info: 2: + IC(3.923 ns) + CELL(0.053 ns) = 4.756 ns; Loc. = LCCOMB_X35_Y14_N0; Fanout = 1; COMB Node = 'PHT:inst3\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.976 ns" { result PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.911 ns PHT:inst3\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X35_Y14_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.911 ns; Loc. = LCFF_X35_Y14_N1; Fanout = 1; REG Node = 'PHT:inst3\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]~feeder PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.988 ns ( 20.12 % ) " "Info: Total cell delay = 0.988 ns ( 20.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.923 ns ( 79.88 % ) " "Info: Total interconnect delay = 3.923 ns ( 79.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.911 ns" { result PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]~feeder PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.911 ns" { result {} result~combout {} PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]~feeder {} PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.923ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clock clock~clkctrl PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clock {} clock~combout {} clock~clkctrl {} PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.911 ns" { result PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]~feeder PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.911 ns" { result {} result~combout {} PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]~feeder {} PHT:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.923ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 20:20:57 2017 " "Info: Processing ended: Sun Dec 03 20:20:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
