###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 03:49:24 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_write  (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.905
= Slack Time                   -1.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +--------------------------------------------------------------------------------------------------------+ 
     |          Instance          |            Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                            |         |       |       |  Time   |   Time   | 
     |----------------------------+----------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^         |         | 0.000 |       |   0.600 |   -0.735 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                 | NOR2X1  | 0.133 | 0.119 |   0.719 |   -0.616 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                 | NAND3X1 | 0.096 | 0.114 |   0.833 |   -0.502 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                 | OAI21X1 | 0.128 | 0.113 |   0.946 |   -0.389 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                 | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.143 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                 | INVX2   | 1.098 | 1.153 |   2.631 |    1.296 | 
     | \tx_core/axi_master /U236  | A v -> Y ^                 | INVX2   | 1.082 | 1.211 |   3.843 |    2.508 | 
     |                            | \memif_pdfifo0.f0_write  ^ |         | 1.082 | 0.062 |   3.905 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.743
= Slack Time                   -1.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -0.573 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                    | INVX4   | 0.018 | 0.042 |   0.642 |   -0.531 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                    | NOR2X1  | 0.083 | 0.077 |   0.719 |   -0.454 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                    | NAND2X1 | 0.060 | 0.060 |   0.779 |   -0.394 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                    | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.108 | 
     | \tx_core/axi_master /U1365 | A ^ -> Y v                    | INVX4   | 0.726 | 0.782 |   3.063 |    1.890 | 
     | \tx_core/axi_master /U1735 | C v -> Y ^                    | OAI21X1 | 0.172 | 0.229 |   3.292 |    2.119 | 
     | \tx_core/axi_master /U240  | B ^ -> Y v                    | AOI21X1 | 0.228 | 0.213 |   3.505 |    2.332 | 
     | \tx_core/axi_master /U1740 | B v -> Y ^                    | NOR2X1  | 0.234 | 0.236 |   3.741 |    2.569 | 
     |                            | \memif_pcfifo2.f0_wdata [2] ^ |         | 0.234 | 0.001 |   3.743 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [1] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.507
= Slack Time                   -0.937
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -0.337 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                    | INVX4   | 0.018 | 0.042 |   0.642 |   -0.295 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                    | NOR2X1  | 0.083 | 0.077 |   0.719 |   -0.219 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                    | NAND2X1 | 0.060 | 0.060 |   0.779 |   -0.159 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                    | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.344 | 
     | \tx_core/axi_master /U1365 | A ^ -> Y v                    | INVX4   | 0.726 | 0.782 |   3.063 |    2.125 | 
     | \tx_core/axi_master /U1735 | C v -> Y ^                    | OAI21X1 | 0.172 | 0.229 |   3.292 |    2.354 | 
     | \tx_core/axi_master /U240  | B ^ -> Y v                    | AOI21X1 | 0.228 | 0.213 |   3.505 |    2.568 | 
     |                            | \memif_pcfifo2.f0_wdata [1] v |         | 0.228 | 0.002 |   3.507 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.285
= Slack Time                   -0.715
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |   -0.115 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.004 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.118 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.231 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.763 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                    | INVX2   | 1.098 | 1.153 |   2.631 |    1.916 | 
     | \tx_core/axi_master /U349  | A v -> Y ^                    | OAI21X1 | 0.223 | 0.298 |   2.929 |    2.214 | 
     | \tx_core/axi_master /U346  | A ^ -> Y v                    | NOR3X1  | 0.114 | 0.152 |   3.081 |    2.366 | 
     | \tx_core/axi_master /U345  | C v -> Y ^                    | NAND3X1 | 0.235 | 0.201 |   3.282 |    2.567 | 
     |                            | \memif_pcfifo0.f0_wdata [1] ^ |         | 0.235 | 0.003 |   3.285 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [14] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.237
= Slack Time                   -0.667
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.067 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |   -0.025 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.051 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.779 |    0.111 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.614 | 
     | \tx_core/axi_master /U509  | A ^ -> Y ^                     | BUFX4   | 0.301 | 0.567 |   2.848 |    2.181 | 
     | \tx_core/axi_master /U1766 | S ^ -> Y v                     | MUX2X1  | 0.060 | 0.179 |   3.028 |    2.360 | 
     | \tx_core/axi_master /U172  | A v -> Y ^                     | INVX1   | 0.253 | 0.206 |   3.233 |    2.566 | 
     |                            | \memif_pcfifo2.f0_wdata [14] ^ |         | 0.253 | 0.004 |   3.237 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [12] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.226
= Slack Time                   -0.656
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.056 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |   -0.014 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.062 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.779 |    0.122 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.625 | 
     | \tx_core/axi_master /U509  | A ^ -> Y ^                     | BUFX4   | 0.301 | 0.567 |   2.848 |    2.192 | 
     | \tx_core/axi_master /U1759 | S ^ -> Y v                     | MUX2X1  | 0.064 | 0.183 |   3.031 |    2.374 | 
     | \tx_core/axi_master /U173  | A v -> Y ^                     | INVX1   | 0.231 | 0.191 |   3.222 |    2.566 | 
     |                            | \memif_pcfifo2.f0_wdata [12] ^ |         | 0.231 | 0.004 |   3.226 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [8] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.226
= Slack Time                   -0.656
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -0.056 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                    | INVX4   | 0.018 | 0.042 |   0.642 |   -0.014 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                    | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.063 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                    | NAND2X1 | 0.060 | 0.060 |   0.779 |    0.122 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                    | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.625 | 
     | \tx_core/axi_master /U509  | A ^ -> Y ^                    | BUFX4   | 0.301 | 0.567 |   2.848 |    2.192 | 
     | \tx_core/axi_master /U1744 | S ^ -> Y v                    | MUX2X1  | 0.057 | 0.177 |   3.025 |    2.369 | 
     | \tx_core/axi_master /U176  | A v -> Y ^                    | INVX1   | 0.247 | 0.195 |   3.220 |    2.564 | 
     |                            | \memif_pcfifo2.f0_wdata [8] ^ |         | 0.247 | 0.006 |   3.226 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [10] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.226
= Slack Time                   -0.656
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.056 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |   -0.014 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.063 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.779 |    0.123 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.625 | 
     | \tx_core/axi_master /U509  | A ^ -> Y ^                     | BUFX4   | 0.301 | 0.567 |   2.848 |    2.192 | 
     | \tx_core/axi_master /U1752 | S ^ -> Y v                     | MUX2X1  | 0.056 | 0.177 |   3.025 |    2.369 | 
     | \tx_core/axi_master /U175  | A v -> Y ^                     | INVX1   | 0.242 | 0.196 |   3.221 |    2.565 | 
     |                            | \memif_pcfifo2.f0_wdata [10] ^ |         | 0.242 | 0.005 |   3.226 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [7] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.185
= Slack Time                   -0.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |   -0.015 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.104 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.218 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.331 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.863 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.195 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.190 | 0.940 |   2.750 |    2.134 | 
     | \tx_core/axi_master /U2025 | S ^ -> Y v                    | MUX2X1  | 0.242 | 0.430 |   3.180 |    2.564 | 
     |                            | \memif_pdfifo0.f0_wdata [7] v |         | 0.242 | 0.006 |   3.185 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [11] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.185
= Slack Time                   -0.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                                |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.015 | 
     | \tx_core/axi_master /U120 | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.027 | 
     | \tx_core/axi_master /U469 | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.104 | 
     | \tx_core/axi_master /U507 | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.779 |    0.164 | 
     | \tx_core/axi_master /U508 | C v -> Y ^                     | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.666 | 
     | \tx_core/axi_master /U509 | A ^ -> Y ^                     | BUFX4   | 0.301 | 0.567 |   2.848 |    2.233 | 
     | \tx_core/axi_master /U730 | S ^ -> Y v                     | MUX2X1  | 0.056 | 0.175 |   3.023 |    2.408 | 
     | \tx_core/axi_master /U174 | A v -> Y ^                     | INVX1   | 0.191 | 0.160 |   3.183 |    2.568 | 
     |                           | \memif_pcfifo2.f0_wdata [11] ^ |         | 0.191 | 0.002 |   3.185 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [5] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.180
= Slack Time                   -0.610
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |   -0.010 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.109 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.223 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.336 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.868 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.200 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.190 | 0.940 |   2.750 |    2.140 | 
     | \tx_core/axi_master /U2021 | S ^ -> Y v                    | MUX2X1  | 0.234 | 0.425 |   3.175 |    2.565 | 
     |                            | \memif_pdfifo0.f0_wdata [5] v |         | 0.234 | 0.005 |   3.180 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [28] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.180
= Slack Time                   -0.610
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |   -0.010 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.109 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.223 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.336 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.869 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.201 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.190 | 0.940 |   2.750 |    2.140 | 
     | \tx_core/axi_master /U2045 | S ^ -> Y v                     | MUX2X1  | 0.223 | 0.425 |   3.175 |    2.565 | 
     |                            | \memif_pdfifo0.f0_wdata [28] v |         | 0.223 | 0.005 |   3.180 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [6] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.179
= Slack Time                   -0.609
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |   -0.009 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.110 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.224 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.337 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.869 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.201 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.190 | 0.940 |   2.750 |    2.141 | 
     | \tx_core/axi_master /U2023 | S ^ -> Y v                    | MUX2X1  | 0.230 | 0.424 |   3.174 |    2.565 | 
     |                            | \memif_pdfifo0.f0_wdata [6] v |         | 0.230 | 0.005 |   3.179 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [13] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.176
= Slack Time                   -0.606
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                                |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.006 | 
     | \tx_core/axi_master /U120 | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.036 | 
     | \tx_core/axi_master /U469 | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.113 | 
     | \tx_core/axi_master /U507 | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.779 |    0.173 | 
     | \tx_core/axi_master /U508 | C v -> Y ^                     | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.675 | 
     | \tx_core/axi_master /U509 | A ^ -> Y ^                     | BUFX4   | 0.301 | 0.567 |   2.848 |    2.242 | 
     | \tx_core/axi_master /U731 | S ^ -> Y v                     | MUX2X1  | 0.071 | 0.189 |   3.037 |    2.431 | 
     | \tx_core/axi_master /U20  | A v -> Y ^                     | INVX2   | 0.154 | 0.134 |   3.171 |    2.565 | 
     |                           | \memif_pcfifo2.f0_wdata [13] ^ |         | 0.154 | 0.005 |   3.176 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [1] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.176
= Slack Time                   -0.606
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |   -0.006 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.113 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.227 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.340 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.872 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.204 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.190 | 0.940 |   2.750 |    2.144 | 
     | \tx_core/axi_master /U2016 | S ^ -> Y v                    | MUX2X1  | 0.226 | 0.423 |   3.173 |    2.567 | 
     |                            | \memif_pdfifo0.f0_wdata [1] v |         | 0.226 | 0.003 |   3.176 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [9] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.174
= Slack Time                   -0.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^            |         | 0.000 |       |   0.600 |   -0.004 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                    | INVX4   | 0.018 | 0.042 |   0.642 |    0.038 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                    | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.115 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                    | NAND2X1 | 0.060 | 0.060 |   0.779 |    0.174 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                    | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.677 | 
     | \tx_core/axi_master /U509  | A ^ -> Y ^                    | BUFX4   | 0.301 | 0.567 |   2.848 |    2.244 | 
     | \tx_core/axi_master /U1748 | S ^ -> Y v                    | MUX2X1  | 0.071 | 0.189 |   3.037 |    2.433 | 
     | \tx_core/axi_master /U10   | A v -> Y ^                    | INVX2   | 0.149 | 0.133 |   3.170 |    2.566 | 
     |                            | \memif_pcfifo2.f0_wdata [9] ^ |         | 0.149 | 0.004 |   3.174 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [4] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.172
= Slack Time                   -0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |   -0.002 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.117 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.231 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.344 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.876 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.208 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.190 | 0.940 |   2.750 |    2.148 | 
     | \tx_core/axi_master /U2019 | S ^ -> Y v                    | MUX2X1  | 0.228 | 0.419 |   3.169 |    2.567 | 
     |                            | \memif_pdfifo0.f0_wdata [4] v |         | 0.228 | 0.003 |   3.172 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [31] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.172
= Slack Time                   -0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |   -0.002 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.117 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.231 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.344 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.877 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.208 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.190 | 0.940 |   2.750 |    2.148 | 
     | \tx_core/axi_master /U2051 | S ^ -> Y v                     | MUX2X1  | 0.215 | 0.417 |   3.167 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [31] v |         | 0.215 | 0.004 |   3.172 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [27] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.167
= Slack Time                   -0.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.003 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.122 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.236 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.349 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.881 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.213 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.190 | 0.940 |   2.750 |    2.153 | 
     | \tx_core/axi_master /U2043 | S ^ -> Y v                     | MUX2X1  | 0.207 | 0.413 |   3.163 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [27] v |         | 0.207 | 0.004 |   3.167 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [30] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.164
= Slack Time                   -0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.006 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.125 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.239 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.352 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.885 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.217 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.190 | 0.940 |   2.750 |    2.156 | 
     | \tx_core/axi_master /U2049 | S ^ -> Y v                     | MUX2X1  | 0.216 | 0.411 |   3.161 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [30] v |         | 0.216 | 0.002 |   3.164 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [29] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.162
= Slack Time                   -0.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.008 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.127 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.241 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.354 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.886 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.218 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.190 | 0.940 |   2.750 |    2.158 | 
     | \tx_core/axi_master /U2047 | S ^ -> Y v                     | MUX2X1  | 0.204 | 0.408 |   3.158 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [29] v |         | 0.204 | 0.004 |   3.162 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [13] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.160
= Slack Time                   -0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.010 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.129 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.243 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.356 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.888 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.220 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.190 | 0.940 |   2.750 |    2.160 | 
     | \tx_core/axi_master /U2037 | S ^ -> Y v                     | MUX2X1  | 0.210 | 0.408 |   3.157 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [13] v |         | 0.210 | 0.002 |   3.160 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [9] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.152
= Slack Time                   -0.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |    0.018 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.137 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.251 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.364 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.896 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.228 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.190 | 0.940 |   2.750 |    2.168 | 
     | \tx_core/axi_master /U2029 | S ^ -> Y v                    | MUX2X1  | 0.207 | 0.398 |   3.148 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [9] v |         | 0.207 | 0.004 |   3.152 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [15] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.152
= Slack Time                   -0.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                                |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.018 | 
     | \tx_core/axi_master /U120 | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.060 | 
     | \tx_core/axi_master /U469 | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.137 | 
     | \tx_core/axi_master /U507 | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.779 |    0.197 | 
     | \tx_core/axi_master /U508 | C v -> Y ^                     | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.699 | 
     | \tx_core/axi_master /U509 | A ^ -> Y ^                     | BUFX4   | 0.301 | 0.567 |   2.848 |    2.266 | 
     | \tx_core/axi_master /U729 | S ^ -> Y v                     | MUX2X1  | 0.060 | 0.178 |   3.026 |    2.445 | 
     | \tx_core/axi_master /U426 | A v -> Y ^                     | INVX1   | 0.140 | 0.124 |   3.150 |    2.569 | 
     |                           | \memif_pcfifo2.f0_wdata [15] ^ |         | 0.140 | 0.001 |   3.152 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [14] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.151
= Slack Time                   -0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.019 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.138 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.251 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.365 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.897 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.229 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.190 | 0.940 |   2.750 |    2.168 | 
     | \tx_core/axi_master /U2039 | S ^ -> Y v                     | MUX2X1  | 0.214 | 0.399 |   3.149 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [14] v |         | 0.214 | 0.002 |   3.151 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [8] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.139
= Slack Time                   -0.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |    0.031 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.150 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.264 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.377 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.909 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                    | INVX2   | 0.299 | 0.332 |   1.810 |    1.241 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                    | INVX1   | 1.190 | 0.940 |   2.750 |    2.181 | 
     | \tx_core/axi_master /U2027 | S ^ -> Y v                    | MUX2X1  | 0.212 | 0.385 |   3.135 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [8] v |         | 0.212 | 0.004 |   3.139 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.137
= Slack Time                   -0.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |    0.033 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.152 | 
     | \tx_core/axi_master /U280  | B v -> Y ^                    | NAND2X1 | 0.279 | 0.245 |   0.965 |    0.397 | 
     | \tx_core/axi_master /U367  | B ^ -> Y v                    | NOR3X1  | 0.665 | 0.547 |   1.512 |    0.944 | 
     | \tx_core/axi_master /U1428 | A v -> Y ^                    | INVX2   | 1.234 | 1.189 |   2.701 |    2.134 | 
     | \tx_core/axi_master /U370  | A ^ -> Y v                    | OAI21X1 | 0.199 | 0.141 |   2.842 |    2.274 | 
     | \tx_core/axi_master /U369  | C v -> Y ^                    | OAI21X1 | 0.381 | 0.291 |   3.133 |    2.565 | 
     |                            | \memif_pcfifo0.f0_wdata [2] ^ |         | 0.381 | 0.005 |   3.137 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [15] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.133
= Slack Time                   -0.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.037 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.156 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.270 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.383 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.915 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.247 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.190 | 0.940 |   2.750 |    2.186 | 
     | \tx_core/axi_master /U2041 | S ^ -> Y v                     | MUX2X1  | 0.198 | 0.382 |   3.132 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [15] v |         | 0.198 | 0.002 |   3.133 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [12] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.133
= Slack Time                   -0.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.037 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.156 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.270 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.383 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.915 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.247 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.190 | 0.940 |   2.750 |    2.186 | 
     | \tx_core/axi_master /U2035 | S ^ -> Y v                     | MUX2X1  | 0.200 | 0.381 |   3.131 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [12] v |         | 0.200 | 0.002 |   3.133 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [11] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.133
= Slack Time                   -0.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.037 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.156 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.270 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.383 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.916 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.247 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.190 | 0.940 |   2.750 |    2.187 | 
     | \tx_core/axi_master /U2033 | S ^ -> Y v                     | MUX2X1  | 0.202 | 0.379 |   3.129 |    2.567 | 
     |                            | \memif_pdfifo0.f0_wdata [11] v |         | 0.202 | 0.003 |   3.133 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [10] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.130
= Slack Time                   -0.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.040 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.159 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.273 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.386 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.918 | 
     | \tx_core/axi_master /U356  | A ^ -> Y v                     | INVX2   | 0.299 | 0.332 |   1.810 |    1.250 | 
     | \tx_core/axi_master /U2018 | A v -> Y ^                     | INVX1   | 1.190 | 0.940 |   2.750 |    2.190 | 
     | \tx_core/axi_master /U2031 | S ^ -> Y v                     | MUX2X1  | 0.204 | 0.378 |   3.128 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [10] v |         | 0.204 | 0.002 |   3.130 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [0] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.105
= Slack Time                   -0.535
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |    0.065 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.184 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.298 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.411 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.944 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                    | INVX2   | 1.098 | 1.153 |   2.631 |    2.097 | 
     | \tx_core/axi_master /U298  | B v -> Y ^                    | NAND2X1 | 0.169 | 0.315 |   2.946 |    2.412 | 
     | \tx_core/axi_master /U297  | C ^ -> Y v                    | OAI21X1 | 0.312 | 0.155 |   3.102 |    2.567 | 
     |                            | \memif_pdfifo0.f0_wdata [0] v |         | 0.312 | 0.003 |   3.105 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [22] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.100
= Slack Time                   -0.530
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.070 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.189 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.303 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.416 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.948 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.098 | 1.153 |   2.631 |    2.101 | 
     | \tx_core/axi_master /U316  | B v -> Y ^                     | NAND2X1 | 0.169 | 0.309 |   2.941 |    2.410 | 
     | \tx_core/axi_master /U315  | C ^ -> Y v                     | OAI21X1 | 0.311 | 0.155 |   3.095 |    2.565 | 
     |                            | \memif_pdfifo0.f0_wdata [22] v |         | 0.311 | 0.005 |   3.100 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [2] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.092
= Slack Time                   -0.522
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |    0.078 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.197 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.311 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.424 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.956 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                    | INVX2   | 1.098 | 1.153 |   2.631 |    2.109 | 
     | \tx_core/axi_master /U300  | B v -> Y ^                    | NAND2X1 | 0.172 | 0.299 |   2.930 |    2.408 | 
     | \tx_core/axi_master /U299  | C ^ -> Y v                    | OAI21X1 | 0.314 | 0.156 |   3.086 |    2.565 | 
     |                            | \memif_pdfifo0.f0_wdata [2] v |         | 0.314 | 0.005 |   3.092 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [3] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.086
= Slack Time                   -0.516
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.000 |       |   0.600 |    0.084 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                    | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.203 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                    | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.316 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                    | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.430 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                    | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.962 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                    | INVX2   | 1.098 | 1.153 |   2.631 |    2.115 | 
     | \tx_core/axi_master /U302  | B v -> Y ^                    | NAND2X1 | 0.169 | 0.294 |   2.925 |    2.409 | 
     | \tx_core/axi_master /U301  | C ^ -> Y v                    | OAI21X1 | 0.315 | 0.156 |   3.081 |    2.565 | 
     |                            | \memif_pdfifo0.f0_wdata [3] v |         | 0.315 | 0.005 |   3.086 |    2.570 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [24] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.083
= Slack Time                   -0.513
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.087 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.206 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.320 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.433 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.965 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.098 | 1.153 |   2.631 |    2.118 | 
     | \tx_core/axi_master /U320  | B v -> Y ^                     | NAND2X1 | 0.169 | 0.303 |   2.934 |    2.421 | 
     | \tx_core/axi_master /U319  | C ^ -> Y v                     | OAI21X1 | 0.300 | 0.146 |   3.081 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [24] v |         | 0.300 | 0.002 |   3.083 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [23] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.082
= Slack Time                   -0.512
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.088 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.207 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.321 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.434 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.966 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.098 | 1.153 |   2.631 |    2.119 | 
     | \tx_core/axi_master /U318  | B v -> Y ^                     | NAND2X1 | 0.170 | 0.300 |   2.931 |    2.419 | 
     | \tx_core/axi_master /U317  | C ^ -> Y v                     | OAI21X1 | 0.303 | 0.149 |   3.080 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [23] v |         | 0.303 | 0.002 |   3.082 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [25] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.078
= Slack Time                   -0.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.092 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.211 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.325 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.438 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.970 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.098 | 1.153 |   2.631 |    2.123 | 
     | \tx_core/axi_master /U322  | B v -> Y ^                     | NAND2X1 | 0.171 | 0.295 |   2.926 |    2.418 | 
     | \tx_core/axi_master /U321  | C ^ -> Y v                     | OAI21X1 | 0.303 | 0.149 |   3.076 |    2.567 | 
     |                            | \memif_pdfifo0.f0_wdata [25] v |         | 0.303 | 0.003 |   3.078 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [20] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.073
= Slack Time                   -0.503
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.097 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.216 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.330 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.443 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.976 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.098 | 1.153 |   2.631 |    2.128 | 
     | \tx_core/axi_master /U312  | B v -> Y ^                     | NAND2X1 | 0.171 | 0.287 |   2.919 |    2.416 | 
     | \tx_core/axi_master /U311  | C ^ -> Y v                     | OAI21X1 | 0.304 | 0.150 |   3.068 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [20] v |         | 0.304 | 0.004 |   3.073 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [17] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.068
= Slack Time                   -0.498
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.102 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.221 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.335 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.448 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.981 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.098 | 1.153 |   2.631 |    2.134 | 
     | \tx_core/axi_master /U306  | B v -> Y ^                     | NAND2X1 | 0.178 | 0.290 |   2.921 |    2.423 | 
     | \tx_core/axi_master /U305  | C ^ -> Y v                     | OAI21X1 | 0.294 | 0.143 |   3.064 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [17] v |         | 0.294 | 0.004 |   3.068 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [18] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.062
= Slack Time                   -0.492
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.108 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.227 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.341 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.454 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.986 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.098 | 1.153 |   2.631 |    2.139 | 
     | \tx_core/axi_master /U308  | B v -> Y ^                     | NAND2X1 | 0.174 | 0.280 |   2.912 |    2.419 | 
     | \tx_core/axi_master /U307  | C ^ -> Y v                     | OAI21X1 | 0.299 | 0.147 |   3.058 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [18] v |         | 0.299 | 0.004 |   3.062 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [26] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.058
= Slack Time                   -0.488
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.112 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.231 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.345 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.458 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.990 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.098 | 1.153 |   2.631 |    2.143 | 
     | \tx_core/axi_master /U324  | B v -> Y ^                     | NAND2X1 | 0.168 | 0.276 |   2.907 |    2.419 | 
     | \tx_core/axi_master /U323  | C ^ -> Y v                     | OAI21X1 | 0.302 | 0.147 |   3.054 |    2.566 | 
     |                            | \memif_pdfifo0.f0_wdata [26] v |         | 0.302 | 0.004 |   3.058 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [16] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.050
= Slack Time                   -0.480
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.120 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.239 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.353 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.466 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    0.998 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.098 | 1.153 |   2.631 |    2.151 | 
     | \tx_core/axi_master /U304  | B v -> Y ^                     | NAND2X1 | 0.169 | 0.275 |   2.906 |    2.427 | 
     | \tx_core/axi_master /U303  | C ^ -> Y v                     | OAI21X1 | 0.294 | 0.141 |   3.048 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [16] v |         | 0.294 | 0.002 |   3.050 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [19] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.048
= Slack Time                   -0.478
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.122 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.241 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.355 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.468 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    1.000 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.098 | 1.153 |   2.631 |    2.153 | 
     | \tx_core/axi_master /U310  | B v -> Y ^                     | NAND2X1 | 0.168 | 0.277 |   2.908 |    2.430 | 
     | \tx_core/axi_master /U309  | C ^ -> Y v                     | OAI21X1 | 0.290 | 0.138 |   3.046 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [19] v |         | 0.290 | 0.002 |   3.048 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [21] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  3.039
= Slack Time                   -0.469
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.000 |       |   0.600 |    0.131 | 
     | \tx_core/axi_master /U281  | A ^ -> Y v                     | NOR2X1  | 0.133 | 0.119 |   0.719 |    0.250 | 
     | \tx_core/axi_master /U464  | B v -> Y ^                     | NAND3X1 | 0.096 | 0.114 |   0.833 |    0.364 | 
     | \tx_core/axi_master /U368  | C ^ -> Y v                     | OAI21X1 | 0.128 | 0.113 |   0.946 |    0.477 | 
     | \tx_core/axi_master /U367  | C v -> Y ^                     | NOR3X1  | 0.765 | 0.532 |   1.478 |    1.009 | 
     | \tx_core/axi_master /U1428 | A ^ -> Y v                     | INVX2   | 1.098 | 1.153 |   2.631 |    2.162 | 
     | \tx_core/axi_master /U314  | B v -> Y ^                     | NAND2X1 | 0.168 | 0.279 |   2.910 |    2.441 | 
     | \tx_core/axi_master /U313  | C ^ -> Y v                     | OAI21X1 | 0.278 | 0.127 |   3.038 |    2.568 | 
     |                            | \memif_pdfifo0.f0_wdata [21] v |         | 0.278 | 0.002 |   3.039 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [29] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.959
= Slack Time                   -0.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.211 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.253 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.330 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.779 |    0.390 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.892 | 
     | \tx_core/axi_master /U1945 | S ^ -> Y v                     | MUX2X1  | 0.183 | 0.675 |   2.956 |    2.568 | 
     |                            | \memif_pdfifo2.f0_wdata [29] v |         | 0.183 | 0.002 |   2.959 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [27] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.953
= Slack Time                   -0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.217 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.259 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.336 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.779 |    0.396 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.898 | 
     | \tx_core/axi_master /U1941 | S ^ -> Y v                     | MUX2X1  | 0.179 | 0.670 |   2.951 |    2.568 | 
     |                            | \memif_pdfifo2.f0_wdata [27] v |         | 0.179 | 0.002 |   2.953 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [28] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.952
= Slack Time                   -0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.218 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.260 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.337 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.779 |    0.397 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.899 | 
     | \tx_core/axi_master /U1943 | S ^ -> Y v                     | MUX2X1  | 0.184 | 0.669 |   2.950 |    2.568 | 
     |                            | \memif_pdfifo2.f0_wdata [28] v |         | 0.184 | 0.002 |   2.952 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [31] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.951
= Slack Time                   -0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.219 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.261 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.338 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.779 |    0.398 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.900 | 
     | \tx_core/axi_master /U1949 | S ^ -> Y v                     | MUX2X1  | 0.161 | 0.669 |   2.950 |    2.569 | 
     |                            | \memif_pdfifo2.f0_wdata [31] v |         | 0.161 | 0.001 |   2.951 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [17] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.570
- Arrival Time                  2.950
= Slack Time                   -0.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |    0.220 | 
     | \tx_core/axi_master /U120  | A ^ -> Y v                     | INVX4   | 0.018 | 0.042 |   0.642 |    0.262 | 
     | \tx_core/axi_master /U469  | B v -> Y ^                     | NOR2X1  | 0.083 | 0.077 |   0.719 |    0.339 | 
     | \tx_core/axi_master /U507  | B ^ -> Y v                     | NAND2X1 | 0.060 | 0.060 |   0.779 |    0.399 | 
     | \tx_core/axi_master /U508  | C v -> Y ^                     | NOR3X1  | 2.401 | 1.502 |   2.281 |    1.901 | 
     | \tx_core/axi_master /U1921 | S ^ -> Y v                     | MUX2X1  | 0.163 | 0.667 |   2.948 |    2.569 | 
     |                            | \memif_pdfifo2.f0_wdata [17] v |         | 0.163 | 0.001 |   2.950 |    2.570 | 
     +------------------------------------------------------------------------------------------------------------+ 

