#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x559e3d6dfdb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x559e3d6d13a0 .scope module, "comparator_eq" "comparator_eq" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "out";
P_0x559e3d6e1320 .param/l "N" 0 3 2, +C4<00000000000000000000000000100000>;
o0x7f23d0733018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x559e3d69e960_0 .net/s "a", 31 0, o0x7f23d0733018;  0 drivers
o0x7f23d0733048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x559e3d68b800_0 .net/s "b", 31 0, o0x7f23d0733048;  0 drivers
v0x559e3d692c10_0 .var/s "bitwise_xnor", 31 0;
v0x559e3d6fa180_0 .var/s "bitwise_xor", 31 0;
v0x559e3d6fb530_0 .var "out", 0 0;
E_0x559e3d69a820 .event edge, v0x559e3d692c10_0;
E_0x559e3d69a9f0 .event edge, v0x559e3d6fa180_0;
E_0x559e3d69a6c0 .event edge, v0x559e3d69e960_0, v0x559e3d68b800_0;
S_0x559e3d6d0040 .scope module, "test_pwm" "test_pwm" 4 3;
 .timescale -9 -12;
P_0x559e3d6eef80 .param/l "CLK_HZ" 0 4 5, +C4<00000000101101110001101100000000>;
P_0x559e3d6eefc0 .param/l "CLK_PERIOD_NS" 0 4 6, +C4<00000000000000000000000001010011>;
P_0x559e3d6ef000 .param/l "CLK_TICKS" 0 4 8, +C4<0000000000000000000000000000000000000000000000000000000001111000>;
P_0x559e3d6ef040 .param/l "PERIOD_US" 0 4 7, +C4<00000000000000000000000000001010>;
P_0x559e3d6ef080 .param/l "PWM_WIDTH" 0 4 9, +C4<00000000000000000000000000000100>;
v0x559e3d7250d0_0 .var "clk", 0 0;
v0x559e3d725190_0 .var "duty", 3 0;
v0x559e3d7252a0_0 .var "ena", 0 0;
v0x559e3d725390_0 .net "pwm_out", 0 0, v0x559e3d720280_0;  1 drivers
v0x559e3d725480_0 .net "pwm_step", 0 0, v0x559e3d716dd0_0;  1 drivers
v0x559e3d7255c0_0 .var "rst", 0 0;
v0x559e3d7256b0_0 .var "ticks", 6 0;
E_0x559e3d66df70 .event negedge, v0x559e3d7168d0_0;
S_0x559e3d6e82b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 41, 4 41 0, S_0x559e3d6d0040;
 .timescale -9 -12;
v0x559e3d6f2a40_0 .var/2s "i", 31 0;
E_0x559e3d6fb150 .event posedge, v0x559e3d7168d0_0;
S_0x559e3d6f07a0 .scope module, "PULSE_GEN" "pulse_generator" 4 15, 5 5 0, S_0x559e3d6d0040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 7 "ticks";
    .port_info 4 /OUTPUT 1 "out";
P_0x559e3d708c90 .param/l "N" 0 5 7, +C4<00000000000000000000000000000111>;
v0x559e3d7168d0_0 .net "clk", 0 0, v0x559e3d7250d0_0;  1 drivers
v0x559e3d7169b0_0 .var "counter", 6 0;
v0x559e3d716a70_0 .var "counter_comparator", 0 0;
v0x559e3d716b40_0 .net "dead_end", 1 0, L_0x559e3d728e40;  1 drivers
v0x559e3d716c00_0 .net "ena", 0 0, v0x559e3d7252a0_0;  1 drivers
v0x559e3d716d10_0 .net "next_counter", 6 0, L_0x559e3d726b40;  1 drivers
v0x559e3d716dd0_0 .var "out", 0 0;
v0x559e3d716e70_0 .net "rst", 0 0, v0x559e3d7255c0_0;  1 drivers
v0x559e3d716f30_0 .net "ticks", 6 0, v0x559e3d7256b0_0;  1 drivers
v0x559e3d717020_0 .net "ticks_minus_one", 6 0, L_0x559e3d728620;  1 drivers
E_0x559e3d6fb330 .event edge, v0x559e3d70f5a0_0;
E_0x559e3d708e00 .event edge, v0x559e3d716a70_0;
L_0x559e3d728e40 .concat8 [ 1 1 0 0], L_0x559e3d726fe0, L_0x559e3d728b10;
S_0x559e3d708e60 .scope module, "decrementer" "adder_n" 5 20, 6 4 0, S_0x559e3d6f07a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 7 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x559e3d709060 .param/l "N" 0 6 6, +C4<00000000000000000000000000000111>;
L_0x7f23d06ea060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x559e3d7261c0 .functor BUFZ 1, L_0x7f23d06ea060, C4<0>, C4<0>, C4<0>;
v0x559e3d70f4a0_0 .net *"_ivl_54", 0 0, L_0x559e3d7261c0;  1 drivers
v0x559e3d70f5a0_0 .net "a", 6 0, v0x559e3d7169b0_0;  1 drivers
L_0x7f23d06ea018 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x559e3d70f680_0 .net "b", 6 0, L_0x7f23d06ea018;  1 drivers
v0x559e3d70f740_0 .net "c_in", 0 0, L_0x7f23d06ea060;  1 drivers
v0x559e3d70f800_0 .net "c_out", 0 0, L_0x559e3d726fe0;  1 drivers
v0x559e3d70f910_0 .net "carries", 7 0, L_0x559e3d726dc0;  1 drivers
v0x559e3d70f9f0_0 .net "sum", 6 0, L_0x559e3d726b40;  alias, 1 drivers
L_0x559e3d7257a0 .part v0x559e3d7169b0_0, 0, 1;
L_0x559e3d725890 .part L_0x7f23d06ea018, 0, 1;
L_0x559e3d725930 .part L_0x559e3d726dc0, 0, 1;
L_0x559e3d7259d0 .part v0x559e3d7169b0_0, 1, 1;
L_0x559e3d725aa0 .part L_0x7f23d06ea018, 1, 1;
L_0x559e3d725b90 .part L_0x559e3d726dc0, 1, 1;
L_0x559e3d725cc0 .part v0x559e3d7169b0_0, 2, 1;
L_0x559e3d725d60 .part L_0x7f23d06ea018, 2, 1;
L_0x559e3d725e50 .part L_0x559e3d726dc0, 2, 1;
L_0x559e3d725ef0 .part v0x559e3d7169b0_0, 3, 1;
L_0x559e3d726020 .part L_0x7f23d06ea018, 3, 1;
L_0x559e3d7260f0 .part L_0x559e3d726dc0, 3, 1;
L_0x559e3d726230 .part v0x559e3d7169b0_0, 4, 1;
L_0x559e3d726300 .part L_0x7f23d06ea018, 4, 1;
L_0x559e3d726450 .part L_0x559e3d726dc0, 4, 1;
L_0x559e3d726520 .part v0x559e3d7169b0_0, 5, 1;
L_0x559e3d726680 .part L_0x7f23d06ea018, 5, 1;
L_0x559e3d726750 .part L_0x559e3d726dc0, 5, 1;
L_0x559e3d7268c0 .part v0x559e3d7169b0_0, 6, 1;
L_0x559e3d726990 .part L_0x7f23d06ea018, 6, 1;
L_0x559e3d726820 .part L_0x559e3d726dc0, 6, 1;
LS_0x559e3d726b40_0_0 .concat8 [ 1 1 1 1], v0x559e3d709e50_0, v0x559e3d70ac70_0, v0x559e3d70baa0_0, v0x559e3d70c8c0_0;
LS_0x559e3d726b40_0_4 .concat8 [ 1 1 1 0], v0x559e3d70d700_0, v0x559e3d70e520_0, v0x559e3d70f340_0;
L_0x559e3d726b40 .concat8 [ 4 3 0 0], LS_0x559e3d726b40_0_0, LS_0x559e3d726b40_0_4;
LS_0x559e3d726dc0_0_0 .concat8 [ 1 1 1 1], L_0x559e3d7261c0, v0x559e3d709c80_0, v0x559e3d70aaa0_0, v0x559e3d70b8d0_0;
LS_0x559e3d726dc0_0_4 .concat8 [ 1 1 1 1], v0x559e3d70c6f0_0, v0x559e3d70d530_0, v0x559e3d70e350_0, v0x559e3d70f170_0;
L_0x559e3d726dc0 .concat8 [ 4 4 0 0], LS_0x559e3d726dc0_0_0, LS_0x559e3d726dc0_0_4;
L_0x559e3d726fe0 .part L_0x559e3d726dc0, 7, 1;
S_0x559e3d7091e0 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 6 18, 6 18 0, S_0x559e3d708e60;
 .timescale -9 -12;
P_0x559e3d709400 .param/l "i" 0 6 18, +C4<00>;
S_0x559e3d7094e0 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d7091e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d6d54b0_0 .net "a", 0 0, L_0x559e3d7257a0;  1 drivers
v0x559e3d709a30_0 .var "a_and_b", 0 0;
v0x559e3d709af0_0 .net "b", 0 0, L_0x559e3d725890;  1 drivers
v0x559e3d709bc0_0 .net "c_in", 0 0, L_0x559e3d725930;  1 drivers
v0x559e3d709c80_0 .var "c_out", 0 0;
v0x559e3d709d90_0 .var "half_sum", 0 0;
v0x559e3d709e50_0 .var "sum", 0 0;
E_0x559e3d709770 .event edge, v0x559e3d6d54b0_0, v0x559e3d709af0_0, v0x559e3d709bc0_0;
S_0x559e3d7097f0 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d7094e0;
 .timescale -9 -12;
S_0x559e3d709fb0 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 6 18, 6 18 0, S_0x559e3d708e60;
 .timescale -9 -12;
P_0x559e3d70a1d0 .param/l "i" 0 6 18, +C4<01>;
S_0x559e3d70a290 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d709fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d70a770_0 .net "a", 0 0, L_0x559e3d7259d0;  1 drivers
v0x559e3d70a850_0 .var "a_and_b", 0 0;
v0x559e3d70a910_0 .net "b", 0 0, L_0x559e3d725aa0;  1 drivers
v0x559e3d70a9e0_0 .net "c_in", 0 0, L_0x559e3d725b90;  1 drivers
v0x559e3d70aaa0_0 .var "c_out", 0 0;
v0x559e3d70abb0_0 .var "half_sum", 0 0;
v0x559e3d70ac70_0 .var "sum", 0 0;
E_0x559e3d70a4f0 .event edge, v0x559e3d70a770_0, v0x559e3d70a910_0, v0x559e3d70a9e0_0;
S_0x559e3d70a570 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d70a290;
 .timescale -9 -12;
S_0x559e3d70add0 .scope generate, "ripple_carry[2]" "ripple_carry[2]" 6 18, 6 18 0, S_0x559e3d708e60;
 .timescale -9 -12;
P_0x559e3d70afd0 .param/l "i" 0 6 18, +C4<010>;
S_0x559e3d70b090 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d70add0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d70b5a0_0 .net "a", 0 0, L_0x559e3d725cc0;  1 drivers
v0x559e3d70b680_0 .var "a_and_b", 0 0;
v0x559e3d70b740_0 .net "b", 0 0, L_0x559e3d725d60;  1 drivers
v0x559e3d70b810_0 .net "c_in", 0 0, L_0x559e3d725e50;  1 drivers
v0x559e3d70b8d0_0 .var "c_out", 0 0;
v0x559e3d70b9e0_0 .var "half_sum", 0 0;
v0x559e3d70baa0_0 .var "sum", 0 0;
E_0x559e3d70b320 .event edge, v0x559e3d70b5a0_0, v0x559e3d70b740_0, v0x559e3d70b810_0;
S_0x559e3d70b3a0 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d70b090;
 .timescale -9 -12;
S_0x559e3d70bc00 .scope generate, "ripple_carry[3]" "ripple_carry[3]" 6 18, 6 18 0, S_0x559e3d708e60;
 .timescale -9 -12;
P_0x559e3d70be00 .param/l "i" 0 6 18, +C4<011>;
S_0x559e3d70bee0 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d70bc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d70c3c0_0 .net "a", 0 0, L_0x559e3d725ef0;  1 drivers
v0x559e3d70c4a0_0 .var "a_and_b", 0 0;
v0x559e3d70c560_0 .net "b", 0 0, L_0x559e3d726020;  1 drivers
v0x559e3d70c630_0 .net "c_in", 0 0, L_0x559e3d7260f0;  1 drivers
v0x559e3d70c6f0_0 .var "c_out", 0 0;
v0x559e3d70c800_0 .var "half_sum", 0 0;
v0x559e3d70c8c0_0 .var "sum", 0 0;
E_0x559e3d70c140 .event edge, v0x559e3d70c3c0_0, v0x559e3d70c560_0, v0x559e3d70c630_0;
S_0x559e3d70c1c0 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d70bee0;
 .timescale -9 -12;
S_0x559e3d70ca20 .scope generate, "ripple_carry[4]" "ripple_carry[4]" 6 18, 6 18 0, S_0x559e3d708e60;
 .timescale -9 -12;
P_0x559e3d70cc70 .param/l "i" 0 6 18, +C4<0100>;
S_0x559e3d70cd50 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d70ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d70d230_0 .net "a", 0 0, L_0x559e3d726230;  1 drivers
v0x559e3d70d310_0 .var "a_and_b", 0 0;
v0x559e3d70d3d0_0 .net "b", 0 0, L_0x559e3d726300;  1 drivers
v0x559e3d70d470_0 .net "c_in", 0 0, L_0x559e3d726450;  1 drivers
v0x559e3d70d530_0 .var "c_out", 0 0;
v0x559e3d70d640_0 .var "half_sum", 0 0;
v0x559e3d70d700_0 .var "sum", 0 0;
E_0x559e3d70cfb0 .event edge, v0x559e3d70d230_0, v0x559e3d70d3d0_0, v0x559e3d70d470_0;
S_0x559e3d70d030 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d70cd50;
 .timescale -9 -12;
S_0x559e3d70d860 .scope generate, "ripple_carry[5]" "ripple_carry[5]" 6 18, 6 18 0, S_0x559e3d708e60;
 .timescale -9 -12;
P_0x559e3d70da60 .param/l "i" 0 6 18, +C4<0101>;
S_0x559e3d70db40 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d70d860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d70e020_0 .net "a", 0 0, L_0x559e3d726520;  1 drivers
v0x559e3d70e100_0 .var "a_and_b", 0 0;
v0x559e3d70e1c0_0 .net "b", 0 0, L_0x559e3d726680;  1 drivers
v0x559e3d70e290_0 .net "c_in", 0 0, L_0x559e3d726750;  1 drivers
v0x559e3d70e350_0 .var "c_out", 0 0;
v0x559e3d70e460_0 .var "half_sum", 0 0;
v0x559e3d70e520_0 .var "sum", 0 0;
E_0x559e3d70dda0 .event edge, v0x559e3d70e020_0, v0x559e3d70e1c0_0, v0x559e3d70e290_0;
S_0x559e3d70de20 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d70db40;
 .timescale -9 -12;
S_0x559e3d70e680 .scope generate, "ripple_carry[6]" "ripple_carry[6]" 6 18, 6 18 0, S_0x559e3d708e60;
 .timescale -9 -12;
P_0x559e3d70e880 .param/l "i" 0 6 18, +C4<0110>;
S_0x559e3d70e960 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d70e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d70ee40_0 .net "a", 0 0, L_0x559e3d7268c0;  1 drivers
v0x559e3d70ef20_0 .var "a_and_b", 0 0;
v0x559e3d70efe0_0 .net "b", 0 0, L_0x559e3d726990;  1 drivers
v0x559e3d70f0b0_0 .net "c_in", 0 0, L_0x559e3d726820;  1 drivers
v0x559e3d70f170_0 .var "c_out", 0 0;
v0x559e3d70f280_0 .var "half_sum", 0 0;
v0x559e3d70f340_0 .var "sum", 0 0;
E_0x559e3d70ebc0 .event edge, v0x559e3d70ee40_0, v0x559e3d70efe0_0, v0x559e3d70f0b0_0;
S_0x559e3d70ec40 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d70e960;
 .timescale -9 -12;
S_0x559e3d70fb70 .scope module, "ticks_reset_value" "adder_n" 5 24, 6 4 0, S_0x559e3d6f07a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 7 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x559e3d70fd70 .param/l "N" 0 6 6, +C4<00000000000000000000000000000111>;
L_0x7f23d06ea0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x559e3d727ca0 .functor BUFZ 1, L_0x7f23d06ea0f0, C4<0>, C4<0>, C4<0>;
v0x559e3d716200_0 .net *"_ivl_54", 0 0, L_0x559e3d727ca0;  1 drivers
v0x559e3d716300_0 .net "a", 6 0, v0x559e3d7256b0_0;  alias, 1 drivers
L_0x7f23d06ea0a8 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x559e3d7163e0_0 .net "b", 6 0, L_0x7f23d06ea0a8;  1 drivers
v0x559e3d7164a0_0 .net "c_in", 0 0, L_0x7f23d06ea0f0;  1 drivers
v0x559e3d716560_0 .net "c_out", 0 0, L_0x559e3d728b10;  1 drivers
v0x559e3d716670_0 .net "carries", 7 0, L_0x559e3d7288a0;  1 drivers
v0x559e3d716750_0 .net "sum", 6 0, L_0x559e3d728620;  alias, 1 drivers
L_0x559e3d7271d0 .part v0x559e3d7256b0_0, 0, 1;
L_0x559e3d727270 .part L_0x7f23d06ea0a8, 0, 1;
L_0x559e3d727370 .part L_0x559e3d7288a0, 0, 1;
L_0x559e3d727470 .part v0x559e3d7256b0_0, 1, 1;
L_0x559e3d727570 .part L_0x7f23d06ea0a8, 1, 1;
L_0x559e3d727640 .part L_0x559e3d7288a0, 1, 1;
L_0x559e3d727770 .part v0x559e3d7256b0_0, 2, 1;
L_0x559e3d727810 .part L_0x7f23d06ea0a8, 2, 1;
L_0x559e3d727900 .part L_0x559e3d7288a0, 2, 1;
L_0x559e3d7279d0 .part v0x559e3d7256b0_0, 3, 1;
L_0x559e3d727b00 .part L_0x7f23d06ea0a8, 3, 1;
L_0x559e3d727bd0 .part L_0x559e3d7288a0, 3, 1;
L_0x559e3d727d10 .part v0x559e3d7256b0_0, 4, 1;
L_0x559e3d727de0 .part L_0x7f23d06ea0a8, 4, 1;
L_0x559e3d727f30 .part L_0x559e3d7288a0, 4, 1;
L_0x559e3d728000 .part v0x559e3d7256b0_0, 5, 1;
L_0x559e3d728160 .part L_0x7f23d06ea0a8, 5, 1;
L_0x559e3d728230 .part L_0x559e3d7288a0, 5, 1;
L_0x559e3d7283a0 .part v0x559e3d7256b0_0, 6, 1;
L_0x559e3d728470 .part L_0x7f23d06ea0a8, 6, 1;
L_0x559e3d728300 .part L_0x559e3d7288a0, 6, 1;
LS_0x559e3d728620_0_0 .concat8 [ 1 1 1 1], v0x559e3d710bb0_0, v0x559e3d7119d0_0, v0x559e3d712800_0, v0x559e3d713620_0;
LS_0x559e3d728620_0_4 .concat8 [ 1 1 1 0], v0x559e3d714460_0, v0x559e3d715280_0, v0x559e3d7160a0_0;
L_0x559e3d728620 .concat8 [ 4 3 0 0], LS_0x559e3d728620_0_0, LS_0x559e3d728620_0_4;
LS_0x559e3d7288a0_0_0 .concat8 [ 1 1 1 1], L_0x559e3d727ca0, v0x559e3d7109e0_0, v0x559e3d711800_0, v0x559e3d712630_0;
LS_0x559e3d7288a0_0_4 .concat8 [ 1 1 1 1], v0x559e3d713450_0, v0x559e3d714290_0, v0x559e3d7150b0_0, v0x559e3d715ed0_0;
L_0x559e3d7288a0 .concat8 [ 4 4 0 0], LS_0x559e3d7288a0_0_0, LS_0x559e3d7288a0_0_4;
L_0x559e3d728b10 .part L_0x559e3d7288a0, 7, 1;
S_0x559e3d70fec0 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 6 18, 6 18 0, S_0x559e3d70fb70;
 .timescale -9 -12;
P_0x559e3d7100c0 .param/l "i" 0 6 18, +C4<00>;
S_0x559e3d7101a0 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d70fec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d7106b0_0 .net "a", 0 0, L_0x559e3d7271d0;  1 drivers
v0x559e3d710790_0 .var "a_and_b", 0 0;
v0x559e3d710850_0 .net "b", 0 0, L_0x559e3d727270;  1 drivers
v0x559e3d710920_0 .net "c_in", 0 0, L_0x559e3d727370;  1 drivers
v0x559e3d7109e0_0 .var "c_out", 0 0;
v0x559e3d710af0_0 .var "half_sum", 0 0;
v0x559e3d710bb0_0 .var "sum", 0 0;
E_0x559e3d710430 .event edge, v0x559e3d7106b0_0, v0x559e3d710850_0, v0x559e3d710920_0;
S_0x559e3d7104b0 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d7101a0;
 .timescale -9 -12;
S_0x559e3d710d10 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 6 18, 6 18 0, S_0x559e3d70fb70;
 .timescale -9 -12;
P_0x559e3d710f30 .param/l "i" 0 6 18, +C4<01>;
S_0x559e3d710ff0 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d710d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d7114d0_0 .net "a", 0 0, L_0x559e3d727470;  1 drivers
v0x559e3d7115b0_0 .var "a_and_b", 0 0;
v0x559e3d711670_0 .net "b", 0 0, L_0x559e3d727570;  1 drivers
v0x559e3d711740_0 .net "c_in", 0 0, L_0x559e3d727640;  1 drivers
v0x559e3d711800_0 .var "c_out", 0 0;
v0x559e3d711910_0 .var "half_sum", 0 0;
v0x559e3d7119d0_0 .var "sum", 0 0;
E_0x559e3d711250 .event edge, v0x559e3d7114d0_0, v0x559e3d711670_0, v0x559e3d711740_0;
S_0x559e3d7112d0 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d710ff0;
 .timescale -9 -12;
S_0x559e3d711b30 .scope generate, "ripple_carry[2]" "ripple_carry[2]" 6 18, 6 18 0, S_0x559e3d70fb70;
 .timescale -9 -12;
P_0x559e3d711d30 .param/l "i" 0 6 18, +C4<010>;
S_0x559e3d711df0 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d711b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d712300_0 .net "a", 0 0, L_0x559e3d727770;  1 drivers
v0x559e3d7123e0_0 .var "a_and_b", 0 0;
v0x559e3d7124a0_0 .net "b", 0 0, L_0x559e3d727810;  1 drivers
v0x559e3d712570_0 .net "c_in", 0 0, L_0x559e3d727900;  1 drivers
v0x559e3d712630_0 .var "c_out", 0 0;
v0x559e3d712740_0 .var "half_sum", 0 0;
v0x559e3d712800_0 .var "sum", 0 0;
E_0x559e3d712080 .event edge, v0x559e3d712300_0, v0x559e3d7124a0_0, v0x559e3d712570_0;
S_0x559e3d712100 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d711df0;
 .timescale -9 -12;
S_0x559e3d712960 .scope generate, "ripple_carry[3]" "ripple_carry[3]" 6 18, 6 18 0, S_0x559e3d70fb70;
 .timescale -9 -12;
P_0x559e3d712b60 .param/l "i" 0 6 18, +C4<011>;
S_0x559e3d712c40 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d712960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d713120_0 .net "a", 0 0, L_0x559e3d7279d0;  1 drivers
v0x559e3d713200_0 .var "a_and_b", 0 0;
v0x559e3d7132c0_0 .net "b", 0 0, L_0x559e3d727b00;  1 drivers
v0x559e3d713390_0 .net "c_in", 0 0, L_0x559e3d727bd0;  1 drivers
v0x559e3d713450_0 .var "c_out", 0 0;
v0x559e3d713560_0 .var "half_sum", 0 0;
v0x559e3d713620_0 .var "sum", 0 0;
E_0x559e3d712ea0 .event edge, v0x559e3d713120_0, v0x559e3d7132c0_0, v0x559e3d713390_0;
S_0x559e3d712f20 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d712c40;
 .timescale -9 -12;
S_0x559e3d713780 .scope generate, "ripple_carry[4]" "ripple_carry[4]" 6 18, 6 18 0, S_0x559e3d70fb70;
 .timescale -9 -12;
P_0x559e3d7139d0 .param/l "i" 0 6 18, +C4<0100>;
S_0x559e3d713ab0 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d713780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d713f90_0 .net "a", 0 0, L_0x559e3d727d10;  1 drivers
v0x559e3d714070_0 .var "a_and_b", 0 0;
v0x559e3d714130_0 .net "b", 0 0, L_0x559e3d727de0;  1 drivers
v0x559e3d7141d0_0 .net "c_in", 0 0, L_0x559e3d727f30;  1 drivers
v0x559e3d714290_0 .var "c_out", 0 0;
v0x559e3d7143a0_0 .var "half_sum", 0 0;
v0x559e3d714460_0 .var "sum", 0 0;
E_0x559e3d713d10 .event edge, v0x559e3d713f90_0, v0x559e3d714130_0, v0x559e3d7141d0_0;
S_0x559e3d713d90 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d713ab0;
 .timescale -9 -12;
S_0x559e3d7145c0 .scope generate, "ripple_carry[5]" "ripple_carry[5]" 6 18, 6 18 0, S_0x559e3d70fb70;
 .timescale -9 -12;
P_0x559e3d7147c0 .param/l "i" 0 6 18, +C4<0101>;
S_0x559e3d7148a0 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d7145c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d714d80_0 .net "a", 0 0, L_0x559e3d728000;  1 drivers
v0x559e3d714e60_0 .var "a_and_b", 0 0;
v0x559e3d714f20_0 .net "b", 0 0, L_0x559e3d728160;  1 drivers
v0x559e3d714ff0_0 .net "c_in", 0 0, L_0x559e3d728230;  1 drivers
v0x559e3d7150b0_0 .var "c_out", 0 0;
v0x559e3d7151c0_0 .var "half_sum", 0 0;
v0x559e3d715280_0 .var "sum", 0 0;
E_0x559e3d714b00 .event edge, v0x559e3d714d80_0, v0x559e3d714f20_0, v0x559e3d714ff0_0;
S_0x559e3d714b80 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d7148a0;
 .timescale -9 -12;
S_0x559e3d7153e0 .scope generate, "ripple_carry[6]" "ripple_carry[6]" 6 18, 6 18 0, S_0x559e3d70fb70;
 .timescale -9 -12;
P_0x559e3d7155e0 .param/l "i" 0 6 18, +C4<0110>;
S_0x559e3d7156c0 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d7153e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d715ba0_0 .net "a", 0 0, L_0x559e3d7283a0;  1 drivers
v0x559e3d715c80_0 .var "a_and_b", 0 0;
v0x559e3d715d40_0 .net "b", 0 0, L_0x559e3d728470;  1 drivers
v0x559e3d715e10_0 .net "c_in", 0 0, L_0x559e3d728300;  1 drivers
v0x559e3d715ed0_0 .var "c_out", 0 0;
v0x559e3d715fe0_0 .var "half_sum", 0 0;
v0x559e3d7160a0_0 .var "sum", 0 0;
E_0x559e3d715920 .event edge, v0x559e3d715ba0_0, v0x559e3d715d40_0, v0x559e3d715e10_0;
S_0x559e3d7159a0 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d7156c0;
 .timescale -9 -12;
S_0x559e3d7171a0 .scope module, "PWM" "pwm" 4 21, 8 5 0, S_0x559e3d6d0040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 4 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x559e3d717330 .param/l "N" 0 8 7, +C4<00000000000000000000000000000100>;
v0x559e3d7246a0_0 .net "clk", 0 0, v0x559e3d7250d0_0;  alias, 1 drivers
v0x559e3d724760_0 .var "counter", 3 0;
v0x559e3d724800_0 .var "counter_comparator", 0 0;
v0x559e3d7248d0_0 .net "dead_end", 1 0, L_0x559e3d72ae90;  1 drivers
v0x559e3d7249b0_0 .net "duty", 3 0, v0x559e3d725190_0;  1 drivers
v0x559e3d724ac0_0 .net "ena", 0 0, v0x559e3d7252a0_0;  alias, 1 drivers
v0x559e3d724b90_0 .net "next_counter", 3 0, L_0x559e3d72aa50;  1 drivers
v0x559e3d724c60_0 .net "out", 0 0, v0x559e3d720280_0;  alias, 1 drivers
v0x559e3d724d30_0 .net "rst", 0 0, v0x559e3d7255c0_0;  alias, 1 drivers
v0x559e3d724e00_0 .net "step", 0 0, v0x559e3d716dd0_0;  alias, 1 drivers
v0x559e3d724ed0_0 .var "ticks", 3 0;
v0x559e3d724fa0_0 .net "ticks_minus_one", 3 0, L_0x559e3d729b00;  1 drivers
E_0x559e3d7174e0 .event edge, v0x559e3d71b2a0_0;
L_0x559e3d72ae90 .concat8 [ 1 1 0 0], L_0x559e3d72adc0, L_0x559e3d729e70;
S_0x559e3d717540 .scope module, "decrementer" "adder_n" 8 35, 6 4 0, S_0x559e3d7171a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x559e3d717740 .param/l "N" 0 6 6, +C4<00000000000000000000000000000100>;
L_0x7f23d06ea210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x559e3d72a9e0 .functor BUFZ 1, L_0x7f23d06ea210, C4<0>, C4<0>, C4<0>;
v0x559e3d71b1a0_0 .net *"_ivl_33", 0 0, L_0x559e3d72a9e0;  1 drivers
v0x559e3d71b2a0_0 .net "a", 3 0, v0x559e3d724760_0;  1 drivers
L_0x7f23d06ea1c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x559e3d71b380_0 .net "b", 3 0, L_0x7f23d06ea1c8;  1 drivers
v0x559e3d71b440_0 .net "c_in", 0 0, L_0x7f23d06ea210;  1 drivers
v0x559e3d71b500_0 .net "c_out", 0 0, L_0x559e3d72adc0;  1 drivers
v0x559e3d71b610_0 .net "carries", 4 0, L_0x559e3d72abb0;  1 drivers
v0x559e3d71b6f0_0 .net "sum", 3 0, L_0x559e3d72aa50;  alias, 1 drivers
L_0x559e3d729f40 .part v0x559e3d724760_0, 0, 1;
L_0x559e3d729fe0 .part L_0x7f23d06ea1c8, 0, 1;
L_0x559e3d72a0b0 .part L_0x559e3d72abb0, 0, 1;
L_0x559e3d72a1b0 .part v0x559e3d724760_0, 1, 1;
L_0x559e3d72a2b0 .part L_0x7f23d06ea1c8, 1, 1;
L_0x559e3d72a380 .part L_0x559e3d72abb0, 1, 1;
L_0x559e3d72a4b0 .part v0x559e3d724760_0, 2, 1;
L_0x559e3d72a550 .part L_0x7f23d06ea1c8, 2, 1;
L_0x559e3d72a640 .part L_0x559e3d72abb0, 2, 1;
L_0x559e3d72a710 .part v0x559e3d724760_0, 3, 1;
L_0x559e3d72a840 .part L_0x7f23d06ea1c8, 3, 1;
L_0x559e3d72a910 .part L_0x559e3d72abb0, 3, 1;
L_0x559e3d72aa50 .concat8 [ 1 1 1 1], v0x559e3d7185d0_0, v0x559e3d7193f0_0, v0x559e3d71a220_0, v0x559e3d71b040_0;
LS_0x559e3d72abb0_0_0 .concat8 [ 1 1 1 1], L_0x559e3d72a9e0, v0x559e3d718400_0, v0x559e3d719220_0, v0x559e3d71a050_0;
LS_0x559e3d72abb0_0_4 .concat8 [ 1 0 0 0], v0x559e3d71ae70_0;
L_0x559e3d72abb0 .concat8 [ 4 1 0 0], LS_0x559e3d72abb0_0_0, LS_0x559e3d72abb0_0_4;
L_0x559e3d72adc0 .part L_0x559e3d72abb0, 4, 1;
S_0x559e3d7178c0 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 6 18, 6 18 0, S_0x559e3d717540;
 .timescale -9 -12;
P_0x559e3d717ae0 .param/l "i" 0 6 18, +C4<00>;
S_0x559e3d717bc0 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d7178c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d7180d0_0 .net "a", 0 0, L_0x559e3d729f40;  1 drivers
v0x559e3d7181b0_0 .var "a_and_b", 0 0;
v0x559e3d718270_0 .net "b", 0 0, L_0x559e3d729fe0;  1 drivers
v0x559e3d718340_0 .net "c_in", 0 0, L_0x559e3d72a0b0;  1 drivers
v0x559e3d718400_0 .var "c_out", 0 0;
v0x559e3d718510_0 .var "half_sum", 0 0;
v0x559e3d7185d0_0 .var "sum", 0 0;
E_0x559e3d717e50 .event edge, v0x559e3d7180d0_0, v0x559e3d718270_0, v0x559e3d718340_0;
S_0x559e3d717ed0 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d717bc0;
 .timescale -9 -12;
S_0x559e3d718730 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 6 18, 6 18 0, S_0x559e3d717540;
 .timescale -9 -12;
P_0x559e3d718950 .param/l "i" 0 6 18, +C4<01>;
S_0x559e3d718a10 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d718730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d718ef0_0 .net "a", 0 0, L_0x559e3d72a1b0;  1 drivers
v0x559e3d718fd0_0 .var "a_and_b", 0 0;
v0x559e3d719090_0 .net "b", 0 0, L_0x559e3d72a2b0;  1 drivers
v0x559e3d719160_0 .net "c_in", 0 0, L_0x559e3d72a380;  1 drivers
v0x559e3d719220_0 .var "c_out", 0 0;
v0x559e3d719330_0 .var "half_sum", 0 0;
v0x559e3d7193f0_0 .var "sum", 0 0;
E_0x559e3d718c70 .event edge, v0x559e3d718ef0_0, v0x559e3d719090_0, v0x559e3d719160_0;
S_0x559e3d718cf0 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d718a10;
 .timescale -9 -12;
S_0x559e3d719550 .scope generate, "ripple_carry[2]" "ripple_carry[2]" 6 18, 6 18 0, S_0x559e3d717540;
 .timescale -9 -12;
P_0x559e3d719750 .param/l "i" 0 6 18, +C4<010>;
S_0x559e3d719810 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d719550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d719d20_0 .net "a", 0 0, L_0x559e3d72a4b0;  1 drivers
v0x559e3d719e00_0 .var "a_and_b", 0 0;
v0x559e3d719ec0_0 .net "b", 0 0, L_0x559e3d72a550;  1 drivers
v0x559e3d719f90_0 .net "c_in", 0 0, L_0x559e3d72a640;  1 drivers
v0x559e3d71a050_0 .var "c_out", 0 0;
v0x559e3d71a160_0 .var "half_sum", 0 0;
v0x559e3d71a220_0 .var "sum", 0 0;
E_0x559e3d719aa0 .event edge, v0x559e3d719d20_0, v0x559e3d719ec0_0, v0x559e3d719f90_0;
S_0x559e3d719b20 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d719810;
 .timescale -9 -12;
S_0x559e3d71a380 .scope generate, "ripple_carry[3]" "ripple_carry[3]" 6 18, 6 18 0, S_0x559e3d717540;
 .timescale -9 -12;
P_0x559e3d71a580 .param/l "i" 0 6 18, +C4<011>;
S_0x559e3d71a660 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d71a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d71ab40_0 .net "a", 0 0, L_0x559e3d72a710;  1 drivers
v0x559e3d71ac20_0 .var "a_and_b", 0 0;
v0x559e3d71ace0_0 .net "b", 0 0, L_0x559e3d72a840;  1 drivers
v0x559e3d71adb0_0 .net "c_in", 0 0, L_0x559e3d72a910;  1 drivers
v0x559e3d71ae70_0 .var "c_out", 0 0;
v0x559e3d71af80_0 .var "half_sum", 0 0;
v0x559e3d71b040_0 .var "sum", 0 0;
E_0x559e3d71a8c0 .event edge, v0x559e3d71ab40_0, v0x559e3d71ace0_0, v0x559e3d71adb0_0;
S_0x559e3d71a940 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d71a660;
 .timescale -9 -12;
S_0x559e3d71b870 .scope module, "duty_on" "comparator_lt_unsigned" 8 38, 9 3 0, S_0x559e3d7171a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "out";
P_0x559e3d71ba70 .param/l "N" 0 9 4, +C4<00000000000000000000000000000100>;
L_0x559e3d6fa020 .functor NOT 4, v0x559e3d725190_0, C4<0000>, C4<0000>, C4<0000>;
v0x559e3d71ff00_0 .net/s "a", 3 0, v0x559e3d724760_0;  alias, 1 drivers
v0x559e3d720030_0 .net/s "b", 3 0, v0x559e3d725190_0;  alias, 1 drivers
v0x559e3d720110_0 .net "carry_out", 0 0, L_0x559e3d72bfb0;  1 drivers
v0x559e3d7201b0_0 .net/s "diff", 3 0, L_0x559e3d72bc40;  1 drivers
v0x559e3d720280_0 .var "out", 0 0;
E_0x559e3d71bb60 .event edge, v0x559e3d71fb90_0;
S_0x559e3d71bbe0 .scope module, "subtractor_from_2N" "adder_n" 9 13, 6 4 0, S_0x559e3d71b870;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x559e3d71bde0 .param/l "N" 0 6 6, +C4<00000000000000000000000000000100>;
L_0x7f23d06ea258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x559e3d72bbd0 .functor BUFZ 1, L_0x7f23d06ea258, C4<0>, C4<0>, C4<0>;
v0x559e3d71f840_0 .net *"_ivl_33", 0 0, L_0x559e3d72bbd0;  1 drivers
v0x559e3d71f940_0 .net "a", 3 0, v0x559e3d724760_0;  alias, 1 drivers
v0x559e3d71fa00_0 .net "b", 3 0, L_0x559e3d6fa020;  1 drivers
v0x559e3d71fad0_0 .net "c_in", 0 0, L_0x7f23d06ea258;  1 drivers
v0x559e3d71fb90_0 .net "c_out", 0 0, L_0x559e3d72bfb0;  alias, 1 drivers
v0x559e3d71fca0_0 .net "carries", 4 0, L_0x559e3d72bda0;  1 drivers
v0x559e3d71fd80_0 .net "sum", 3 0, L_0x559e3d72bc40;  alias, 1 drivers
L_0x559e3d72afd0 .part v0x559e3d724760_0, 0, 1;
L_0x559e3d72b180 .part L_0x559e3d6fa020, 0, 1;
L_0x559e3d72b250 .part L_0x559e3d72bda0, 0, 1;
L_0x559e3d72b350 .part v0x559e3d724760_0, 1, 1;
L_0x559e3d72b450 .part L_0x559e3d6fa020, 1, 1;
L_0x559e3d72b570 .part L_0x559e3d72bda0, 1, 1;
L_0x559e3d72b6a0 .part v0x559e3d724760_0, 2, 1;
L_0x559e3d72b740 .part L_0x559e3d6fa020, 2, 1;
L_0x559e3d72b830 .part L_0x559e3d72bda0, 2, 1;
L_0x559e3d72b900 .part v0x559e3d724760_0, 3, 1;
L_0x559e3d72ba30 .part L_0x559e3d6fa020, 3, 1;
L_0x559e3d72bb00 .part L_0x559e3d72bda0, 3, 1;
L_0x559e3d72bc40 .concat8 [ 1 1 1 1], v0x559e3d71cc70_0, v0x559e3d71da90_0, v0x559e3d71e8c0_0, v0x559e3d71f6e0_0;
LS_0x559e3d72bda0_0_0 .concat8 [ 1 1 1 1], L_0x559e3d72bbd0, v0x559e3d71caa0_0, v0x559e3d71d8c0_0, v0x559e3d71e6f0_0;
LS_0x559e3d72bda0_0_4 .concat8 [ 1 0 0 0], v0x559e3d71f510_0;
L_0x559e3d72bda0 .concat8 [ 4 1 0 0], LS_0x559e3d72bda0_0_0, LS_0x559e3d72bda0_0_4;
L_0x559e3d72bfb0 .part L_0x559e3d72bda0, 4, 1;
S_0x559e3d71bf60 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 6 18, 6 18 0, S_0x559e3d71bbe0;
 .timescale -9 -12;
P_0x559e3d71c180 .param/l "i" 0 6 18, +C4<00>;
S_0x559e3d71c260 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d71bf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d71c770_0 .net "a", 0 0, L_0x559e3d72afd0;  1 drivers
v0x559e3d71c850_0 .var "a_and_b", 0 0;
v0x559e3d71c910_0 .net "b", 0 0, L_0x559e3d72b180;  1 drivers
v0x559e3d71c9e0_0 .net "c_in", 0 0, L_0x559e3d72b250;  1 drivers
v0x559e3d71caa0_0 .var "c_out", 0 0;
v0x559e3d71cbb0_0 .var "half_sum", 0 0;
v0x559e3d71cc70_0 .var "sum", 0 0;
E_0x559e3d71c4f0 .event edge, v0x559e3d71c770_0, v0x559e3d71c910_0, v0x559e3d71c9e0_0;
S_0x559e3d71c570 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d71c260;
 .timescale -9 -12;
S_0x559e3d71cdd0 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 6 18, 6 18 0, S_0x559e3d71bbe0;
 .timescale -9 -12;
P_0x559e3d71cff0 .param/l "i" 0 6 18, +C4<01>;
S_0x559e3d71d0b0 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d71cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d71d590_0 .net "a", 0 0, L_0x559e3d72b350;  1 drivers
v0x559e3d71d670_0 .var "a_and_b", 0 0;
v0x559e3d71d730_0 .net "b", 0 0, L_0x559e3d72b450;  1 drivers
v0x559e3d71d800_0 .net "c_in", 0 0, L_0x559e3d72b570;  1 drivers
v0x559e3d71d8c0_0 .var "c_out", 0 0;
v0x559e3d71d9d0_0 .var "half_sum", 0 0;
v0x559e3d71da90_0 .var "sum", 0 0;
E_0x559e3d71d310 .event edge, v0x559e3d71d590_0, v0x559e3d71d730_0, v0x559e3d71d800_0;
S_0x559e3d71d390 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d71d0b0;
 .timescale -9 -12;
S_0x559e3d71dbf0 .scope generate, "ripple_carry[2]" "ripple_carry[2]" 6 18, 6 18 0, S_0x559e3d71bbe0;
 .timescale -9 -12;
P_0x559e3d71ddf0 .param/l "i" 0 6 18, +C4<010>;
S_0x559e3d71deb0 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d71dbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d71e3c0_0 .net "a", 0 0, L_0x559e3d72b6a0;  1 drivers
v0x559e3d71e4a0_0 .var "a_and_b", 0 0;
v0x559e3d71e560_0 .net "b", 0 0, L_0x559e3d72b740;  1 drivers
v0x559e3d71e630_0 .net "c_in", 0 0, L_0x559e3d72b830;  1 drivers
v0x559e3d71e6f0_0 .var "c_out", 0 0;
v0x559e3d71e800_0 .var "half_sum", 0 0;
v0x559e3d71e8c0_0 .var "sum", 0 0;
E_0x559e3d71e140 .event edge, v0x559e3d71e3c0_0, v0x559e3d71e560_0, v0x559e3d71e630_0;
S_0x559e3d71e1c0 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d71deb0;
 .timescale -9 -12;
S_0x559e3d71ea20 .scope generate, "ripple_carry[3]" "ripple_carry[3]" 6 18, 6 18 0, S_0x559e3d71bbe0;
 .timescale -9 -12;
P_0x559e3d71ec20 .param/l "i" 0 6 18, +C4<011>;
S_0x559e3d71ed00 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d71ea20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d71f1e0_0 .net "a", 0 0, L_0x559e3d72b900;  1 drivers
v0x559e3d71f2c0_0 .var "a_and_b", 0 0;
v0x559e3d71f380_0 .net "b", 0 0, L_0x559e3d72ba30;  1 drivers
v0x559e3d71f450_0 .net "c_in", 0 0, L_0x559e3d72bb00;  1 drivers
v0x559e3d71f510_0 .var "c_out", 0 0;
v0x559e3d71f620_0 .var "half_sum", 0 0;
v0x559e3d71f6e0_0 .var "sum", 0 0;
E_0x559e3d71ef60 .event edge, v0x559e3d71f1e0_0, v0x559e3d71f380_0, v0x559e3d71f450_0;
S_0x559e3d71efe0 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d71ed00;
 .timescale -9 -12;
S_0x559e3d7203d0 .scope module, "ticks_reset_value" "adder_n" 8 22, 6 4 0, S_0x559e3d7171a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x559e3d7205b0 .param/l "N" 0 6 6, +C4<00000000000000000000000000000100>;
L_0x7f23d06ea180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x559e3d729a90 .functor BUFZ 1, L_0x7f23d06ea180, C4<0>, C4<0>, C4<0>;
v0x559e3d723fd0_0 .net *"_ivl_33", 0 0, L_0x559e3d729a90;  1 drivers
v0x559e3d7240d0_0 .net "a", 3 0, v0x559e3d724ed0_0;  1 drivers
L_0x7f23d06ea138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x559e3d7241b0_0 .net "b", 3 0, L_0x7f23d06ea138;  1 drivers
v0x559e3d724270_0 .net "c_in", 0 0, L_0x7f23d06ea180;  1 drivers
v0x559e3d724330_0 .net "c_out", 0 0, L_0x559e3d729e70;  1 drivers
v0x559e3d724440_0 .net "carries", 4 0, L_0x559e3d729c60;  1 drivers
v0x559e3d724520_0 .net "sum", 3 0, L_0x559e3d729b00;  alias, 1 drivers
L_0x559e3d728f80 .part v0x559e3d724ed0_0, 0, 1;
L_0x559e3d729070 .part L_0x7f23d06ea138, 0, 1;
L_0x559e3d729110 .part L_0x559e3d729c60, 0, 1;
L_0x559e3d729210 .part v0x559e3d724ed0_0, 1, 1;
L_0x559e3d729310 .part L_0x7f23d06ea138, 1, 1;
L_0x559e3d729430 .part L_0x559e3d729c60, 1, 1;
L_0x559e3d729560 .part v0x559e3d724ed0_0, 2, 1;
L_0x559e3d729600 .part L_0x7f23d06ea138, 2, 1;
L_0x559e3d7296f0 .part L_0x559e3d729c60, 2, 1;
L_0x559e3d7297c0 .part v0x559e3d724ed0_0, 3, 1;
L_0x559e3d7298f0 .part L_0x7f23d06ea138, 3, 1;
L_0x559e3d7299c0 .part L_0x559e3d729c60, 3, 1;
L_0x559e3d729b00 .concat8 [ 1 1 1 1], v0x559e3d721400_0, v0x559e3d722220_0, v0x559e3d723050_0, v0x559e3d723e70_0;
LS_0x559e3d729c60_0_0 .concat8 [ 1 1 1 1], L_0x559e3d729a90, v0x559e3d721230_0, v0x559e3d722050_0, v0x559e3d722e80_0;
LS_0x559e3d729c60_0_4 .concat8 [ 1 0 0 0], v0x559e3d723ca0_0;
L_0x559e3d729c60 .concat8 [ 4 1 0 0], LS_0x559e3d729c60_0_0, LS_0x559e3d729c60_0_4;
L_0x559e3d729e70 .part L_0x559e3d729c60, 4, 1;
S_0x559e3d720730 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 6 18, 6 18 0, S_0x559e3d7203d0;
 .timescale -9 -12;
P_0x559e3d720910 .param/l "i" 0 6 18, +C4<00>;
S_0x559e3d7209f0 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d720730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d720f00_0 .net "a", 0 0, L_0x559e3d728f80;  1 drivers
v0x559e3d720fe0_0 .var "a_and_b", 0 0;
v0x559e3d7210a0_0 .net "b", 0 0, L_0x559e3d729070;  1 drivers
v0x559e3d721170_0 .net "c_in", 0 0, L_0x559e3d729110;  1 drivers
v0x559e3d721230_0 .var "c_out", 0 0;
v0x559e3d721340_0 .var "half_sum", 0 0;
v0x559e3d721400_0 .var "sum", 0 0;
E_0x559e3d720c80 .event edge, v0x559e3d720f00_0, v0x559e3d7210a0_0, v0x559e3d721170_0;
S_0x559e3d720d00 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d7209f0;
 .timescale -9 -12;
S_0x559e3d721560 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 6 18, 6 18 0, S_0x559e3d7203d0;
 .timescale -9 -12;
P_0x559e3d721780 .param/l "i" 0 6 18, +C4<01>;
S_0x559e3d721840 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d721560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d721d20_0 .net "a", 0 0, L_0x559e3d729210;  1 drivers
v0x559e3d721e00_0 .var "a_and_b", 0 0;
v0x559e3d721ec0_0 .net "b", 0 0, L_0x559e3d729310;  1 drivers
v0x559e3d721f90_0 .net "c_in", 0 0, L_0x559e3d729430;  1 drivers
v0x559e3d722050_0 .var "c_out", 0 0;
v0x559e3d722160_0 .var "half_sum", 0 0;
v0x559e3d722220_0 .var "sum", 0 0;
E_0x559e3d721aa0 .event edge, v0x559e3d721d20_0, v0x559e3d721ec0_0, v0x559e3d721f90_0;
S_0x559e3d721b20 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d721840;
 .timescale -9 -12;
S_0x559e3d722380 .scope generate, "ripple_carry[2]" "ripple_carry[2]" 6 18, 6 18 0, S_0x559e3d7203d0;
 .timescale -9 -12;
P_0x559e3d722580 .param/l "i" 0 6 18, +C4<010>;
S_0x559e3d722640 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d722380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d722b50_0 .net "a", 0 0, L_0x559e3d729560;  1 drivers
v0x559e3d722c30_0 .var "a_and_b", 0 0;
v0x559e3d722cf0_0 .net "b", 0 0, L_0x559e3d729600;  1 drivers
v0x559e3d722dc0_0 .net "c_in", 0 0, L_0x559e3d7296f0;  1 drivers
v0x559e3d722e80_0 .var "c_out", 0 0;
v0x559e3d722f90_0 .var "half_sum", 0 0;
v0x559e3d723050_0 .var "sum", 0 0;
E_0x559e3d7228d0 .event edge, v0x559e3d722b50_0, v0x559e3d722cf0_0, v0x559e3d722dc0_0;
S_0x559e3d722950 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d722640;
 .timescale -9 -12;
S_0x559e3d7231b0 .scope generate, "ripple_carry[3]" "ripple_carry[3]" 6 18, 6 18 0, S_0x559e3d7203d0;
 .timescale -9 -12;
P_0x559e3d7233b0 .param/l "i" 0 6 18, +C4<011>;
S_0x559e3d723490 .scope module, "ADDER" "adder_1" 6 19, 7 6 0, S_0x559e3d7231b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x559e3d723970_0 .net "a", 0 0, L_0x559e3d7297c0;  1 drivers
v0x559e3d723a50_0 .var "a_and_b", 0 0;
v0x559e3d723b10_0 .net "b", 0 0, L_0x559e3d7298f0;  1 drivers
v0x559e3d723be0_0 .net "c_in", 0 0, L_0x559e3d7299c0;  1 drivers
v0x559e3d723ca0_0 .var "c_out", 0 0;
v0x559e3d723db0_0 .var "half_sum", 0 0;
v0x559e3d723e70_0 .var "sum", 0 0;
E_0x559e3d7236f0 .event edge, v0x559e3d723970_0, v0x559e3d723b10_0, v0x559e3d723be0_0;
S_0x559e3d723770 .scope begin, "adder_gates" "adder_gates" 7 14, 7 14 0, S_0x559e3d723490;
 .timescale -9 -12;
    .scope S_0x559e3d6d13a0;
T_0 ;
Ewait_0 .event/or E_0x559e3d69a6c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x559e3d69e960_0;
    %load/vec4 v0x559e3d68b800_0;
    %xor;
    %store/vec4 v0x559e3d6fa180_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x559e3d6d13a0;
T_1 ;
Ewait_1 .event/or E_0x559e3d69a9f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x559e3d6fa180_0;
    %inv;
    %store/vec4 v0x559e3d692c10_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x559e3d6d13a0;
T_2 ;
Ewait_2 .event/or E_0x559e3d69a820, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x559e3d692c10_0;
    %and/r;
    %store/vec4 v0x559e3d6fb530_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x559e3d7094e0;
T_3 ;
Ewait_3 .event/or E_0x559e3d709770, E_0x0;
    %wait Ewait_3;
    %fork t_1, S_0x559e3d7097f0;
    %jmp t_0;
    .scope S_0x559e3d7097f0;
t_1 ;
    %load/vec4 v0x559e3d6d54b0_0;
    %load/vec4 v0x559e3d709af0_0;
    %and;
    %store/vec4 v0x559e3d709a30_0, 0, 1;
    %load/vec4 v0x559e3d6d54b0_0;
    %load/vec4 v0x559e3d709af0_0;
    %xor;
    %store/vec4 v0x559e3d709d90_0, 0, 1;
    %load/vec4 v0x559e3d709a30_0;
    %load/vec4 v0x559e3d709d90_0;
    %load/vec4 v0x559e3d709bc0_0;
    %and;
    %or;
    %store/vec4 v0x559e3d709c80_0, 0, 1;
    %load/vec4 v0x559e3d709d90_0;
    %load/vec4 v0x559e3d709bc0_0;
    %xor;
    %store/vec4 v0x559e3d709e50_0, 0, 1;
    %end;
    .scope S_0x559e3d7094e0;
t_0 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x559e3d70a290;
T_4 ;
Ewait_4 .event/or E_0x559e3d70a4f0, E_0x0;
    %wait Ewait_4;
    %fork t_3, S_0x559e3d70a570;
    %jmp t_2;
    .scope S_0x559e3d70a570;
t_3 ;
    %load/vec4 v0x559e3d70a770_0;
    %load/vec4 v0x559e3d70a910_0;
    %and;
    %store/vec4 v0x559e3d70a850_0, 0, 1;
    %load/vec4 v0x559e3d70a770_0;
    %load/vec4 v0x559e3d70a910_0;
    %xor;
    %store/vec4 v0x559e3d70abb0_0, 0, 1;
    %load/vec4 v0x559e3d70a850_0;
    %load/vec4 v0x559e3d70abb0_0;
    %load/vec4 v0x559e3d70a9e0_0;
    %and;
    %or;
    %store/vec4 v0x559e3d70aaa0_0, 0, 1;
    %load/vec4 v0x559e3d70abb0_0;
    %load/vec4 v0x559e3d70a9e0_0;
    %xor;
    %store/vec4 v0x559e3d70ac70_0, 0, 1;
    %end;
    .scope S_0x559e3d70a290;
t_2 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x559e3d70b090;
T_5 ;
Ewait_5 .event/or E_0x559e3d70b320, E_0x0;
    %wait Ewait_5;
    %fork t_5, S_0x559e3d70b3a0;
    %jmp t_4;
    .scope S_0x559e3d70b3a0;
t_5 ;
    %load/vec4 v0x559e3d70b5a0_0;
    %load/vec4 v0x559e3d70b740_0;
    %and;
    %store/vec4 v0x559e3d70b680_0, 0, 1;
    %load/vec4 v0x559e3d70b5a0_0;
    %load/vec4 v0x559e3d70b740_0;
    %xor;
    %store/vec4 v0x559e3d70b9e0_0, 0, 1;
    %load/vec4 v0x559e3d70b680_0;
    %load/vec4 v0x559e3d70b9e0_0;
    %load/vec4 v0x559e3d70b810_0;
    %and;
    %or;
    %store/vec4 v0x559e3d70b8d0_0, 0, 1;
    %load/vec4 v0x559e3d70b9e0_0;
    %load/vec4 v0x559e3d70b810_0;
    %xor;
    %store/vec4 v0x559e3d70baa0_0, 0, 1;
    %end;
    .scope S_0x559e3d70b090;
t_4 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x559e3d70bee0;
T_6 ;
Ewait_6 .event/or E_0x559e3d70c140, E_0x0;
    %wait Ewait_6;
    %fork t_7, S_0x559e3d70c1c0;
    %jmp t_6;
    .scope S_0x559e3d70c1c0;
t_7 ;
    %load/vec4 v0x559e3d70c3c0_0;
    %load/vec4 v0x559e3d70c560_0;
    %and;
    %store/vec4 v0x559e3d70c4a0_0, 0, 1;
    %load/vec4 v0x559e3d70c3c0_0;
    %load/vec4 v0x559e3d70c560_0;
    %xor;
    %store/vec4 v0x559e3d70c800_0, 0, 1;
    %load/vec4 v0x559e3d70c4a0_0;
    %load/vec4 v0x559e3d70c800_0;
    %load/vec4 v0x559e3d70c630_0;
    %and;
    %or;
    %store/vec4 v0x559e3d70c6f0_0, 0, 1;
    %load/vec4 v0x559e3d70c800_0;
    %load/vec4 v0x559e3d70c630_0;
    %xor;
    %store/vec4 v0x559e3d70c8c0_0, 0, 1;
    %end;
    .scope S_0x559e3d70bee0;
t_6 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x559e3d70cd50;
T_7 ;
Ewait_7 .event/or E_0x559e3d70cfb0, E_0x0;
    %wait Ewait_7;
    %fork t_9, S_0x559e3d70d030;
    %jmp t_8;
    .scope S_0x559e3d70d030;
t_9 ;
    %load/vec4 v0x559e3d70d230_0;
    %load/vec4 v0x559e3d70d3d0_0;
    %and;
    %store/vec4 v0x559e3d70d310_0, 0, 1;
    %load/vec4 v0x559e3d70d230_0;
    %load/vec4 v0x559e3d70d3d0_0;
    %xor;
    %store/vec4 v0x559e3d70d640_0, 0, 1;
    %load/vec4 v0x559e3d70d310_0;
    %load/vec4 v0x559e3d70d640_0;
    %load/vec4 v0x559e3d70d470_0;
    %and;
    %or;
    %store/vec4 v0x559e3d70d530_0, 0, 1;
    %load/vec4 v0x559e3d70d640_0;
    %load/vec4 v0x559e3d70d470_0;
    %xor;
    %store/vec4 v0x559e3d70d700_0, 0, 1;
    %end;
    .scope S_0x559e3d70cd50;
t_8 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x559e3d70db40;
T_8 ;
Ewait_8 .event/or E_0x559e3d70dda0, E_0x0;
    %wait Ewait_8;
    %fork t_11, S_0x559e3d70de20;
    %jmp t_10;
    .scope S_0x559e3d70de20;
t_11 ;
    %load/vec4 v0x559e3d70e020_0;
    %load/vec4 v0x559e3d70e1c0_0;
    %and;
    %store/vec4 v0x559e3d70e100_0, 0, 1;
    %load/vec4 v0x559e3d70e020_0;
    %load/vec4 v0x559e3d70e1c0_0;
    %xor;
    %store/vec4 v0x559e3d70e460_0, 0, 1;
    %load/vec4 v0x559e3d70e100_0;
    %load/vec4 v0x559e3d70e460_0;
    %load/vec4 v0x559e3d70e290_0;
    %and;
    %or;
    %store/vec4 v0x559e3d70e350_0, 0, 1;
    %load/vec4 v0x559e3d70e460_0;
    %load/vec4 v0x559e3d70e290_0;
    %xor;
    %store/vec4 v0x559e3d70e520_0, 0, 1;
    %end;
    .scope S_0x559e3d70db40;
t_10 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x559e3d70e960;
T_9 ;
Ewait_9 .event/or E_0x559e3d70ebc0, E_0x0;
    %wait Ewait_9;
    %fork t_13, S_0x559e3d70ec40;
    %jmp t_12;
    .scope S_0x559e3d70ec40;
t_13 ;
    %load/vec4 v0x559e3d70ee40_0;
    %load/vec4 v0x559e3d70efe0_0;
    %and;
    %store/vec4 v0x559e3d70ef20_0, 0, 1;
    %load/vec4 v0x559e3d70ee40_0;
    %load/vec4 v0x559e3d70efe0_0;
    %xor;
    %store/vec4 v0x559e3d70f280_0, 0, 1;
    %load/vec4 v0x559e3d70ef20_0;
    %load/vec4 v0x559e3d70f280_0;
    %load/vec4 v0x559e3d70f0b0_0;
    %and;
    %or;
    %store/vec4 v0x559e3d70f170_0, 0, 1;
    %load/vec4 v0x559e3d70f280_0;
    %load/vec4 v0x559e3d70f0b0_0;
    %xor;
    %store/vec4 v0x559e3d70f340_0, 0, 1;
    %end;
    .scope S_0x559e3d70e960;
t_12 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x559e3d7101a0;
T_10 ;
Ewait_10 .event/or E_0x559e3d710430, E_0x0;
    %wait Ewait_10;
    %fork t_15, S_0x559e3d7104b0;
    %jmp t_14;
    .scope S_0x559e3d7104b0;
t_15 ;
    %load/vec4 v0x559e3d7106b0_0;
    %load/vec4 v0x559e3d710850_0;
    %and;
    %store/vec4 v0x559e3d710790_0, 0, 1;
    %load/vec4 v0x559e3d7106b0_0;
    %load/vec4 v0x559e3d710850_0;
    %xor;
    %store/vec4 v0x559e3d710af0_0, 0, 1;
    %load/vec4 v0x559e3d710790_0;
    %load/vec4 v0x559e3d710af0_0;
    %load/vec4 v0x559e3d710920_0;
    %and;
    %or;
    %store/vec4 v0x559e3d7109e0_0, 0, 1;
    %load/vec4 v0x559e3d710af0_0;
    %load/vec4 v0x559e3d710920_0;
    %xor;
    %store/vec4 v0x559e3d710bb0_0, 0, 1;
    %end;
    .scope S_0x559e3d7101a0;
t_14 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x559e3d710ff0;
T_11 ;
Ewait_11 .event/or E_0x559e3d711250, E_0x0;
    %wait Ewait_11;
    %fork t_17, S_0x559e3d7112d0;
    %jmp t_16;
    .scope S_0x559e3d7112d0;
t_17 ;
    %load/vec4 v0x559e3d7114d0_0;
    %load/vec4 v0x559e3d711670_0;
    %and;
    %store/vec4 v0x559e3d7115b0_0, 0, 1;
    %load/vec4 v0x559e3d7114d0_0;
    %load/vec4 v0x559e3d711670_0;
    %xor;
    %store/vec4 v0x559e3d711910_0, 0, 1;
    %load/vec4 v0x559e3d7115b0_0;
    %load/vec4 v0x559e3d711910_0;
    %load/vec4 v0x559e3d711740_0;
    %and;
    %or;
    %store/vec4 v0x559e3d711800_0, 0, 1;
    %load/vec4 v0x559e3d711910_0;
    %load/vec4 v0x559e3d711740_0;
    %xor;
    %store/vec4 v0x559e3d7119d0_0, 0, 1;
    %end;
    .scope S_0x559e3d710ff0;
t_16 %join;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x559e3d711df0;
T_12 ;
Ewait_12 .event/or E_0x559e3d712080, E_0x0;
    %wait Ewait_12;
    %fork t_19, S_0x559e3d712100;
    %jmp t_18;
    .scope S_0x559e3d712100;
t_19 ;
    %load/vec4 v0x559e3d712300_0;
    %load/vec4 v0x559e3d7124a0_0;
    %and;
    %store/vec4 v0x559e3d7123e0_0, 0, 1;
    %load/vec4 v0x559e3d712300_0;
    %load/vec4 v0x559e3d7124a0_0;
    %xor;
    %store/vec4 v0x559e3d712740_0, 0, 1;
    %load/vec4 v0x559e3d7123e0_0;
    %load/vec4 v0x559e3d712740_0;
    %load/vec4 v0x559e3d712570_0;
    %and;
    %or;
    %store/vec4 v0x559e3d712630_0, 0, 1;
    %load/vec4 v0x559e3d712740_0;
    %load/vec4 v0x559e3d712570_0;
    %xor;
    %store/vec4 v0x559e3d712800_0, 0, 1;
    %end;
    .scope S_0x559e3d711df0;
t_18 %join;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x559e3d712c40;
T_13 ;
Ewait_13 .event/or E_0x559e3d712ea0, E_0x0;
    %wait Ewait_13;
    %fork t_21, S_0x559e3d712f20;
    %jmp t_20;
    .scope S_0x559e3d712f20;
t_21 ;
    %load/vec4 v0x559e3d713120_0;
    %load/vec4 v0x559e3d7132c0_0;
    %and;
    %store/vec4 v0x559e3d713200_0, 0, 1;
    %load/vec4 v0x559e3d713120_0;
    %load/vec4 v0x559e3d7132c0_0;
    %xor;
    %store/vec4 v0x559e3d713560_0, 0, 1;
    %load/vec4 v0x559e3d713200_0;
    %load/vec4 v0x559e3d713560_0;
    %load/vec4 v0x559e3d713390_0;
    %and;
    %or;
    %store/vec4 v0x559e3d713450_0, 0, 1;
    %load/vec4 v0x559e3d713560_0;
    %load/vec4 v0x559e3d713390_0;
    %xor;
    %store/vec4 v0x559e3d713620_0, 0, 1;
    %end;
    .scope S_0x559e3d712c40;
t_20 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x559e3d713ab0;
T_14 ;
Ewait_14 .event/or E_0x559e3d713d10, E_0x0;
    %wait Ewait_14;
    %fork t_23, S_0x559e3d713d90;
    %jmp t_22;
    .scope S_0x559e3d713d90;
t_23 ;
    %load/vec4 v0x559e3d713f90_0;
    %load/vec4 v0x559e3d714130_0;
    %and;
    %store/vec4 v0x559e3d714070_0, 0, 1;
    %load/vec4 v0x559e3d713f90_0;
    %load/vec4 v0x559e3d714130_0;
    %xor;
    %store/vec4 v0x559e3d7143a0_0, 0, 1;
    %load/vec4 v0x559e3d714070_0;
    %load/vec4 v0x559e3d7143a0_0;
    %load/vec4 v0x559e3d7141d0_0;
    %and;
    %or;
    %store/vec4 v0x559e3d714290_0, 0, 1;
    %load/vec4 v0x559e3d7143a0_0;
    %load/vec4 v0x559e3d7141d0_0;
    %xor;
    %store/vec4 v0x559e3d714460_0, 0, 1;
    %end;
    .scope S_0x559e3d713ab0;
t_22 %join;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x559e3d7148a0;
T_15 ;
Ewait_15 .event/or E_0x559e3d714b00, E_0x0;
    %wait Ewait_15;
    %fork t_25, S_0x559e3d714b80;
    %jmp t_24;
    .scope S_0x559e3d714b80;
t_25 ;
    %load/vec4 v0x559e3d714d80_0;
    %load/vec4 v0x559e3d714f20_0;
    %and;
    %store/vec4 v0x559e3d714e60_0, 0, 1;
    %load/vec4 v0x559e3d714d80_0;
    %load/vec4 v0x559e3d714f20_0;
    %xor;
    %store/vec4 v0x559e3d7151c0_0, 0, 1;
    %load/vec4 v0x559e3d714e60_0;
    %load/vec4 v0x559e3d7151c0_0;
    %load/vec4 v0x559e3d714ff0_0;
    %and;
    %or;
    %store/vec4 v0x559e3d7150b0_0, 0, 1;
    %load/vec4 v0x559e3d7151c0_0;
    %load/vec4 v0x559e3d714ff0_0;
    %xor;
    %store/vec4 v0x559e3d715280_0, 0, 1;
    %end;
    .scope S_0x559e3d7148a0;
t_24 %join;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x559e3d7156c0;
T_16 ;
Ewait_16 .event/or E_0x559e3d715920, E_0x0;
    %wait Ewait_16;
    %fork t_27, S_0x559e3d7159a0;
    %jmp t_26;
    .scope S_0x559e3d7159a0;
t_27 ;
    %load/vec4 v0x559e3d715ba0_0;
    %load/vec4 v0x559e3d715d40_0;
    %and;
    %store/vec4 v0x559e3d715c80_0, 0, 1;
    %load/vec4 v0x559e3d715ba0_0;
    %load/vec4 v0x559e3d715d40_0;
    %xor;
    %store/vec4 v0x559e3d715fe0_0, 0, 1;
    %load/vec4 v0x559e3d715c80_0;
    %load/vec4 v0x559e3d715fe0_0;
    %load/vec4 v0x559e3d715e10_0;
    %and;
    %or;
    %store/vec4 v0x559e3d715ed0_0, 0, 1;
    %load/vec4 v0x559e3d715fe0_0;
    %load/vec4 v0x559e3d715e10_0;
    %xor;
    %store/vec4 v0x559e3d7160a0_0, 0, 1;
    %end;
    .scope S_0x559e3d7156c0;
t_26 %join;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x559e3d6f07a0;
T_17 ;
Ewait_17 .event/or E_0x559e3d708e00, E_0x0;
    %wait Ewait_17;
    %load/vec4 v0x559e3d716a70_0;
    %store/vec4 v0x559e3d716dd0_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x559e3d6f07a0;
T_18 ;
Ewait_18 .event/or E_0x559e3d6fb330, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0x559e3d7169b0_0;
    %or/r;
    %inv;
    %store/vec4 v0x559e3d716a70_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x559e3d6f07a0;
T_19 ;
    %wait E_0x559e3d6fb150;
    %load/vec4 v0x559e3d716e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x559e3d716f30_0;
    %assign/vec4 v0x559e3d7169b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x559e3d716c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x559e3d716a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x559e3d717020_0;
    %assign/vec4 v0x559e3d7169b0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x559e3d716d10_0;
    %assign/vec4 v0x559e3d7169b0_0, 0;
T_19.5 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x559e3d7169b0_0;
    %assign/vec4 v0x559e3d7169b0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x559e3d7209f0;
T_20 ;
Ewait_19 .event/or E_0x559e3d720c80, E_0x0;
    %wait Ewait_19;
    %fork t_29, S_0x559e3d720d00;
    %jmp t_28;
    .scope S_0x559e3d720d00;
t_29 ;
    %load/vec4 v0x559e3d720f00_0;
    %load/vec4 v0x559e3d7210a0_0;
    %and;
    %store/vec4 v0x559e3d720fe0_0, 0, 1;
    %load/vec4 v0x559e3d720f00_0;
    %load/vec4 v0x559e3d7210a0_0;
    %xor;
    %store/vec4 v0x559e3d721340_0, 0, 1;
    %load/vec4 v0x559e3d720fe0_0;
    %load/vec4 v0x559e3d721340_0;
    %load/vec4 v0x559e3d721170_0;
    %and;
    %or;
    %store/vec4 v0x559e3d721230_0, 0, 1;
    %load/vec4 v0x559e3d721340_0;
    %load/vec4 v0x559e3d721170_0;
    %xor;
    %store/vec4 v0x559e3d721400_0, 0, 1;
    %end;
    .scope S_0x559e3d7209f0;
t_28 %join;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x559e3d721840;
T_21 ;
Ewait_20 .event/or E_0x559e3d721aa0, E_0x0;
    %wait Ewait_20;
    %fork t_31, S_0x559e3d721b20;
    %jmp t_30;
    .scope S_0x559e3d721b20;
t_31 ;
    %load/vec4 v0x559e3d721d20_0;
    %load/vec4 v0x559e3d721ec0_0;
    %and;
    %store/vec4 v0x559e3d721e00_0, 0, 1;
    %load/vec4 v0x559e3d721d20_0;
    %load/vec4 v0x559e3d721ec0_0;
    %xor;
    %store/vec4 v0x559e3d722160_0, 0, 1;
    %load/vec4 v0x559e3d721e00_0;
    %load/vec4 v0x559e3d722160_0;
    %load/vec4 v0x559e3d721f90_0;
    %and;
    %or;
    %store/vec4 v0x559e3d722050_0, 0, 1;
    %load/vec4 v0x559e3d722160_0;
    %load/vec4 v0x559e3d721f90_0;
    %xor;
    %store/vec4 v0x559e3d722220_0, 0, 1;
    %end;
    .scope S_0x559e3d721840;
t_30 %join;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x559e3d722640;
T_22 ;
Ewait_21 .event/or E_0x559e3d7228d0, E_0x0;
    %wait Ewait_21;
    %fork t_33, S_0x559e3d722950;
    %jmp t_32;
    .scope S_0x559e3d722950;
t_33 ;
    %load/vec4 v0x559e3d722b50_0;
    %load/vec4 v0x559e3d722cf0_0;
    %and;
    %store/vec4 v0x559e3d722c30_0, 0, 1;
    %load/vec4 v0x559e3d722b50_0;
    %load/vec4 v0x559e3d722cf0_0;
    %xor;
    %store/vec4 v0x559e3d722f90_0, 0, 1;
    %load/vec4 v0x559e3d722c30_0;
    %load/vec4 v0x559e3d722f90_0;
    %load/vec4 v0x559e3d722dc0_0;
    %and;
    %or;
    %store/vec4 v0x559e3d722e80_0, 0, 1;
    %load/vec4 v0x559e3d722f90_0;
    %load/vec4 v0x559e3d722dc0_0;
    %xor;
    %store/vec4 v0x559e3d723050_0, 0, 1;
    %end;
    .scope S_0x559e3d722640;
t_32 %join;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x559e3d723490;
T_23 ;
Ewait_22 .event/or E_0x559e3d7236f0, E_0x0;
    %wait Ewait_22;
    %fork t_35, S_0x559e3d723770;
    %jmp t_34;
    .scope S_0x559e3d723770;
t_35 ;
    %load/vec4 v0x559e3d723970_0;
    %load/vec4 v0x559e3d723b10_0;
    %and;
    %store/vec4 v0x559e3d723a50_0, 0, 1;
    %load/vec4 v0x559e3d723970_0;
    %load/vec4 v0x559e3d723b10_0;
    %xor;
    %store/vec4 v0x559e3d723db0_0, 0, 1;
    %load/vec4 v0x559e3d723a50_0;
    %load/vec4 v0x559e3d723db0_0;
    %load/vec4 v0x559e3d723be0_0;
    %and;
    %or;
    %store/vec4 v0x559e3d723ca0_0, 0, 1;
    %load/vec4 v0x559e3d723db0_0;
    %load/vec4 v0x559e3d723be0_0;
    %xor;
    %store/vec4 v0x559e3d723e70_0, 0, 1;
    %end;
    .scope S_0x559e3d723490;
t_34 %join;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x559e3d717bc0;
T_24 ;
Ewait_23 .event/or E_0x559e3d717e50, E_0x0;
    %wait Ewait_23;
    %fork t_37, S_0x559e3d717ed0;
    %jmp t_36;
    .scope S_0x559e3d717ed0;
t_37 ;
    %load/vec4 v0x559e3d7180d0_0;
    %load/vec4 v0x559e3d718270_0;
    %and;
    %store/vec4 v0x559e3d7181b0_0, 0, 1;
    %load/vec4 v0x559e3d7180d0_0;
    %load/vec4 v0x559e3d718270_0;
    %xor;
    %store/vec4 v0x559e3d718510_0, 0, 1;
    %load/vec4 v0x559e3d7181b0_0;
    %load/vec4 v0x559e3d718510_0;
    %load/vec4 v0x559e3d718340_0;
    %and;
    %or;
    %store/vec4 v0x559e3d718400_0, 0, 1;
    %load/vec4 v0x559e3d718510_0;
    %load/vec4 v0x559e3d718340_0;
    %xor;
    %store/vec4 v0x559e3d7185d0_0, 0, 1;
    %end;
    .scope S_0x559e3d717bc0;
t_36 %join;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x559e3d718a10;
T_25 ;
Ewait_24 .event/or E_0x559e3d718c70, E_0x0;
    %wait Ewait_24;
    %fork t_39, S_0x559e3d718cf0;
    %jmp t_38;
    .scope S_0x559e3d718cf0;
t_39 ;
    %load/vec4 v0x559e3d718ef0_0;
    %load/vec4 v0x559e3d719090_0;
    %and;
    %store/vec4 v0x559e3d718fd0_0, 0, 1;
    %load/vec4 v0x559e3d718ef0_0;
    %load/vec4 v0x559e3d719090_0;
    %xor;
    %store/vec4 v0x559e3d719330_0, 0, 1;
    %load/vec4 v0x559e3d718fd0_0;
    %load/vec4 v0x559e3d719330_0;
    %load/vec4 v0x559e3d719160_0;
    %and;
    %or;
    %store/vec4 v0x559e3d719220_0, 0, 1;
    %load/vec4 v0x559e3d719330_0;
    %load/vec4 v0x559e3d719160_0;
    %xor;
    %store/vec4 v0x559e3d7193f0_0, 0, 1;
    %end;
    .scope S_0x559e3d718a10;
t_38 %join;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x559e3d719810;
T_26 ;
Ewait_25 .event/or E_0x559e3d719aa0, E_0x0;
    %wait Ewait_25;
    %fork t_41, S_0x559e3d719b20;
    %jmp t_40;
    .scope S_0x559e3d719b20;
t_41 ;
    %load/vec4 v0x559e3d719d20_0;
    %load/vec4 v0x559e3d719ec0_0;
    %and;
    %store/vec4 v0x559e3d719e00_0, 0, 1;
    %load/vec4 v0x559e3d719d20_0;
    %load/vec4 v0x559e3d719ec0_0;
    %xor;
    %store/vec4 v0x559e3d71a160_0, 0, 1;
    %load/vec4 v0x559e3d719e00_0;
    %load/vec4 v0x559e3d71a160_0;
    %load/vec4 v0x559e3d719f90_0;
    %and;
    %or;
    %store/vec4 v0x559e3d71a050_0, 0, 1;
    %load/vec4 v0x559e3d71a160_0;
    %load/vec4 v0x559e3d719f90_0;
    %xor;
    %store/vec4 v0x559e3d71a220_0, 0, 1;
    %end;
    .scope S_0x559e3d719810;
t_40 %join;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x559e3d71a660;
T_27 ;
Ewait_26 .event/or E_0x559e3d71a8c0, E_0x0;
    %wait Ewait_26;
    %fork t_43, S_0x559e3d71a940;
    %jmp t_42;
    .scope S_0x559e3d71a940;
t_43 ;
    %load/vec4 v0x559e3d71ab40_0;
    %load/vec4 v0x559e3d71ace0_0;
    %and;
    %store/vec4 v0x559e3d71ac20_0, 0, 1;
    %load/vec4 v0x559e3d71ab40_0;
    %load/vec4 v0x559e3d71ace0_0;
    %xor;
    %store/vec4 v0x559e3d71af80_0, 0, 1;
    %load/vec4 v0x559e3d71ac20_0;
    %load/vec4 v0x559e3d71af80_0;
    %load/vec4 v0x559e3d71adb0_0;
    %and;
    %or;
    %store/vec4 v0x559e3d71ae70_0, 0, 1;
    %load/vec4 v0x559e3d71af80_0;
    %load/vec4 v0x559e3d71adb0_0;
    %xor;
    %store/vec4 v0x559e3d71b040_0, 0, 1;
    %end;
    .scope S_0x559e3d71a660;
t_42 %join;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x559e3d71c260;
T_28 ;
Ewait_27 .event/or E_0x559e3d71c4f0, E_0x0;
    %wait Ewait_27;
    %fork t_45, S_0x559e3d71c570;
    %jmp t_44;
    .scope S_0x559e3d71c570;
t_45 ;
    %load/vec4 v0x559e3d71c770_0;
    %load/vec4 v0x559e3d71c910_0;
    %and;
    %store/vec4 v0x559e3d71c850_0, 0, 1;
    %load/vec4 v0x559e3d71c770_0;
    %load/vec4 v0x559e3d71c910_0;
    %xor;
    %store/vec4 v0x559e3d71cbb0_0, 0, 1;
    %load/vec4 v0x559e3d71c850_0;
    %load/vec4 v0x559e3d71cbb0_0;
    %load/vec4 v0x559e3d71c9e0_0;
    %and;
    %or;
    %store/vec4 v0x559e3d71caa0_0, 0, 1;
    %load/vec4 v0x559e3d71cbb0_0;
    %load/vec4 v0x559e3d71c9e0_0;
    %xor;
    %store/vec4 v0x559e3d71cc70_0, 0, 1;
    %end;
    .scope S_0x559e3d71c260;
t_44 %join;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x559e3d71d0b0;
T_29 ;
Ewait_28 .event/or E_0x559e3d71d310, E_0x0;
    %wait Ewait_28;
    %fork t_47, S_0x559e3d71d390;
    %jmp t_46;
    .scope S_0x559e3d71d390;
t_47 ;
    %load/vec4 v0x559e3d71d590_0;
    %load/vec4 v0x559e3d71d730_0;
    %and;
    %store/vec4 v0x559e3d71d670_0, 0, 1;
    %load/vec4 v0x559e3d71d590_0;
    %load/vec4 v0x559e3d71d730_0;
    %xor;
    %store/vec4 v0x559e3d71d9d0_0, 0, 1;
    %load/vec4 v0x559e3d71d670_0;
    %load/vec4 v0x559e3d71d9d0_0;
    %load/vec4 v0x559e3d71d800_0;
    %and;
    %or;
    %store/vec4 v0x559e3d71d8c0_0, 0, 1;
    %load/vec4 v0x559e3d71d9d0_0;
    %load/vec4 v0x559e3d71d800_0;
    %xor;
    %store/vec4 v0x559e3d71da90_0, 0, 1;
    %end;
    .scope S_0x559e3d71d0b0;
t_46 %join;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x559e3d71deb0;
T_30 ;
Ewait_29 .event/or E_0x559e3d71e140, E_0x0;
    %wait Ewait_29;
    %fork t_49, S_0x559e3d71e1c0;
    %jmp t_48;
    .scope S_0x559e3d71e1c0;
t_49 ;
    %load/vec4 v0x559e3d71e3c0_0;
    %load/vec4 v0x559e3d71e560_0;
    %and;
    %store/vec4 v0x559e3d71e4a0_0, 0, 1;
    %load/vec4 v0x559e3d71e3c0_0;
    %load/vec4 v0x559e3d71e560_0;
    %xor;
    %store/vec4 v0x559e3d71e800_0, 0, 1;
    %load/vec4 v0x559e3d71e4a0_0;
    %load/vec4 v0x559e3d71e800_0;
    %load/vec4 v0x559e3d71e630_0;
    %and;
    %or;
    %store/vec4 v0x559e3d71e6f0_0, 0, 1;
    %load/vec4 v0x559e3d71e800_0;
    %load/vec4 v0x559e3d71e630_0;
    %xor;
    %store/vec4 v0x559e3d71e8c0_0, 0, 1;
    %end;
    .scope S_0x559e3d71deb0;
t_48 %join;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x559e3d71ed00;
T_31 ;
Ewait_30 .event/or E_0x559e3d71ef60, E_0x0;
    %wait Ewait_30;
    %fork t_51, S_0x559e3d71efe0;
    %jmp t_50;
    .scope S_0x559e3d71efe0;
t_51 ;
    %load/vec4 v0x559e3d71f1e0_0;
    %load/vec4 v0x559e3d71f380_0;
    %and;
    %store/vec4 v0x559e3d71f2c0_0, 0, 1;
    %load/vec4 v0x559e3d71f1e0_0;
    %load/vec4 v0x559e3d71f380_0;
    %xor;
    %store/vec4 v0x559e3d71f620_0, 0, 1;
    %load/vec4 v0x559e3d71f2c0_0;
    %load/vec4 v0x559e3d71f620_0;
    %load/vec4 v0x559e3d71f450_0;
    %and;
    %or;
    %store/vec4 v0x559e3d71f510_0, 0, 1;
    %load/vec4 v0x559e3d71f620_0;
    %load/vec4 v0x559e3d71f450_0;
    %xor;
    %store/vec4 v0x559e3d71f6e0_0, 0, 1;
    %end;
    .scope S_0x559e3d71ed00;
t_50 %join;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x559e3d71b870;
T_32 ;
Ewait_31 .event/or E_0x559e3d71bb60, E_0x0;
    %wait Ewait_31;
    %load/vec4 v0x559e3d720110_0;
    %inv;
    %store/vec4 v0x559e3d720280_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x559e3d7171a0;
T_33 ;
    %wait E_0x0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x559e3d724ed0_0, 0, 4;
    %jmp T_33;
    .thread T_33;
    .scope S_0x559e3d7171a0;
T_34 ;
Ewait_32 .event/or E_0x559e3d7174e0, E_0x0;
    %wait Ewait_32;
    %load/vec4 v0x559e3d724760_0;
    %or/r;
    %inv;
    %store/vec4 v0x559e3d724800_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x559e3d7171a0;
T_35 ;
    %wait E_0x559e3d6fb150;
    %load/vec4 v0x559e3d724d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x559e3d724ed0_0;
    %assign/vec4 v0x559e3d724760_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x559e3d724ac0_0;
    %load/vec4 v0x559e3d724e00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x559e3d724800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x559e3d724fa0_0;
    %assign/vec4 v0x559e3d724760_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x559e3d724b90_0;
    %assign/vec4 v0x559e3d724760_0, 0;
T_35.5 ;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x559e3d724760_0;
    %assign/vec4 v0x559e3d724760_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x559e3d6d0040;
T_36 ;
    %delay 41000, 0;
    %load/vec4 v0x559e3d7250d0_0;
    %inv;
    %store/vec4 v0x559e3d7250d0_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x559e3d6d0040;
T_37 ;
    %vpi_call/w 4 28 "$dumpfile", "pwm.fst" {0 0 0};
    %vpi_call/w 4 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559e3d6f07a0 {0 0 0};
    %vpi_call/w 4 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559e3d7171a0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559e3d7255c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559e3d7252a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559e3d7250d0_0, 0, 1;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x559e3d7256b0_0, 0, 7;
    %vpi_call/w 4 36 "$display", "Enable the PWM %d ticks...", v0x559e3d7256b0_0 {0 0 0};
    %wait E_0x559e3d66df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559e3d7255c0_0, 0, 1;
    %fork t_53, S_0x559e3d6e82b0;
    %jmp t_52;
    .scope S_0x559e3d6e82b0;
t_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559e3d6f2a40_0, 0, 32;
T_37.0 ;
    %load/vec4 v0x559e3d6f2a40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_37.1, 5;
    %load/vec4 v0x559e3d6f2a40_0;
    %pad/s 4;
    %store/vec4 v0x559e3d725190_0, 0, 4;
    %pushi/vec4 7680, 0, 64;
T_37.2 %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/s;
    %jmp/1xz T_37.3, 5;
    %jmp/1 T_37.3, 4;
    %pushi/vec4 1, 0, 64;
    %sub;
    %wait E_0x559e3d6fb150;
    %jmp T_37.2;
T_37.3 ;
    %pop/vec4 1;
    %load/vec4 v0x559e3d6f2a40_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x559e3d6f2a40_0, 0, 32;
    %jmp T_37.0;
T_37.1 ;
    %end;
    .scope S_0x559e3d6d0040;
t_52 %join;
    %wait E_0x559e3d66df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559e3d7252a0_0, 0, 1;
    %pushi/vec4 120, 0, 64;
T_37.4 %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/s;
    %jmp/1xz T_37.5, 5;
    %jmp/1 T_37.5, 4;
    %pushi/vec4 1, 0, 64;
    %sub;
    %wait E_0x559e3d6fb150;
    %jmp T_37.4;
T_37.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 49 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "hdl/comparator_eq.sv";
    "tests/test_pwm.sv";
    "hdl/pulse_generator.sv";
    "hdl/adder_n.sv";
    "hdl/adder_1.sv";
    "hdl/pwm.sv";
    "hdl/comparator_lt_unsigned.sv";
