/*
 * Copyright 2025 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_POWER_IMX943_POWER_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_POWER_IMX943_POWER_H_

#define IMX943_PD_ANA       0
#define IMX943_PD_AON       1
#define IMX943_PD_BBSM      2
#define IMX943_PD_M7_1      3
#define IMX943_PD_CCMSRCGPC 4
#define IMX943_PD_A55C0     5
#define IMX943_PD_A55C1     6
#define IMX943_PD_A55C2     7
#define IMX943_PD_A55C3     8
#define IMX943_PD_A55P      9
#define IMX943_PD_DDR       10
#define IMX943_PD_DISPLAY   11
#define IMX943_PD_M7_0      12
#define IMX943_PD_HSIO_TOP  13
#define IMX943_PD_HSIO_WAON 14
#define IMX943_PD_NETC      15
#define IMX943_PD_NOC       16
#define IMX943_PD_NPU       17
#define IMX943_PD_WAKEUP    18

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_POWER_IMX943_POWER_H_ */
