ROCKET_FREQ_MHZ: 50.0
ROCKET_CLOCK_FREQ: 50000000
ROCKET_TIMEBASE_FREQ: 500000
[1;34m[Make state] rocket-dts [0m
rm -rf workspace/Rocket64b1_partition_test/tmp
mkdir -p workspace/Rocket64b1_partition_test/tmp
cp rocket-chip/bootrom/bootrom.img workspace/bootrom.img
java -Xmx25G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/name/vivado_prj/vivado-risc-v/sbt-launch.jar "runMain freechips.rocketchip.diplomacy.Main --dir `realpath workspace/Rocket64b1_partition_test/tmp` --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition_test"
WARNING: A terminally deprecated method in java.lang.System has been called
WARNING: System::setSecurityManager has been called by sbt.TrapExit$ (file:/home/name/.sbt/boot/scala-2.12.10/org.scala-sbt/sbt/1.3.13/run_2.12-1.3.13.jar)
WARNING: Please consider reporting this to the maintainers of sbt.TrapExit$
WARNING: System::setSecurityManager will be removed in a future release
[info] welcome to sbt 1.3.13 (Ubuntu Java 17.0.15)
[info] loading settings for project vivado-risc-v-build from plugins.sbt ...
[info] loading project definition from /home/name/vivado_prj/vivado-risc-v/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils2 from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] resolving key references (11552 settings) ...
[info] set current project to vivado (in build file:/home/name/vivado_prj/vivado-risc-v/)
[info] Compiling 1 Scala source to /home/name/vivado_prj/vivado-risc-v/generators/gemmini/target/scala-2.13/classes ...
[info] Done compiling.
[info] running freechips.rocketchip.diplomacy.Main --dir /home/name/vivado_prj/vivado-risc-v/workspace/Rocket64b1_partition_test/tmp --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition_test
L2 InclusiveCache Client Map:
	0 <= debug
	1 <= slave-port-axi4 ID#0
	2 <= slave-port-axi4 ID#1
	3 <= Core 0 DCache
	4 <= [cache_line_reader]
	5 <= [cache_line_writer]
	6 <= [tuple_length_reader]
	7 <= [key_info_reader]
	8 <= Core 0 ICache

Interrupt map (2 harts 8 interrupts):
  [1, 8] => gen

<stdin>:81.28-84.5: Warning (simple_bus_reg): /soc/external-interrupts: missing or empty reg/ranges property
<stdin>:106.28-111.5: Warning (simple_bus_reg): /soc/subsystem_pbus_clock: missing or empty reg/ranges property
<stdin>:36.29-40.6: Warning (interrupt_provider): /cpus/cpu@0/interrupt-controller: Missing #address-cells in interrupt provider
<stdin>:85.36-94.5: Warning (interrupt_provider): /soc/interrupt-controller@c000000: Missing #address-cells in interrupt provider
/dts-v1/;

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "freechips,rocketchip-vivado-dev";
	model = "freechips,rocketchip-vivado";
	L16: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L5: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L2>;
			reg = <0x0>;
			riscv,isa = "rv64imafdczicsr_zifencei_zihpm_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L3: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L11: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x3 0x80000000>;
	};
	L15: soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "freechips,rocketchip-vivado-soc", "simple-bus";
		ranges;
		L2: cache-controller@2010000 {
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <1024>;
			cache-size = <524288>;
			cache-unified;
			compatible = "sifive,inclusivecache0", "cache";
			next-level-cache = <&L11>;
			reg = <0x0 0x2010000 0x0 0x1000>;
			reg-names = "control";
			sifive,mshr-count = <42>;
		};
		L7: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L3 3 &L3 7>;
			reg = <0x0 0x2000000 0x0 0x10000>;
			reg-names = "control";
		};
		L8: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "dmi";
			interrupts-extended = <&L3 65535>;
			reg = <0x0 0x0 0x0 0x1000>;
			reg-names = "control";
		};
		L1: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x0 0x3000 0x0 0x1000>;
		};
		L10: external-interrupts {
			interrupt-parent = <&L6>;
			interrupts = <1 2 3 4 5 6 7 8>;
		};
		L6: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L3 11 &L3 9>;
			reg = <0x0 0xc000000 0x0 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <8>;
		};
		L12: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x60000000 0x0 0x60000000 0x20000000>;
		};
		L13: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x0 0x10000 0x0 0x10000>;
			reg-names = "mem";
		};
		L0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
	};
};

Generated Address Map
	        0 -      1000 ARWX  debug-controller@0
	     3000 -      4000 ARWX  error-device@3000
	    10000 -     20000  R X  rom@10000
	  2000000 -   2010000 ARW   clint@2000000
	  2010000 -   2011000 ARW   cache-controller@2010000
	  c000000 -  10000000 ARW   interrupt-controller@c000000
	 60000000 -  80000000  RWX  mmio-port-axi4@60000000
	 80000000 - 400000000 ARWXC memory@80000000

[warn] generators/sifive-cache/design/craft/inclusivecache/src/SinkC.scala:160:43: Dynamic index with width 6 is too large for extractee of width 2
[warn]     io.rel_pop.ready := putbuffer.io.valid(io.rel_pop.bits.index)
[warn]                                           ^
[warn] rocket-chip/src/main/scala/rocket/ICache.scala:500:25: Dynamic index with width 7 is too small for extractee of width 256
[warn]     val s1_vb = vb_array(Cat(i.U, s1_idx)) && !s1_slaveValid
[warn]                         ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:100: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                    ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:126: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                                              ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:80: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:106: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                                          ^
[warn] rocket-chip/src/main/scala/devices/debug/Debug.scala:1727:37: Dynamic index with width 1 is too large for extractee of width 1
[warn]     val hartHalted   = haltedBitRegs(selectedHartReg)
[warn]                                     ^
[warn] There were 7 warning(s) during hardware elaboration.
[success] Total time: 20 s, completed 2025å¹´7æœˆ29æ—¥ ä¸Šåˆ10:21:06
mv workspace/Rocket64b1_partition_test/tmp/Vivado.Rocket64b1_partition_test.dts workspace/Rocket64b1_partition_test/system.dts
rm -rf workspace/Rocket64b1_partition_test/tmp
[1;34m[Make state] rocket-assembly [0m
rm -rf workspace/Rocket64b1_partition_test/system-vc707
mkdir -p workspace/Rocket64b1_partition_test/system-vc707
# åˆæˆ Rocket SoC + fpga çš„è®¾å¤‡æ ‘
cat workspace/Rocket64b1_partition_test/system.dts board/vc707/bootrom.dts >bootrom/system.dts
sed -i "s#reg = <0x80000000 *0x.*>#reg = <0x80000000 0x40000000>#g" bootrom/system.dts
sed -i "s#reg = <0x0 0x80000000 *0x.*>#reg = <0x0 0x80000000 0x0 0x40000000>#g" bootrom/system.dts
sed -i "s#clock-frequency = <[0-9]*>#clock-frequency = <50000000>#g" bootrom/system.dts
sed -i "s#timebase-frequency = <[0-9]*>#timebase-frequency = <500000>#g" bootrom/system.dts
if [ ! -z "" ] ; then sed -i "s#local-mac-address = \[.*\]#local-mac-address = []#g" bootrom/system.dts ; fi
if [ ! -z "" ] ; then sed -i "s#phy-mode = \".*\"#phy-mode = \"\"#g" bootrom/system.dts ; fi
sed -i "/interrupts-extended = <&.* 65535>;/d" bootrom/system.dts
make -C bootrom CROSS_COMPILE="/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-" CFLAGS="-march=rv64imac -mabi=lp64" BOARD=vc707 clean bootrom.img
make[1]: Entering directory '/home/name/vivado_prj/vivado-risc-v/bootrom'
rm -f *.elf *.img *.dtb
dtc -I dts -O dtb -o system.dtb system.dts
system.dts:127.9-16: Warning (ranges_format): /io-bus:ranges: empty "ranges" property but its #address-cells (1) differs from / (2)
system.dts:127.9-16: Warning (ranges_format): /io-bus:ranges: empty "ranges" property but its #size-cells (1) differs from / (2)
system.dts:80.28-83.5: Warning (simple_bus_reg): /soc/external-interrupts: missing or empty reg/ranges property
system.dts:105.28-110.5: Warning (simple_bus_reg): /soc/subsystem_pbus_clock: missing or empty reg/ranges property
system.dts:36.29-40.6: Warning (interrupt_provider): /cpus/cpu@0/interrupt-controller: Missing #address-cells in interrupt provider
system.dts:84.36-93.5: Warning (interrupt_provider): /soc/interrupt-controller@c000000: Missing #address-cells in interrupt provider
/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-gcc -march=rv64imac -mabi=lp64 -mcmodel=medany -Os -ffunction-sections -Wall -fno-pic -fno-common -g -I. -DDEVICE_TREE='"system.dtb"' -static -nostartfiles -T bootrom.lds -Wl,--gc-sections -o bootrom.elf head.S kprintf.c bootrom.c ff.c ffunicode.c
/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-objdump -h -p bootrom.elf

bootrom.elf:     file format elf64-littleriscv

Program Header:
    LOAD off    0x0000000000001000 vaddr 0x0000000000010000 paddr 0x0000000000010000 align 2**12
         filesz 0x0000000000003b10 memsz 0x0000000000003b10 flags r-x

Sections:
Idx Name          Size      VMA               LMA               File off  Algn
  0 .text         00003b10  0000000000010000  0000000000010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000748  0000000080000000  0000000080000000  00000000  2**3
                  ALLOC
  2 .debug_line   000027d7  0000000000000000  0000000000000000  00004b10  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_info   00004ae3  0000000000000000  0000000000000000  000072e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_abbrev 0000097e  0000000000000000  0000000000000000  0000bdca  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002d0  0000000000000000  0000000000000000  0000c750  2**4
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_str    00000cbb  0000000000000000  0000000000000000  0000ca20  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_ranges 00000bd0  0000000000000000  0000000000000000  0000d6e0  2**4
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000602a  0000000000000000  0000000000000000  0000e2b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .comment      00000011  0000000000000000  0000000000000000  000142da  2**0
                  CONTENTS, READONLY
 10 .debug_frame  00000628  0000000000000000  0000000000000000  000142f0  2**3
                  CONTENTS, READONLY, DEBUGGING
/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-objcopy -O binary bootrom.elf bootrom.img
ls -l bootrom.img
-rwxrwxr-x 1 name name 15120  7æœˆ 29 10:21 bootrom.img
make[1]: Leaving directory '/home/name/vivado_prj/vivado-risc-v/bootrom'
mv bootrom/system.dts workspace/Rocket64b1_partition_test/system-vc707.dts
mv bootrom/bootrom.img workspace/bootrom.img
java -Xmx25G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/name/vivado_prj/vivado-risc-v/sbt-launch.jar "runMain freechips.rocketchip.diplomacy.Main --dir `realpath workspace/Rocket64b1_partition_test/system-vc707` --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition_test"
WARNING: A terminally deprecated method in java.lang.System has been called
WARNING: System::setSecurityManager has been called by sbt.TrapExit$ (file:/home/name/.sbt/boot/scala-2.12.10/org.scala-sbt/sbt/1.3.13/run_2.12-1.3.13.jar)
WARNING: Please consider reporting this to the maintainers of sbt.TrapExit$
WARNING: System::setSecurityManager will be removed in a future release
[info] welcome to sbt 1.3.13 (Ubuntu Java 17.0.15)
[info] loading settings for project vivado-risc-v-build from plugins.sbt ...
[info] loading project definition from /home/name/vivado_prj/vivado-risc-v/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils2 from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] resolving key references (11552 settings) ...
[info] set current project to vivado (in build file:/home/name/vivado_prj/vivado-risc-v/)
[info] running freechips.rocketchip.diplomacy.Main --dir /home/name/vivado_prj/vivado-risc-v/workspace/Rocket64b1_partition_test/system-vc707 --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition_test
L2 InclusiveCache Client Map:
	0 <= debug
	1 <= slave-port-axi4 ID#0
	2 <= slave-port-axi4 ID#1
	3 <= Core 0 DCache
	4 <= [cache_line_reader]
	5 <= [cache_line_writer]
	6 <= [tuple_length_reader]
	7 <= [key_info_reader]
	8 <= Core 0 ICache

Interrupt map (2 harts 8 interrupts):
  [1, 8] => gen

<stdin>:81.28-84.5: Warning (simple_bus_reg): /soc/external-interrupts: missing or empty reg/ranges property
<stdin>:106.28-111.5: Warning (simple_bus_reg): /soc/subsystem_pbus_clock: missing or empty reg/ranges property
<stdin>:36.29-40.6: Warning (interrupt_provider): /cpus/cpu@0/interrupt-controller: Missing #address-cells in interrupt provider
<stdin>:85.36-94.5: Warning (interrupt_provider): /soc/interrupt-controller@c000000: Missing #address-cells in interrupt provider
/dts-v1/;

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "freechips,rocketchip-vivado-dev";
	model = "freechips,rocketchip-vivado";
	L16: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L5: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L2>;
			reg = <0x0>;
			riscv,isa = "rv64imafdczicsr_zifencei_zihpm_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L3: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L11: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x3 0x80000000>;
	};
	L15: soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "freechips,rocketchip-vivado-soc", "simple-bus";
		ranges;
		L2: cache-controller@2010000 {
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <1024>;
			cache-size = <524288>;
			cache-unified;
			compatible = "sifive,inclusivecache0", "cache";
			next-level-cache = <&L11>;
			reg = <0x0 0x2010000 0x0 0x1000>;
			reg-names = "control";
			sifive,mshr-count = <42>;
		};
		L7: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L3 3 &L3 7>;
			reg = <0x0 0x2000000 0x0 0x10000>;
			reg-names = "control";
		};
		L8: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "dmi";
			interrupts-extended = <&L3 65535>;
			reg = <0x0 0x0 0x0 0x1000>;
			reg-names = "control";
		};
		L1: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x0 0x3000 0x0 0x1000>;
		};
		L10: external-interrupts {
			interrupt-parent = <&L6>;
			interrupts = <1 2 3 4 5 6 7 8>;
		};
		L6: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L3 11 &L3 9>;
			reg = <0x0 0xc000000 0x0 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <8>;
		};
		L12: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x60000000 0x0 0x60000000 0x20000000>;
		};
		L13: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x0 0x10000 0x0 0x10000>;
			reg-names = "mem";
		};
		L0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
	};
};

Generated Address Map
	        0 -      1000 ARWX  debug-controller@0
	     3000 -      4000 ARWX  error-device@3000
	    10000 -     20000  R X  rom@10000
	  2000000 -   2010000 ARW   clint@2000000
	  2010000 -   2011000 ARW   cache-controller@2010000
	  c000000 -  10000000 ARW   interrupt-controller@c000000
	 60000000 -  80000000  RWX  mmio-port-axi4@60000000
	 80000000 - 400000000 ARWXC memory@80000000

[warn] generators/sifive-cache/design/craft/inclusivecache/src/SinkC.scala:160:43: Dynamic index with width 6 is too large for extractee of width 2
[warn]     io.rel_pop.ready := putbuffer.io.valid(io.rel_pop.bits.index)
[warn]                                           ^
[warn] rocket-chip/src/main/scala/rocket/ICache.scala:500:25: Dynamic index with width 7 is too small for extractee of width 256
[warn]     val s1_vb = vb_array(Cat(i.U, s1_idx)) && !s1_slaveValid
[warn]                         ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:100: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                    ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:126: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                                              ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:80: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:106: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                                          ^
[warn] rocket-chip/src/main/scala/devices/debug/Debug.scala:1727:37: Dynamic index with width 1 is too large for extractee of width 1
[warn]     val hartHalted   = haltedBitRegs(selectedHartReg)
[warn]                                     ^
[warn] There were 7 warning(s) during hardware elaboration.
[success] Total time: 22 s, completed 2025å¹´7æœˆ29æ—¥ ä¸Šåˆ10:21:39
java -Xmx25G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/name/vivado_prj/vivado-risc-v/sbt-launch.jar assembly
WARNING: A terminally deprecated method in java.lang.System has been called
WARNING: System::setSecurityManager has been called by sbt.TrapExit$ (file:/home/name/.sbt/boot/scala-2.12.10/org.scala-sbt/sbt/1.3.13/run_2.12-1.3.13.jar)
WARNING: Please consider reporting this to the maintainers of sbt.TrapExit$
WARNING: System::setSecurityManager will be removed in a future release
[info] welcome to sbt 1.3.13 (Ubuntu Java 17.0.15)
[info] loading settings for project vivado-risc-v-build from plugins.sbt ...
[info] loading project definition from /home/name/vivado_prj/vivado-risc-v/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils2 from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] resolving key references (11552 settings) ...
[info] set current project to vivado (in build file:/home/name/vivado_prj/vivado-risc-v/)
[info] 348 file(s) merged using strategy 'Discard' (Run the task at debug level to see the details)
[info] 28 file(s) merged using strategy 'First' (Run the task at debug level to see the details)
[info] Built: /home/name/vivado_prj/vivado-risc-v/target/scala-2.13/system.jar
[info] Jar hash: 6004ffc3565d7fe53d9d39878dd4d618230a11b7
[success] Total time: 10 s, completed 2025å¹´7æœˆ29æ—¥ ä¸Šåˆ10:21:55
rm workspace/bootrom.img
[1;34m[Make state] rocket-firrtl [0m
java -Xmx25G -Xss8M  -cp `realpath target/scala-*/system.jar` firrtl.stage.FirrtlMain -i workspace/Rocket64b1_partition_test/system-vc707/RocketSystem.fir -o RocketSystem.v --compiler verilog \
  --annotation-file workspace/Rocket64b1_partition_test/system-vc707/RocketSystem.anno.json \
  --custom-transforms firrtl.passes.InlineInstances \
  --target:fpga
