# do run.do
# Questa Intel Starter FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 14:22:27 on Jan 31,2025
# vlog example_tb.sv rv32i_alu.sv rv32i_alu_tb.sv rv32i_header.sv 
# -- Compiling module top
# -- Compiling module rv32i_alu
# -- Compiling module rv32i_alu_tb
# ** Error: (vlog-13069) rv32i_alu_tb.sv(139): near "bins": syntax error, unexpected "SystemVerilog keyword 'bins'", expecting "SystemVerilog keyword 'coverpoint'".
# End time: 14:22:27 on Jan 31,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/24.3/questa_fse/win64/vlog failed.
# Error in macro ./run.do line 9
# C:/intelFPGA/24.3/questa_fse/win64/vlog failed.
#     while executing
# "vlog *.sv"
