

================================================================
== Vitis HLS Report for 'convolution1_hls'
================================================================
* Date:           Fri Dec 13 17:10:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   353958|   353958|  3.540 ms|  3.540 ms|  353959|  353959|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                               |                                                                                    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                            Instance                                           |                                       Module                                       |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_224                           |convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2                           |     1027|     1027|  10.270 us|  10.270 us|   1027|   1027|       no|
        |grp_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_fu_232           |convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5           |      153|      153|   1.530 us|   1.530 us|    153|    153|       no|
        |grp_convolution1_hls_Pipeline_VITIS_LOOP_36_6_fu_240                                           |convolution1_hls_Pipeline_VITIS_LOOP_36_6                                           |        9|        9|  90.000 ns|  90.000 ns|      9|      9|       no|
        |grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248  |convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1  |    58812|    58812|   0.588 ms|   0.588 ms|  58812|  58812|       no|
        |grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260    |convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS    |    58812|    58812|   0.588 ms|   0.588 ms|  58812|  58812|       no|
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_7  |   352920|   352920|    117640|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     204|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|     5|    4960|    5397|    0|
|Memory           |        3|     -|      32|       3|    0|
|Multiplexer      |        -|     -|       -|     700|    -|
|Register         |        -|     -|     456|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       19|     5|    5448|    6304|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        6|    ~0|       2|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                            Instance                                           |                                       Module                                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |BIAS_m_axi_U                                                                                   |BIAS_m_axi                                                                          |        4|   0|  830|  694|    0|
    |CTRL_BUS_s_axi_U                                                                               |CTRL_BUS_s_axi                                                                      |        0|   0|   36|   40|    0|
    |INPUT_r_m_axi_U                                                                                |INPUT_r_m_axi                                                                       |        4|   0|  830|  694|    0|
    |OUTPUT_r_m_axi_U                                                                               |OUTPUT_r_m_axi                                                                      |        4|   0|  830|  694|    0|
    |WEIGHTS_m_axi_U                                                                                |WEIGHTS_m_axi                                                                       |        4|   0|  830|  694|    0|
    |control_s_axi_U                                                                                |control_s_axi                                                                       |        0|   0|  310|  552|    0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_224                           |convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2                           |        0|   0|   60|  173|    0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_fu_232           |convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5           |        0|   0|   60|  269|    0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_36_6_fu_240                                           |convolution1_hls_Pipeline_VITIS_LOOP_36_6                                           |        0|   0|   46|   69|    0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260    |convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS    |        0|   0|  384|  582|    0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248  |convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1  |        0|   0|  389|  582|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U27                                                             |fadd_32ns_32ns_32_4_full_dsp_1                                                      |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U28                                                              |fmul_32ns_32ns_32_3_max_dsp_1                                                       |        0|   3|  128|  135|    0|
    |mul_3ns_13ns_15_1_1_U26                                                                        |mul_3ns_13ns_15_1_1                                                                 |        0|   0|    0|    5|    0|
    +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                          |                                                                                    |       16|   5| 4960| 5397|    0|
    +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |local_bias_U     |local_bias_RAM_AUTO_1R1W     |        0|  32|   3|    0|     6|   32|     1|          192|
    |local_input_U    |local_input_RAM_AUTO_1R1W    |        2|   0|   0|    0|  1024|   32|     1|        32768|
    |local_weights_U  |local_weights_RAM_AUTO_1R1W  |        1|   0|   0|    0|   150|   32|     1|         4800|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                             |        3|  32|   3|    0|  1180|   96|     3|        37760|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_406_p2                |         +|   0|  0|  10|           3|           2|
    |add_ln51_2_fu_482_p2              |         +|   0|  0|  13|           6|           6|
    |empty_28_fu_366_p2                |         +|   0|  0|  71|          64|          64|
    |empty_31_fu_391_p2                |         +|   0|  0|  71|          64|          64|
    |tmp_fu_381_p2                     |         +|   0|  0|  22|          15|          12|
    |icmp_ln42_fu_346_p2               |      icmp|   0|  0|  10|           3|           3|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |empty_30_fu_448_p2                |        or|   0|  0|   3|           3|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 204|         160|         154|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |BIAS_ARADDR             |   14|          3|   64|        192|
    |BIAS_ARLEN              |   14|          3|   32|         96|
    |BIAS_ARVALID            |   14|          3|    1|          3|
    |BIAS_RREADY             |    9|          2|    1|          2|
    |BIAS_blk_n_AR           |    9|          2|    1|          2|
    |INPUT_r_ARADDR          |   14|          3|   64|        192|
    |INPUT_r_ARLEN           |   14|          3|   32|         96|
    |INPUT_r_ARVALID         |   14|          3|    1|          3|
    |INPUT_r_RREADY          |    9|          2|    1|          2|
    |INPUT_r_blk_n_AR        |    9|          2|    1|          2|
    |OUTPUT_r_AWADDR         |   26|          5|   64|        320|
    |OUTPUT_r_AWLEN          |   20|          4|   32|        128|
    |OUTPUT_r_AWVALID        |   20|          4|    1|          4|
    |OUTPUT_r_BREADY         |   20|          4|    1|          4|
    |OUTPUT_r_WDATA          |   14|          3|   32|         96|
    |OUTPUT_r_WSTRB          |   14|          3|    4|         12|
    |OUTPUT_r_WVALID         |   14|          3|    1|          3|
    |OUTPUT_r_blk_n_AW       |    9|          2|    1|          2|
    |OUTPUT_r_blk_n_B        |    9|          2|    1|          2|
    |WEIGHTS_ARADDR          |   14|          3|   64|        192|
    |WEIGHTS_ARLEN           |   14|          3|   32|         96|
    |WEIGHTS_ARVALID         |   14|          3|    1|          3|
    |WEIGHTS_RREADY          |    9|          2|    1|          2|
    |WEIGHTS_blk_n_AR        |    9|          2|    1|          2|
    |ap_NS_fsm               |  140|         28|    1|         28|
    |co_fu_128               |    9|          2|    3|          6|
    |grp_fu_594_ce           |   14|          3|    1|          3|
    |grp_fu_594_p0           |   14|          3|   32|         96|
    |grp_fu_594_p1           |   14|          3|   32|         96|
    |grp_fu_598_ce           |   14|          3|    1|          3|
    |grp_fu_598_p0           |   14|          3|   32|         96|
    |grp_fu_598_p1           |   14|          3|   32|         96|
    |local_bias_address0     |   20|          4|    3|         12|
    |local_bias_ce0          |   14|          3|    1|          3|
    |local_bias_we0          |    9|          2|    1|          2|
    |local_input_address0    |   20|          4|   10|         40|
    |local_input_ce0         |   20|          4|    1|          4|
    |local_input_we0         |    9|          2|    1|          2|
    |local_weights_address0  |   20|          4|    8|         32|
    |local_weights_ce0       |   20|          4|    1|          4|
    |local_weights_we0       |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  700|        146|  595|       1981|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                    Name                                                    | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln51_2_reg_589                                                                                          |   5|   0|    6|          1|
    |ap_CS_fsm                                                                                                   |  27|   0|   27|          0|
    |co_2_reg_535                                                                                                |   3|   0|    3|          0|
    |co_fu_128                                                                                                   |   3|   0|    3|          0|
    |empty_30_reg_573                                                                                            |   2|   0|    3|          1|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_224_ap_start_reg                           |   1|   0|    1|          0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_fu_232_ap_start_reg           |   1|   0|    1|          0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_36_6_fu_240_ap_start_reg                                           |   1|   0|    1|          0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248_ap_start_reg  |   1|   0|    1|          0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260_ap_start_reg    |   1|   0|    1|          0|
    |output_r_read_reg_496                                                                                       |  64|   0|   64|          0|
    |reg_272                                                                                                     |  32|   0|   32|          0|
    |tmp_2_reg_568                                                                                               |   5|   0|    5|          0|
    |trunc_ln1_reg_508                                                                                           |  62|   0|   62|          0|
    |trunc_ln2_reg_514                                                                                           |  62|   0|   62|          0|
    |trunc_ln3_reg_546                                                                                           |  62|   0|   62|          0|
    |trunc_ln44_1_reg_552                                                                                        |  62|   0|   62|          0|
    |trunc_ln_reg_502                                                                                            |  62|   0|   62|          0|
    +------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                       | 456|   0|  458|          2|
    +------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|s_axi_CTRL_BUS_AWVALID   |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWREADY   |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWADDR    |   in|    4|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WVALID    |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WREADY    |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WDATA     |   in|   32|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WSTRB     |   in|    4|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARVALID   |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARREADY   |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARADDR    |   in|    4|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RVALID    |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RREADY    |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RDATA     |  out|   32|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RRESP     |  out|    2|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BVALID    |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BREADY    |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BRESP     |  out|    2|       s_axi|          CTRL_BUS|   return void|
|s_axi_control_AWVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|           control|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  convolution1_hls|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  convolution1_hls|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  convolution1_hls|  return value|
|m_axi_INPUT_r_AWVALID    |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWREADY    |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWADDR     |  out|   64|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWID       |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWLEN      |  out|    8|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWSIZE     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWBURST    |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWLOCK     |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWCACHE    |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWPROT     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWQOS      |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWREGION   |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWUSER     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WVALID     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WREADY     |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WDATA      |  out|   32|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WSTRB      |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WLAST      |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WID        |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WUSER      |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARVALID    |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARREADY    |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARADDR     |  out|   64|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARID       |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARLEN      |  out|    8|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARSIZE     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARBURST    |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARLOCK     |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARCACHE    |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARPROT     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARQOS      |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARREGION   |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARUSER     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RVALID     |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RREADY     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RDATA      |   in|   32|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RLAST      |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RID        |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RUSER      |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RRESP      |   in|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BVALID     |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BREADY     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BRESP      |   in|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BID        |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BUSER      |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_WEIGHTS_AWVALID    |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREADY    |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWADDR     |  out|   64|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWID       |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLEN      |  out|    8|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWSIZE     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWBURST    |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLOCK     |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWCACHE    |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWPROT     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWQOS      |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREGION   |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWUSER     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WVALID     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WREADY     |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WDATA      |  out|   32|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WSTRB      |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WLAST      |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WID        |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WUSER      |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARVALID    |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREADY    |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARADDR     |  out|   64|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARID       |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLEN      |  out|    8|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARSIZE     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARBURST    |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLOCK     |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARCACHE    |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARPROT     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARQOS      |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREGION   |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARUSER     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RVALID     |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RREADY     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RDATA      |   in|   32|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RLAST      |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RID        |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RUSER      |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RRESP      |   in|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BVALID     |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BREADY     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BRESP      |   in|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BID        |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BUSER      |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_BIAS_AWVALID       |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWREADY       |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWADDR        |  out|   64|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWID          |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWLEN         |  out|    8|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWSIZE        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWBURST       |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWLOCK        |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWCACHE       |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWPROT        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWQOS         |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWREGION      |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWUSER        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WVALID        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WREADY        |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WDATA         |  out|   32|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WSTRB         |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WLAST         |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WID           |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WUSER         |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARVALID       |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARREADY       |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARADDR        |  out|   64|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARID          |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARLEN         |  out|    8|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARSIZE        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARBURST       |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARLOCK        |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARCACHE       |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARPROT        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARQOS         |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARREGION      |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARUSER        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RVALID        |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RREADY        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RDATA         |   in|   32|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RLAST         |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RID           |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RUSER         |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RRESP         |   in|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BVALID        |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BREADY        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BRESP         |   in|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BID           |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BUSER         |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_OUTPUT_r_AWVALID   |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREADY   |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWADDR    |  out|   64|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWID      |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLEN     |  out|    8|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWSIZE    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWBURST   |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLOCK    |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWCACHE   |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWPROT    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWQOS     |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREGION  |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWUSER    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WVALID    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WREADY    |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WDATA     |  out|   32|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WSTRB     |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WLAST     |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WID       |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WUSER     |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARVALID   |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREADY   |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARADDR    |  out|   64|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARID      |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLEN     |  out|    8|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARSIZE    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARBURST   |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLOCK    |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARCACHE   |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARPROT    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARQOS     |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREGION  |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARUSER    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RVALID    |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RREADY    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RDATA     |   in|   32|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RLAST     |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RID       |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RUSER     |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RRESP     |   in|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BVALID    |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BREADY    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BRESP     |   in|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BID       |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BUSER     |   in|    1|       m_axi|          OUTPUT_r|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%co = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 28 'alloca' 'co' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r_r"   --->   Operation 29 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias_r"   --->   Operation 30 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights_r"   --->   Operation 31 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r_r"   --->   Operation 32 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%local_input = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:13]   --->   Operation 33 'alloca' 'local_input' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 34 [1/1] (1.23ns)   --->   "%local_weights = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:14]   --->   Operation 34 'alloca' 'local_weights' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "%local_bias = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:15]   --->   Operation 35 'alloca' 'local_bias' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_r_read, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %weights_read, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 37 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %bias_read, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36]   --->   Operation 38 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln42 = store i3 0, i3 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 39 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18]   --->   Operation 40 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%INPUT_r_addr = getelementptr i32 %INPUT_r, i64 %sext_ln18" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18]   --->   Operation 41 'getelementptr' 'INPUT_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 1024" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i62 %trunc_ln1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 43 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i32 %WEIGHTS, i64 %sext_ln26" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 44 'getelementptr' 'WEIGHTS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [8/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 150" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 45 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36]   --->   Operation 46 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%BIAS_addr = getelementptr i32 %BIAS, i64 %sext_ln36" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36]   --->   Operation 47 'getelementptr' 'BIAS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [8/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BIAS_addr, i32 6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36]   --->   Operation 48 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 49 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 1024" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18]   --->   Operation 49 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 50 [7/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 150" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 50 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 51 [7/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BIAS_addr, i32 6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36]   --->   Operation 51 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 52 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 1024" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18]   --->   Operation 52 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 53 [6/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 150" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 53 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 54 [6/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BIAS_addr, i32 6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36]   --->   Operation 54 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 55 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 1024" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 56 [5/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 150" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 56 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 57 [5/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BIAS_addr, i32 6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36]   --->   Operation 57 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 58 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 1024" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 59 [4/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 150" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 59 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 60 [4/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BIAS_addr, i32 6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36]   --->   Operation 60 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 61 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 1024" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 62 [3/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 150" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 62 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 63 [3/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BIAS_addr, i32 6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36]   --->   Operation 63 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 64 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 1024" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [2/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 150" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 65 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 66 [2/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BIAS_addr, i32 6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36]   --->   Operation 66 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 67 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %INPUT_r_addr, i32 1024" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 68 [1/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %WEIGHTS_addr, i32 150" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 68 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 69 [1/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BIAS_addr, i32 6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36]   --->   Operation 69 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln18 = call void @convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2, i32 %INPUT_r, i62 %trunc_ln, i32 %local_input" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18]   --->   Operation 70 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln26 = call void @convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5, i32 %WEIGHTS, i62 %trunc_ln1, i32 %local_weights" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 71 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln36 = call void @convolution1_hls_Pipeline_VITIS_LOOP_36_6, i32 %BIAS, i62 %trunc_ln2, i32 %local_bias" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36]   --->   Operation 72 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%spectopmodule_ln1 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:1]   --->   Operation 73 'spectopmodule' 'spectopmodule_ln1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %WEIGHTS"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BIAS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 6, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BIAS"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1680, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r_r, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_r, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_r, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_r, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_14, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln18 = call void @convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2, i32 %INPUT_r, i62 %trunc_ln, i32 %local_input" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18]   --->   Operation 91 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln26 = call void @convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5, i32 %WEIGHTS, i62 %trunc_ln1, i32 %local_weights" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 92 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln36 = call void @convolution1_hls_Pipeline_VITIS_LOOP_36_6, i32 %BIAS, i62 %trunc_ln2, i32 %local_bias" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36]   --->   Operation 93 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln42 = br void %VITIS_LOOP_44_8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 94 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.16>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%co_2 = load i3 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 95 'load' 'co_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.67ns)   --->   "%icmp_ln42 = icmp_eq  i3 %co_2, i3 6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 96 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %VITIS_LOOP_44_8.split, void %for.end119" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 97 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i3 %co_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 98 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (2.23ns)   --->   "%empty_27 = mul i15 %zext_ln42_1, i15 3136" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 99 'mul' 'empty_27' <Predicate = (!icmp_ln42)> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty_27" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 100 'zext' 'p_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (1.08ns)   --->   "%empty_28 = add i64 %p_cast, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 101 'add' 'empty_28' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_28, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 102 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.84ns)   --->   "%tmp = add i15 %empty_27, i15 3136" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 103 'add' 'tmp' <Predicate = (!icmp_ln42)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_cast = zext i15 %tmp" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 104 'zext' 'tmp_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (1.08ns)   --->   "%empty_31 = add i64 %tmp_cast, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 105 'add' 'empty_31' <Predicate = (!icmp_ln42)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_31, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 106 'partselect' 'trunc_ln44_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.67ns)   --->   "%add_ln42 = add i3 %co_2, i3 2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 107 'add' 'add_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln42 = store i3 %add_ln42, i3 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 108 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.42>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:59]   --->   Operation 109 'ret' 'ret_ln59' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i3 %co_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 110 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%local_bias_addr = getelementptr i32 %local_bias, i64 0, i64 %zext_ln42" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 111 'getelementptr' 'local_bias_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [2/2] (0.67ns)   --->   "%local_bias_load = load i3 %local_bias_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 112 'load' 'local_bias_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %trunc_ln3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 113 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr = getelementptr i32 %OUTPUT_r, i64 %sext_ln44" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 114 'getelementptr' 'OUTPUT_r_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (7.30ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %OUTPUT_r_addr, i32 784" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 115 'writereq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.67>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %co_2, i32 1, i32 2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 116 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_1, i3 %co_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 117 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/2] (0.67ns)   --->   "%local_bias_load = load i3 %local_bias_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 118 'load' 'local_bias_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_14 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln44 = call void @convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1, i32 %OUTPUT_r, i62 %trunc_ln3, i5 %tmp_2, i32 %local_weights, i32 %local_input, i32 %local_bias_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 119 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln44 = call void @convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1, i32 %OUTPUT_r, i62 %trunc_ln3, i5 %tmp_2, i32 %local_weights, i32 %local_input, i32 %local_bias_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 120 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 121 [5/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 121 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 122 [4/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 122 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 123 [3/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 123 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 124 [2/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 124 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%empty_30 = or i3 %co_2, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 125 'or' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%p_cast3 = zext i3 %empty_30" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 126 'zext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 127 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%local_bias_addr_1 = getelementptr i32 %local_bias, i64 0, i64 %p_cast3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 128 'getelementptr' 'local_bias_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [2/2] (0.67ns)   --->   "%local_bias_load_1 = load i3 %local_bias_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 129 'load' 'local_bias_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i62 %trunc_ln44_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 130 'sext' 'sext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr_1 = getelementptr i32 %OUTPUT_r, i64 %sext_ln44_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 131 'getelementptr' 'OUTPUT_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (7.30ns)   --->   "%empty_33 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %OUTPUT_r_addr_1, i32 784" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 132 'writereq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 0.78>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i3 %empty_30" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 133 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_30, i2 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 134 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln51_8 = zext i5 %tmp_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 135 'zext' 'zext_ln51_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.78ns)   --->   "%add_ln51_2 = add i6 %zext_ln51_8, i6 %zext_ln51" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 136 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 137 [1/2] (0.67ns)   --->   "%local_bias_load_1 = load i3 %local_bias_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 137 'load' 'local_bias_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_21 : Operation 138 [2/2] (0.00ns)   --->   "%call_ln44 = call void @convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS, i32 %OUTPUT_r, i62 %trunc_ln44_1, i6 %add_ln51_2, i32 %local_weights, i32 %local_input, i32 %local_bias_load_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 138 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln44 = call void @convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS, i32 %OUTPUT_r, i62 %trunc_ln44_1, i6 %add_ln51_2, i32 %local_weights, i32 %local_input, i32 %local_bias_load_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 139 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 140 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 140 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 141 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 141 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 142 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 142 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 143 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 143 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln42' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 145 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 146 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 146 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln42 = br void %VITIS_LOOP_44_8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42]   --->   Operation 147 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ WEIGHTS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ BIAS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ OUTPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
co                     (alloca           ) [ 0111111111111111111111111111]
output_r_read          (read             ) [ 0011111111111111111111111111]
bias_read              (read             ) [ 0000000000000000000000000000]
weights_read           (read             ) [ 0000000000000000000000000000]
input_r_read           (read             ) [ 0000000000000000000000000000]
local_input            (alloca           ) [ 0011111111111111111111111111]
local_weights          (alloca           ) [ 0011111111111111111111111111]
local_bias             (alloca           ) [ 0011111111111111111111111111]
trunc_ln               (partselect       ) [ 0011111111110000000000000000]
trunc_ln1              (partselect       ) [ 0011111111110000000000000000]
trunc_ln2              (partselect       ) [ 0011111111110000000000000000]
store_ln42             (store            ) [ 0000000000000000000000000000]
sext_ln18              (sext             ) [ 0000000000000000000000000000]
INPUT_r_addr           (getelementptr    ) [ 0001111111000000000000000000]
sext_ln26              (sext             ) [ 0000000000000000000000000000]
WEIGHTS_addr           (getelementptr    ) [ 0001111111000000000000000000]
sext_ln36              (sext             ) [ 0000000000000000000000000000]
BIAS_addr              (getelementptr    ) [ 0001111111000000000000000000]
empty                  (readreq          ) [ 0000000000000000000000000000]
empty_25               (readreq          ) [ 0000000000000000000000000000]
empty_26               (readreq          ) [ 0000000000000000000000000000]
spectopmodule_ln1      (spectopmodule    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
call_ln18              (call             ) [ 0000000000000000000000000000]
call_ln26              (call             ) [ 0000000000000000000000000000]
call_ln36              (call             ) [ 0000000000000000000000000000]
br_ln42                (br               ) [ 0000000000000000000000000000]
co_2                   (load             ) [ 0000000000000111111110000000]
icmp_ln42              (icmp             ) [ 0000000000001111111111111111]
br_ln42                (br               ) [ 0000000000000000000000000000]
zext_ln42_1            (zext             ) [ 0000000000000000000000000000]
empty_27               (mul              ) [ 0000000000000000000000000000]
p_cast                 (zext             ) [ 0000000000000000000000000000]
empty_28               (add              ) [ 0000000000000000000000000000]
trunc_ln3              (partselect       ) [ 0000000000000111000000000000]
tmp                    (add              ) [ 0000000000000000000000000000]
tmp_cast               (zext             ) [ 0000000000000000000000000000]
empty_31               (add              ) [ 0000000000000000000000000000]
trunc_ln44_1           (partselect       ) [ 0000000000000111111111100000]
add_ln42               (add              ) [ 0000000000000000000000000000]
store_ln42             (store            ) [ 0000000000000000000000000000]
ret_ln59               (ret              ) [ 0000000000000000000000000000]
zext_ln42              (zext             ) [ 0000000000000000000000000000]
local_bias_addr        (getelementptr    ) [ 0000000000000010000000000000]
sext_ln44              (sext             ) [ 0000000000000000000000000000]
OUTPUT_r_addr          (getelementptr    ) [ 0000000000000011111110000000]
empty_29               (writereq         ) [ 0000000000000000000000000000]
tmp_1                  (partselect       ) [ 0000000000000000000000000000]
tmp_2                  (bitconcatenate   ) [ 0000000000000001000000000000]
local_bias_load        (load             ) [ 0000000000000001000000000000]
call_ln44              (call             ) [ 0000000000000000000000000000]
empty_30               (or               ) [ 0000000000000000000001000000]
p_cast3                (zext             ) [ 0000000000000000000000000000]
empty_32               (writeresp        ) [ 0000000000000000000000000000]
local_bias_addr_1      (getelementptr    ) [ 0000000000000000000001000000]
sext_ln44_1            (sext             ) [ 0000000000000000000000000000]
OUTPUT_r_addr_1        (getelementptr    ) [ 0000000000000000000001111111]
empty_33               (writereq         ) [ 0000000000000000000000000000]
zext_ln51              (zext             ) [ 0000000000000000000000000000]
tmp_5                  (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln51_8            (zext             ) [ 0000000000000000000000000000]
add_ln51_2             (add              ) [ 0000000000000000000000100000]
local_bias_load_1      (load             ) [ 0000000000000000000000100000]
call_ln44              (call             ) [ 0000000000000000000000000000]
speclooptripcount_ln42 (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln42      (specloopname     ) [ 0000000000000000000000000000]
empty_34               (writeresp        ) [ 0000000000000000000000000000]
br_ln42                (br               ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="WEIGHTS">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="BIAS">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BIAS"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUTPUT_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_r_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution1_hls_Pipeline_VITIS_LOOP_36_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="co_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="local_input_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_input/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="local_weights_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="local_bias_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_bias/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="output_r_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bias_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="weights_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="input_r_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_readreq_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="12" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_readreq_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="9" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_25/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_readreq_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_26/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_writeresp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="11" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_29/13 empty_32/16 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_writeresp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_33/20 empty_34/23 "/>
</bind>
</comp>

<comp id="205" class="1004" name="local_bias_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="3" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_bias_addr/13 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_bias_load/13 local_bias_load_1/20 "/>
</bind>
</comp>

<comp id="217" class="1004" name="local_bias_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_bias_addr_1/20 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="62" slack="9"/>
<pin id="228" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="62" slack="9"/>
<pin id="236" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/10 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_convolution1_hls_Pipeline_VITIS_LOOP_36_6_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="62" slack="9"/>
<pin id="244" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/10 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="62" slack="2"/>
<pin id="252" dir="0" index="3" bw="5" slack="0"/>
<pin id="253" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="6" bw="32" slack="0"/>
<pin id="256" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/14 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="62" slack="9"/>
<pin id="264" dir="0" index="3" bw="6" slack="0"/>
<pin id="265" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="6" bw="32" slack="0"/>
<pin id="268" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/21 "/>
</bind>
</comp>

<comp id="272" class="1005" name="reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_bias_load local_bias_load_1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="62" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="0" index="2" bw="3" slack="0"/>
<pin id="282" dir="0" index="3" bw="7" slack="0"/>
<pin id="283" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="62" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="0" index="2" bw="3" slack="0"/>
<pin id="292" dir="0" index="3" bw="7" slack="0"/>
<pin id="293" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="62" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="0" index="2" bw="3" slack="0"/>
<pin id="302" dir="0" index="3" bw="7" slack="0"/>
<pin id="303" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln42_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln18_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="62" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="INPUT_r_addr_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_r_addr/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln26_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="62" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="WEIGHTS_addr_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sext_ln36_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="62" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="BIAS_addr_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="co_2_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="11"/>
<pin id="345" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="co_2/12 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln42_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/12 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln42_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/12 "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_27_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="13" slack="0"/>
<pin id="359" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_27/12 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="15" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/12 "/>
</bind>
</comp>

<comp id="366" class="1004" name="empty_28_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="11"/>
<pin id="369" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_28/12 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="62" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="0" index="2" bw="3" slack="0"/>
<pin id="375" dir="0" index="3" bw="7" slack="0"/>
<pin id="376" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/12 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="15" slack="0"/>
<pin id="383" dir="0" index="1" bw="13" slack="0"/>
<pin id="384" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="15" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="empty_31_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="15" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="11"/>
<pin id="394" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_31/12 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln44_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="62" slack="0"/>
<pin id="398" dir="0" index="1" bw="64" slack="0"/>
<pin id="399" dir="0" index="2" bw="3" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="62" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_1/12 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln42_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="0" index="1" bw="3" slack="0"/>
<pin id="409" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/12 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln42_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="0"/>
<pin id="414" dir="0" index="1" bw="3" slack="11"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/12 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln42_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="1"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/13 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln44_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="62" slack="1"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/13 "/>
</bind>
</comp>

<comp id="424" class="1004" name="OUTPUT_r_addr_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr/13 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="0" index="1" bw="3" slack="2"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="0" index="3" bw="3" slack="0"/>
<pin id="436" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="0" index="1" bw="2" slack="0"/>
<pin id="443" dir="0" index="2" bw="3" slack="2"/>
<pin id="444" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="448" class="1004" name="empty_30_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="8"/>
<pin id="450" dir="0" index="1" bw="3" slack="0"/>
<pin id="451" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_30/20 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_cast3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/20 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln44_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="62" slack="8"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_1/20 "/>
</bind>
</comp>

<comp id="461" class="1004" name="OUTPUT_r_addr_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="0"/>
<pin id="463" dir="0" index="1" bw="64" slack="0"/>
<pin id="464" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr_1/20 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln51_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="1"/>
<pin id="470" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/21 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_5_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="0"/>
<pin id="473" dir="0" index="1" bw="3" slack="1"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/21 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln51_8_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_8/21 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln51_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="0" index="1" bw="3" slack="0"/>
<pin id="485" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_2/21 "/>
</bind>
</comp>

<comp id="489" class="1005" name="co_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="0"/>
<pin id="491" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="co "/>
</bind>
</comp>

<comp id="496" class="1005" name="output_r_read_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="11"/>
<pin id="498" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="502" class="1005" name="trunc_ln_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="62" slack="1"/>
<pin id="504" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="508" class="1005" name="trunc_ln1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="62" slack="1"/>
<pin id="510" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="514" class="1005" name="trunc_ln2_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="62" slack="1"/>
<pin id="516" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="INPUT_r_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_r_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="WEIGHTS_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="BIAS_addr_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr "/>
</bind>
</comp>

<comp id="535" class="1005" name="co_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="1"/>
<pin id="537" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="co_2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="trunc_ln3_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="62" slack="1"/>
<pin id="548" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="552" class="1005" name="trunc_ln44_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="62" slack="8"/>
<pin id="554" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln44_1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="local_bias_addr_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="1"/>
<pin id="560" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_bias_addr "/>
</bind>
</comp>

<comp id="563" class="1005" name="OUTPUT_r_addr_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="3"/>
<pin id="565" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp_2_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="1"/>
<pin id="570" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="573" class="1005" name="empty_30_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="3" slack="1"/>
<pin id="575" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="579" class="1005" name="local_bias_addr_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="1"/>
<pin id="581" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_bias_addr_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="OUTPUT_r_addr_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="3"/>
<pin id="586" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="add_ln51_2_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="1"/>
<pin id="591" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln51_2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="596" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="597" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/7 add/11 sum_2/7 add104_1/11 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="600" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="601" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 mul_1/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="100" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="102" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="110" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="202"><net_src comp="100" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="102" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="110" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="210"><net_src comp="98" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="98" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="217" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="257"><net_src comp="108" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="6" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="211" pin="3"/><net_sink comp="248" pin=6"/></net>

<net id="269"><net_src comp="118" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="211" pin="3"/><net_sink comp="260" pin=6"/></net>

<net id="275"><net_src comp="211" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="248" pin=6"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="260" pin=6"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="162" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="156" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="24" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="150" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="312"><net_src comp="28" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="0" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="316" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="330"><net_src comp="2" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="340"><net_src comp="4" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="336" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="92" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="343" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="94" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="22" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="366" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="26" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="385"><net_src comp="356" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="94" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="402"><net_src comp="22" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="391" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="24" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="26" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="410"><net_src comp="343" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="96" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="428"><net_src comp="6" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="424" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="437"><net_src comp="104" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="16" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="439"><net_src comp="24" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="445"><net_src comp="106" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="431" pin="4"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="440" pin="3"/><net_sink comp="248" pin=3"/></net>

<net id="452"><net_src comp="112" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="448" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="465"><net_src comp="6" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="467"><net_src comp="461" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="476"><net_src comp="114" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="116" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="468" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="488"><net_src comp="482" pin="2"/><net_sink comp="260" pin=3"/></net>

<net id="492"><net_src comp="128" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="499"><net_src comp="144" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="505"><net_src comp="278" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="511"><net_src comp="288" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="517"><net_src comp="298" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="523"><net_src comp="316" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="528"><net_src comp="326" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="533"><net_src comp="336" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="538"><net_src comp="343" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="542"><net_src comp="535" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="549"><net_src comp="371" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="555"><net_src comp="396" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="561"><net_src comp="205" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="566"><net_src comp="424" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="571"><net_src comp="440" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="248" pin=3"/></net>

<net id="576"><net_src comp="448" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="582"><net_src comp="217" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="587"><net_src comp="461" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="592"><net_src comp="482" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="260" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
 - Input state : 
	Port: convolution1_hls : INPUT_r | {2 3 4 5 6 7 8 9 10 11 }
	Port: convolution1_hls : WEIGHTS | {2 3 4 5 6 7 8 9 10 11 }
	Port: convolution1_hls : BIAS | {2 3 4 5 6 7 8 9 10 11 }
	Port: convolution1_hls : input_r_r | {1 }
	Port: convolution1_hls : weights_r | {1 }
	Port: convolution1_hls : bias_r | {1 }
	Port: convolution1_hls : output_r_r | {1 }
  - Chain level:
	State 1
		store_ln42 : 1
	State 2
		INPUT_r_addr : 1
		empty : 2
		WEIGHTS_addr : 1
		empty_25 : 2
		BIAS_addr : 1
		empty_26 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		icmp_ln42 : 1
		br_ln42 : 2
		zext_ln42_1 : 1
		empty_27 : 2
		p_cast : 3
		empty_28 : 4
		trunc_ln3 : 5
		tmp : 3
		tmp_cast : 4
		empty_31 : 5
		trunc_ln44_1 : 6
		add_ln42 : 1
		store_ln42 : 2
	State 13
		local_bias_addr : 1
		local_bias_load : 2
		OUTPUT_r_addr : 1
		empty_29 : 2
	State 14
		tmp_2 : 1
		call_ln44 : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		local_bias_addr_1 : 1
		local_bias_load_1 : 2
		OUTPUT_r_addr_1 : 1
		empty_33 : 2
	State 21
		zext_ln51_8 : 1
		add_ln51_2 : 2
		call_ln44 : 3
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                        Functional Unit                                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |              grp_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_224             |    0    |    0    |   120   |   104   |
|          |      grp_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_fu_232     |    0    |    0    |   120   |   181   |
|   call   |                      grp_convolution1_hls_Pipeline_VITIS_LOOP_36_6_fu_240                     |    0    |    0    |   103   |    20   |
|          | grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248 |    5    |  1.757  |   750   |   732   |
|          |  grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260  |    5    |  1.757  |   750   |   733   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                                           grp_fu_594                                          |    2    |    0    |   227   |   214   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                                           grp_fu_598                                          |    3    |    0    |   128   |   135   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        empty_28_fu_366                                        |    0    |    0    |    0    |    71   |
|          |                                           tmp_fu_381                                          |    0    |    0    |    0    |    22   |
|    add   |                                        empty_31_fu_391                                        |    0    |    0    |    0    |    71   |
|          |                                        add_ln42_fu_406                                        |    0    |    0    |    0    |    10   |
|          |                                       add_ln51_2_fu_482                                       |    0    |    0    |    0    |    12   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                        icmp_ln42_fu_346                                       |    0    |    0    |    0    |    10   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                        empty_27_fu_356                                        |    0    |    0    |    0    |    5    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   output_r_read_read_fu_144                                   |    0    |    0    |    0    |    0    |
|   read   |                                     bias_read_read_fu_150                                     |    0    |    0    |    0    |    0    |
|          |                                    weights_read_read_fu_156                                   |    0    |    0    |    0    |    0    |
|          |                                    input_r_read_read_fu_162                                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       grp_readreq_fu_168                                      |    0    |    0    |    0    |    0    |
|  readreq |                                       grp_readreq_fu_175                                      |    0    |    0    |    0    |    0    |
|          |                                       grp_readreq_fu_182                                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                                      grp_writeresp_fu_189                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_writeresp_fu_197                                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        trunc_ln_fu_278                                        |    0    |    0    |    0    |    0    |
|          |                                        trunc_ln1_fu_288                                       |    0    |    0    |    0    |    0    |
|partselect|                                        trunc_ln2_fu_298                                       |    0    |    0    |    0    |    0    |
|          |                                        trunc_ln3_fu_371                                       |    0    |    0    |    0    |    0    |
|          |                                      trunc_ln44_1_fu_396                                      |    0    |    0    |    0    |    0    |
|          |                                          tmp_1_fu_431                                         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        sext_ln18_fu_313                                       |    0    |    0    |    0    |    0    |
|          |                                        sext_ln26_fu_323                                       |    0    |    0    |    0    |    0    |
|   sext   |                                        sext_ln36_fu_333                                       |    0    |    0    |    0    |    0    |
|          |                                        sext_ln44_fu_421                                       |    0    |    0    |    0    |    0    |
|          |                                       sext_ln44_1_fu_458                                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       zext_ln42_1_fu_352                                      |    0    |    0    |    0    |    0    |
|          |                                         p_cast_fu_362                                         |    0    |    0    |    0    |    0    |
|          |                                        tmp_cast_fu_387                                        |    0    |    0    |    0    |    0    |
|   zext   |                                        zext_ln42_fu_417                                       |    0    |    0    |    0    |    0    |
|          |                                         p_cast3_fu_453                                        |    0    |    0    |    0    |    0    |
|          |                                        zext_ln51_fu_468                                       |    0    |    0    |    0    |    0    |
|          |                                       zext_ln51_8_fu_478                                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                          tmp_2_fu_440                                         |    0    |    0    |    0    |    0    |
|          |                                          tmp_5_fu_471                                         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                                        empty_30_fu_448                                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                               |    15   |  3.514  |   2198  |   2320  |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|  local_bias |    0   |   32   |    3   |    0   |
| local_input |    2   |    0   |    0   |    0   |
|local_weights|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    3   |   32   |    3   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    BIAS_addr_reg_530    |   32   |
|   INPUT_r_addr_reg_520  |   32   |
| OUTPUT_r_addr_1_reg_584 |   32   |
|  OUTPUT_r_addr_reg_563  |   32   |
|   WEIGHTS_addr_reg_525  |   32   |
|    add_ln51_2_reg_589   |    6   |
|       co_2_reg_535      |    3   |
|        co_reg_489       |    3   |
|     empty_30_reg_573    |    3   |
|local_bias_addr_1_reg_579|    3   |
| local_bias_addr_reg_558 |    3   |
|  output_r_read_reg_496  |   64   |
|         reg_272         |   32   |
|      tmp_2_reg_568      |    5   |
|    trunc_ln1_reg_508    |   62   |
|    trunc_ln2_reg_514    |   62   |
|    trunc_ln3_reg_546    |   62   |
|   trunc_ln44_1_reg_552  |   62   |
|     trunc_ln_reg_502    |   62   |
+-------------------------+--------+
|          Total          |   592  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                              Comp                                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       grp_readreq_fu_168                                      |  p1  |   2  |  32  |   64   ||    9    |
|                                       grp_readreq_fu_175                                      |  p1  |   2  |  32  |   64   ||    9    |
|                                       grp_readreq_fu_182                                      |  p1  |   2  |  32  |   64   ||    9    |
|                                      grp_writeresp_fu_189                                     |  p0  |   2  |   1  |    2   |
|                                      grp_writeresp_fu_189                                     |  p1  |   2  |  32  |   64   ||    9    |
|                                      grp_writeresp_fu_197                                     |  p0  |   2  |   1  |    2   |
|                                      grp_writeresp_fu_197                                     |  p1  |   2  |  32  |   64   ||    9    |
|                                       grp_access_fu_211                                       |  p0  |   4  |   3  |   12   ||    20   |
| grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248 |  p3  |   2  |   5  |   10   ||    9    |
| grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248 |  p6  |   2  |  32  |   64   ||    9    |
|  grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260  |  p3  |   2  |   6  |   12   ||    9    |
|  grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260  |  p6  |   2  |  32  |   64   ||    9    |
|-----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Total                                             |      |      |      |   486  ||  5.222  ||   101   |
|-----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |    3   |  2198  |  2320  |    -   |
|   Memory  |    3   |    -   |    -   |   32   |    3   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   101  |    -   |
|  Register |    -   |    -   |    -   |   592  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |   15   |    8   |  2822  |  2424  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
