// Seed: 4026633946
module module_0 (
    input wire id_0,
    input wor id_1,
    input uwire id_2,
    input wand id_3,
    input uwire id_4,
    input wire id_5,
    output supply0 id_6,
    output supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input tri id_12,
    input tri0 id_13,
    output supply0 id_14,
    input wand id_15
    , id_18,
    output uwire id_16
);
  assign id_7 = id_2;
  wire id_19;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1
);
  assign id_0 = id_1;
  module_0(
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0
  );
endmodule
