{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 17:29:14 2013 " "Info: Processing started: Tue Oct 22 17:29:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_tut_noclock:inst\|nIn\[1\]~latch " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_tut_noclock:inst\|nIn\[0\]~latch " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_tut_noclock:inst\|nIn\[2\]~latch " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_tut_noclock:inst\|nIn\[3\]~latch " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[6\] " "Warning: Node \"sevenseg:inst1\|ones\[6\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[5\] " "Warning: Node \"sevenseg:inst1\|ones\[5\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[4\] " "Warning: Node \"sevenseg:inst1\|ones\[4\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[3\] " "Warning: Node \"sevenseg:inst1\|ones\[3\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[2\] " "Warning: Node \"sevenseg:inst1\|ones\[2\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[1\] " "Warning: Node \"sevenseg:inst1\|ones\[1\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[0\] " "Warning: Node \"sevenseg:inst1\|ones\[0\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|Add0~103 " "Warning: Node \"updown_counter_tut_noclock:inst\|Add0~103\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|Add0~104 " "Warning: Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|Add0~105 " "Warning: Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "down " "Info: Assuming node \"down\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 496 368 536 512 "down" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "down" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 584 392 560 600 "reset" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "up " "Info: Assuming node \"up\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[3\]~latch " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[3\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[3\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[2\]~latch " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[2\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[2\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[0\]~latch " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[0\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[0\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[1\]~latch " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[1\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[1\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|Mux15~67 " "Info: Detected gated clock \"sevenseg:inst1\|Mux15~67\" as buffer" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|Mux15~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[3\]~tail_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[3\]~tail_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[3\]~tail_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[2\]~_emulated " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[2\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[2\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[2\]~tail_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[2\]~tail_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[2\]~tail_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[1\]~_emulated " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[1\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[1\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[1\]~tail_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[1\]~tail_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[1\]~tail_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[3\]~0 " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[3\]~0\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "down register updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated register sevenseg:inst1\|ones\[5\] 330.58 MHz 3.025 ns Internal " "Info: Clock \"down\" has Internal fmax of 330.58 MHz between source register \"updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated\" and destination register \"sevenseg:inst1\|ones\[5\]\" (period= 3.025 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.942 ns + Longest register register " "Info: + Longest register to register delay is 7.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated 1 REG LCFF_X32_Y10_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y10_N9; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X32_Y10_N8 2 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.658 ns) 1.016 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 3: + IC(0.000 ns) + CELL(0.658 ns) = 1.016 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 2.156 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X32_Y10_N16 12 " "Info: 4: + IC(0.000 ns) + CELL(1.140 ns) = 2.156 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 12; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.142 ns) 3.298 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X32_Y10_N10 9 " "Info: 5: + IC(0.000 ns) + CELL(1.142 ns) = 3.298 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 9; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 4.448 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 6 COMB LOOP LCCOMB_X31_Y10_N16 6 " "Info: 6: + IC(0.000 ns) + CELL(1.150 ns) = 4.448 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X31_Y10_N16 " "Info: Loc. = LCCOMB_X31_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~103 LCCOMB_X32_Y10_N30 " "Info: Loc. = LCCOMB_X32_Y10_N30; Node \"updown_counter_tut_noclock:inst\|Add0~103\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.517 ns) 5.300 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 7 COMB LCCOMB_X31_Y10_N12 1 " "Info: 7: + IC(0.335 ns) + CELL(0.517 ns) = 5.300 ns; Loc. = LCCOMB_X31_Y10_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.758 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 8 COMB LCCOMB_X31_Y10_N14 4 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 5.758 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.322 ns) 6.397 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[14\]~76 9 COMB LCCOMB_X31_Y10_N30 7 " "Info: 9: + IC(0.317 ns) + CELL(0.322 ns) = 6.397 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 7; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[14\]~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~76 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.322 ns) 7.250 ns sevenseg:inst1\|Mux13~19 10 COMB LCCOMB_X31_Y10_N4 1 " "Info: 10: + IC(0.531 ns) + CELL(0.322 ns) = 7.250 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux13~19'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~76 sevenseg:inst1|Mux13~19 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.178 ns) 7.942 ns sevenseg:inst1\|ones\[5\] 11 REG LCCOMB_X31_Y10_N2 1 " "Info: 11: + IC(0.514 ns) + CELL(0.178 ns) = 7.942 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { sevenseg:inst1|Mux13~19 sevenseg:inst1|ones[5] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.245 ns ( 78.63 % ) " "Info: Total cell delay = 6.245 ns ( 78.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.697 ns ( 21.37 % ) " "Info: Total interconnect delay = 1.697 ns ( 21.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.942 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~76 sevenseg:inst1|Mux13~19 sevenseg:inst1|ones[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.942 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~76 {} sevenseg:inst1|Mux13~19 {} sevenseg:inst1|ones[5] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.317ns 0.531ns 0.514ns } { 0.000ns 0.358ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.322ns 0.322ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.552 ns - Smallest " "Info: - Smallest clock skew is 6.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down destination 9.573 ns + Shortest register " "Info: + Shortest clock path from clock \"down\" to destination register is 9.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 496 368 536 512 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.879 ns) 3.298 ns updown_counter_tut_noclock:inst\|nIn\[1\]~_emulated 2 REG LCFF_X32_Y10_N27 1 " "Info: 2: + IC(1.545 ns) + CELL(0.879 ns) = 3.298 ns; Loc. = LCFF_X32_Y10_N27; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { down updown_counter_tut_noclock:inst|nIn[1]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 3.656 ns updown_counter_tut_noclock:inst\|nIn\[1\]~tail_lut 3 COMB LCCOMB_X32_Y10_N26 3 " "Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 3.656 ns; Loc. = LCCOMB_X32_Y10_N26; Fanout = 3; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { updown_counter_tut_noclock:inst|nIn[1]~_emulated updown_counter_tut_noclock:inst|nIn[1]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.485 ns) 4.141 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X32_Y10_N16 12 " "Info: 4: + IC(0.000 ns) + CELL(0.485 ns) = 4.141 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 12; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { updown_counter_tut_noclock:inst|nIn[1]~tail_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.322 ns) 4.794 ns sevenseg:inst1\|Mux15~67 5 COMB LCCOMB_X32_Y10_N18 1 " "Info: 5: + IC(0.331 ns) + CELL(0.322 ns) = 4.794 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~67'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut sevenseg:inst1|Mux15~67 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.319 ns) 5.904 ns sevenseg:inst1\|Mux15~69 6 COMB LCCOMB_X34_Y10_N0 1 " "Info: 6: + IC(0.791 ns) + CELL(0.319 ns) = 5.904 ns; Loc. = LCCOMB_X34_Y10_N0; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { sevenseg:inst1|Mux15~67 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.000 ns) 7.642 ns sevenseg:inst1\|Mux15~69clkctrl 7 COMB CLKCTRL_G5 7 " "Info: 7: + IC(1.738 ns) + CELL(0.000 ns) = 7.642 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.513 ns) 9.573 ns sevenseg:inst1\|ones\[5\] 8 REG LCCOMB_X31_Y10_N2 1 " "Info: 8: + IC(1.418 ns) + CELL(0.513 ns) = 9.573 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[5] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.750 ns ( 39.17 % ) " "Info: Total cell delay = 3.750 ns ( 39.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.823 ns ( 60.83 % ) " "Info: Total interconnect delay = 5.823 ns ( 60.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.573 ns" { down updown_counter_tut_noclock:inst|nIn[1]~_emulated updown_counter_tut_noclock:inst|nIn[1]~tail_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut sevenseg:inst1|Mux15~67 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.573 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[1]~_emulated {} updown_counter_tut_noclock:inst|nIn[1]~tail_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} sevenseg:inst1|Mux15~67 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[5] {} } { 0.000ns 0.000ns 1.545ns 0.000ns 0.000ns 0.331ns 0.791ns 1.738ns 1.418ns } { 0.000ns 0.874ns 0.879ns 0.358ns 0.485ns 0.322ns 0.319ns 0.000ns 0.513ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down source 3.021 ns - Longest register " "Info: - Longest clock path from clock \"down\" to source register is 3.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 496 368 536 512 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.602 ns) 3.021 ns updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X32_Y10_N9 1 " "Info: 2: + IC(1.545 ns) + CELL(0.602 ns) = 3.021 ns; Loc. = LCFF_X32_Y10_N9; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 48.86 % ) " "Info: Total cell delay = 1.476 ns ( 48.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.545 ns ( 51.14 % ) " "Info: Total interconnect delay = 1.545 ns ( 51.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.021 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.573 ns" { down updown_counter_tut_noclock:inst|nIn[1]~_emulated updown_counter_tut_noclock:inst|nIn[1]~tail_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut sevenseg:inst1|Mux15~67 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.573 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[1]~_emulated {} updown_counter_tut_noclock:inst|nIn[1]~tail_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} sevenseg:inst1|Mux15~67 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[5] {} } { 0.000ns 0.000ns 1.545ns 0.000ns 0.000ns 0.331ns 0.791ns 1.738ns 1.418ns } { 0.000ns 0.874ns 0.879ns 0.358ns 0.485ns 0.322ns 0.319ns 0.000ns 0.513ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.021 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.358 ns + " "Info: + Micro setup delay of destination is 1.358 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.942 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~76 sevenseg:inst1|Mux13~19 sevenseg:inst1|ones[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.942 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[14]~76 {} sevenseg:inst1|Mux13~19 {} sevenseg:inst1|ones[5] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.317ns 0.531ns 0.514ns } { 0.000ns 0.358ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.322ns 0.322ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.573 ns" { down updown_counter_tut_noclock:inst|nIn[1]~_emulated updown_counter_tut_noclock:inst|nIn[1]~tail_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut sevenseg:inst1|Mux15~67 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.573 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[1]~_emulated {} updown_counter_tut_noclock:inst|nIn[1]~tail_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} sevenseg:inst1|Mux15~67 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[5] {} } { 0.000ns 0.000ns 1.545ns 0.000ns 0.000ns 0.331ns 0.791ns 1.738ns 1.418ns } { 0.000ns 0.874ns 0.879ns 0.358ns 0.485ns 0.322ns 0.319ns 0.000ns 0.513ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.021 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reset register updown_counter_tut_noclock:inst\|nIn\[0\]~latch register updown_counter_tut_noclock:inst\|nIn\[3\]~latch 164.47 MHz 6.08 ns Internal " "Info: Clock \"reset\" has Internal fmax of 164.47 MHz between source register \"updown_counter_tut_noclock:inst\|nIn\[0\]~latch\" and destination register \"updown_counter_tut_noclock:inst\|nIn\[3\]~latch\" (period= 6.08 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.423 ns + Longest register register " "Info: + Longest register to register delay is 4.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X32_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y10_N2; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 0.488 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X32_Y10_N8 2 " "Info: 2: + IC(0.310 ns) + CELL(0.178 ns) = 0.488 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.658 ns) 1.146 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 3: + IC(0.000 ns) + CELL(0.658 ns) = 1.146 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 2.286 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X32_Y10_N16 12 " "Info: 4: + IC(0.000 ns) + CELL(1.140 ns) = 2.286 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 12; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.142 ns) 3.428 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X32_Y10_N10 9 " "Info: 5: + IC(0.000 ns) + CELL(1.142 ns) = 3.428 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 9; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.501 ns) 3.929 ns updown_counter_tut_noclock:inst\|Add0~103 6 COMB LOOP LCCOMB_X32_Y10_N30 2 " "Info: 6: + IC(0.000 ns) + CELL(0.501 ns) = 3.929 ns; Loc. = LCCOMB_X32_Y10_N30; Fanout = 2; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|Add0~103'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X31_Y10_N16 " "Info: Loc. = LCCOMB_X31_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~103 LCCOMB_X32_Y10_N30 " "Info: Loc. = LCCOMB_X32_Y10_N30; Node \"updown_counter_tut_noclock:inst\|Add0~103\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.178 ns) 4.423 ns updown_counter_tut_noclock:inst\|nIn\[3\]~latch 7 REG LCCOMB_X32_Y10_N6 2 " "Info: 7: + IC(0.316 ns) + CELL(0.178 ns) = 4.423 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { updown_counter_tut_noclock:inst|Add0~103 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.797 ns ( 85.85 % ) " "Info: Total cell delay = 3.797 ns ( 85.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.626 ns ( 14.15 % ) " "Info: Total interconnect delay = 0.626 ns ( 14.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~103 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|Add0~103 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.316ns } { 0.000ns 0.178ns 0.658ns 1.140ns 1.142ns 0.501ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 3.488 ns + Shortest register " "Info: + Shortest clock path from clock \"reset\" to destination register is 3.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 584 392 560 600 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.322 ns) 2.803 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X32_Y10_N14 16 " "Info: 2: + IC(1.617 ns) + CELL(0.322 ns) = 2.803 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.322 ns) 3.488 ns updown_counter_tut_noclock:inst\|nIn\[3\]~latch 3 REG LCCOMB_X32_Y10_N6 2 " "Info: 3: + IC(0.363 ns) + CELL(0.322 ns) = 3.488 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 43.23 % ) " "Info: Total cell delay = 1.508 ns ( 43.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.980 ns ( 56.77 % ) " "Info: Total interconnect delay = 1.980 ns ( 56.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.617ns 0.363ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 3.488 ns - Longest register " "Info: - Longest clock path from clock \"reset\" to source register is 3.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 584 392 560 600 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.322 ns) 2.803 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X32_Y10_N14 16 " "Info: 2: + IC(1.617 ns) + CELL(0.322 ns) = 2.803 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.322 ns) 3.488 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X32_Y10_N2 2 " "Info: 3: + IC(0.363 ns) + CELL(0.322 ns) = 3.488 ns; Loc. = LCCOMB_X32_Y10_N2; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 43.23 % ) " "Info: Total cell delay = 1.508 ns ( 43.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.980 ns ( 56.77 % ) " "Info: Total interconnect delay = 1.980 ns ( 56.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.617ns 0.363ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.617ns 0.363ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.617ns 0.363ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.657 ns + " "Info: + Micro setup delay of destination is 1.657 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~103 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|Add0~103 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.316ns } { 0.000ns 0.178ns 0.658ns 1.140ns 1.142ns 0.501ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.617ns 0.363ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.617ns 0.363ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "up register updown_counter_tut_noclock:inst\|nIn\[0\]~latch register updown_counter_tut_noclock:inst\|nIn\[3\]~latch 164.47 MHz 6.08 ns Internal " "Info: Clock \"up\" has Internal fmax of 164.47 MHz between source register \"updown_counter_tut_noclock:inst\|nIn\[0\]~latch\" and destination register \"updown_counter_tut_noclock:inst\|nIn\[3\]~latch\" (period= 6.08 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.423 ns + Longest register register " "Info: + Longest register to register delay is 4.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X32_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y10_N2; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 0.488 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X32_Y10_N8 2 " "Info: 2: + IC(0.310 ns) + CELL(0.178 ns) = 0.488 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.658 ns) 1.146 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 3: + IC(0.000 ns) + CELL(0.658 ns) = 1.146 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 2.286 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X32_Y10_N16 12 " "Info: 4: + IC(0.000 ns) + CELL(1.140 ns) = 2.286 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 12; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.142 ns) 3.428 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X32_Y10_N10 9 " "Info: 5: + IC(0.000 ns) + CELL(1.142 ns) = 3.428 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 9; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.501 ns) 3.929 ns updown_counter_tut_noclock:inst\|Add0~103 6 COMB LOOP LCCOMB_X32_Y10_N30 2 " "Info: 6: + IC(0.000 ns) + CELL(0.501 ns) = 3.929 ns; Loc. = LCCOMB_X32_Y10_N30; Fanout = 2; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|Add0~103'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X31_Y10_N16 " "Info: Loc. = LCCOMB_X31_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~103 LCCOMB_X32_Y10_N30 " "Info: Loc. = LCCOMB_X32_Y10_N30; Node \"updown_counter_tut_noclock:inst\|Add0~103\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.178 ns) 4.423 ns updown_counter_tut_noclock:inst\|nIn\[3\]~latch 7 REG LCCOMB_X32_Y10_N6 2 " "Info: 7: + IC(0.316 ns) + CELL(0.178 ns) = 4.423 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { updown_counter_tut_noclock:inst|Add0~103 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.797 ns ( 85.85 % ) " "Info: Total cell delay = 3.797 ns ( 85.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.626 ns ( 14.15 % ) " "Info: Total interconnect delay = 0.626 ns ( 14.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~103 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|Add0~103 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.316ns } { 0.000ns 0.178ns 0.658ns 1.140ns 1.142ns 0.501ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up destination 3.559 ns + Shortest register " "Info: + Shortest clock path from clock \"up\" to destination register is 3.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.461 ns) 2.874 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X32_Y10_N14 16 " "Info: 2: + IC(1.549 ns) + CELL(0.461 ns) = 2.874 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.322 ns) 3.559 ns updown_counter_tut_noclock:inst\|nIn\[3\]~latch 3 REG LCCOMB_X32_Y10_N6 2 " "Info: 3: + IC(0.363 ns) + CELL(0.322 ns) = 3.559 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 46.28 % ) " "Info: Total cell delay = 1.647 ns ( 46.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.912 ns ( 53.72 % ) " "Info: Total interconnect delay = 1.912 ns ( 53.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.559 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.559 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.549ns 0.363ns } { 0.000ns 0.864ns 0.461ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up source 3.559 ns - Longest register " "Info: - Longest clock path from clock \"up\" to source register is 3.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.461 ns) 2.874 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X32_Y10_N14 16 " "Info: 2: + IC(1.549 ns) + CELL(0.461 ns) = 2.874 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.322 ns) 3.559 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X32_Y10_N2 2 " "Info: 3: + IC(0.363 ns) + CELL(0.322 ns) = 3.559 ns; Loc. = LCCOMB_X32_Y10_N2; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 46.28 % ) " "Info: Total cell delay = 1.647 ns ( 46.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.912 ns ( 53.72 % ) " "Info: Total interconnect delay = 1.912 ns ( 53.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.559 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.559 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.549ns 0.363ns } { 0.000ns 0.864ns 0.461ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.559 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.559 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.549ns 0.363ns } { 0.000ns 0.864ns 0.461ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.559 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.559 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.549ns 0.363ns } { 0.000ns 0.864ns 0.461ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.657 ns + " "Info: + Micro setup delay of destination is 1.657 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~103 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|Add0~103 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.316ns } { 0.000ns 0.178ns 0.658ns 1.140ns 1.142ns 0.501ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.559 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.559 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.549ns 0.363ns } { 0.000ns 0.864ns 0.461ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.559 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.559 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.549ns 0.363ns } { 0.000ns 0.864ns 0.461ns 0.322ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "down 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"down\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated sevenseg:inst1\|ones\[1\] down 7.951 ns " "Info: Found hold time violation between source  pin or register \"updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated\" and destination pin or register \"sevenseg:inst1\|ones\[1\]\" for clock \"down\" (Hold time is 7.951 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.064 ns + Largest " "Info: + Largest clock skew is 11.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down destination 14.085 ns + Longest register " "Info: + Longest clock path from clock \"down\" to destination register is 14.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 496 368 536 512 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.879 ns) 3.298 ns updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X32_Y10_N9 1 " "Info: 2: + IC(1.545 ns) + CELL(0.879 ns) = 3.298 ns; Loc. = LCFF_X32_Y10_N9; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 3.656 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 3 COMB LCCOMB_X32_Y10_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 3.656 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.658 ns) 4.314 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 4 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 4: + IC(0.000 ns) + CELL(0.658 ns) = 4.314 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 5.454 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 5 COMB LOOP LCCOMB_X32_Y10_N16 12 " "Info: 5: + IC(0.000 ns) + CELL(1.140 ns) = 5.454 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 12; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.142 ns) 6.596 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 6 COMB LOOP LCCOMB_X32_Y10_N10 9 " "Info: 6: + IC(0.000 ns) + CELL(1.142 ns) = 6.596 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 9; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 7.746 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 7 COMB LOOP LCCOMB_X31_Y10_N16 6 " "Info: 7: + IC(0.000 ns) + CELL(1.150 ns) = 7.746 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X31_Y10_N16 " "Info: Loc. = LCCOMB_X31_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~103 LCCOMB_X32_Y10_N30 " "Info: Loc. = LCCOMB_X32_Y10_N30; Node \"updown_counter_tut_noclock:inst\|Add0~103\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.517 ns) 8.598 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 8 COMB LCCOMB_X31_Y10_N12 1 " "Info: 8: + IC(0.335 ns) + CELL(0.517 ns) = 8.598 ns; Loc. = LCCOMB_X31_Y10_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.056 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 9 COMB LCCOMB_X31_Y10_N14 4 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 9.056 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.545 ns) 10.382 ns sevenseg:inst1\|Mux15~69 10 COMB LCCOMB_X34_Y10_N0 1 " "Info: 10: + IC(0.781 ns) + CELL(0.545 ns) = 10.382 ns; Loc. = LCCOMB_X34_Y10_N0; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.000 ns) 12.120 ns sevenseg:inst1\|Mux15~69clkctrl 11 COMB CLKCTRL_G5 7 " "Info: 11: + IC(1.738 ns) + CELL(0.000 ns) = 12.120 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.545 ns) 14.085 ns sevenseg:inst1\|ones\[1\] 12 REG LCCOMB_X31_Y10_N20 1 " "Info: 12: + IC(1.420 ns) + CELL(0.545 ns) = 14.085 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.266 ns ( 58.69 % ) " "Info: Total cell delay = 8.266 ns ( 58.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.819 ns ( 41.31 % ) " "Info: Total interconnect delay = 5.819 ns ( 41.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.085 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.085 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 1.545ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.781ns 1.738ns 1.420ns } { 0.000ns 0.874ns 0.879ns 0.358ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.545ns 0.000ns 0.545ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down source 3.021 ns - Shortest register " "Info: - Shortest clock path from clock \"down\" to source register is 3.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 496 368 536 512 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.602 ns) 3.021 ns updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X32_Y10_N9 1 " "Info: 2: + IC(1.545 ns) + CELL(0.602 ns) = 3.021 ns; Loc. = LCFF_X32_Y10_N9; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 48.86 % ) " "Info: Total cell delay = 1.476 ns ( 48.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.545 ns ( 51.14 % ) " "Info: Total interconnect delay = 1.545 ns ( 51.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.021 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.085 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.085 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 1.545ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.781ns 1.738ns 1.420ns } { 0.000ns 0.874ns 0.879ns 0.358ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.545ns 0.000ns 0.545ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.021 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.836 ns - Shortest register register " "Info: - Shortest register to register delay is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated 1 REG LCFF_X32_Y10_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y10_N9; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X32_Y10_N8 2 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.658 ns) 1.016 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 3: + IC(0.000 ns) + CELL(0.658 ns) = 1.016 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.521 ns) 2.361 ns sevenseg:inst1\|Mux9~48 4 COMB LCCOMB_X31_Y10_N6 1 " "Info: 4: + IC(0.824 ns) + CELL(0.521 ns) = 2.361 ns; Loc. = LCCOMB_X31_Y10_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux9~48'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux9~48 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 2.836 ns sevenseg:inst1\|ones\[1\] 5 REG LCCOMB_X31_Y10_N20 1 " "Info: 5: + IC(0.297 ns) + CELL(0.178 ns) = 2.836 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { sevenseg:inst1|Mux9~48 sevenseg:inst1|ones[1] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.715 ns ( 60.47 % ) " "Info: Total cell delay = 1.715 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 39.53 % ) " "Info: Total interconnect delay = 1.121 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux9~48 sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux9~48 {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 0.000ns 0.824ns 0.297ns } { 0.000ns 0.358ns 0.658ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.085 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.085 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 1.545ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.781ns 1.738ns 1.420ns } { 0.000ns 0.874ns 0.879ns 0.358ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.545ns 0.000ns 0.545ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.021 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux9~48 sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux9~48 {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 0.000ns 0.824ns 0.297ns } { 0.000ns 0.358ns 0.658ns 0.521ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "reset 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"reset\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "updown_counter_tut_noclock:inst\|nIn\[0\]~latch sevenseg:inst1\|ones\[1\] reset 7.951 ns " "Info: Found hold time violation between source  pin or register \"updown_counter_tut_noclock:inst\|nIn\[0\]~latch\" and destination pin or register \"sevenseg:inst1\|ones\[1\]\" for clock \"reset\" (Hold time is 7.951 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.917 ns + Largest " "Info: + Largest clock skew is 10.917 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 14.405 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 14.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 584 392 560 600 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.322 ns) 2.803 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X32_Y10_N14 16 " "Info: 2: + IC(1.617 ns) + CELL(0.322 ns) = 2.803 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.322 ns) 3.488 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X32_Y10_N2 2 " "Info: 3: + IC(0.363 ns) + CELL(0.322 ns) = 3.488 ns; Loc. = LCCOMB_X32_Y10_N2; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 3.976 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 4 COMB LCCOMB_X32_Y10_N8 2 " "Info: 4: + IC(0.310 ns) + CELL(0.178 ns) = 3.976 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.658 ns) 4.634 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 5 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 5: + IC(0.000 ns) + CELL(0.658 ns) = 4.634 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 5.774 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 6 COMB LOOP LCCOMB_X32_Y10_N16 12 " "Info: 6: + IC(0.000 ns) + CELL(1.140 ns) = 5.774 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 12; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.142 ns) 6.916 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 7 COMB LOOP LCCOMB_X32_Y10_N10 9 " "Info: 7: + IC(0.000 ns) + CELL(1.142 ns) = 6.916 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 9; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 8.066 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 8 COMB LOOP LCCOMB_X31_Y10_N16 6 " "Info: 8: + IC(0.000 ns) + CELL(1.150 ns) = 8.066 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X31_Y10_N16 " "Info: Loc. = LCCOMB_X31_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~103 LCCOMB_X32_Y10_N30 " "Info: Loc. = LCCOMB_X32_Y10_N30; Node \"updown_counter_tut_noclock:inst\|Add0~103\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.517 ns) 8.918 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 9 COMB LCCOMB_X31_Y10_N12 1 " "Info: 9: + IC(0.335 ns) + CELL(0.517 ns) = 8.918 ns; Loc. = LCCOMB_X31_Y10_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.376 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 10 COMB LCCOMB_X31_Y10_N14 4 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 9.376 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.545 ns) 10.702 ns sevenseg:inst1\|Mux15~69 11 COMB LCCOMB_X34_Y10_N0 1 " "Info: 11: + IC(0.781 ns) + CELL(0.545 ns) = 10.702 ns; Loc. = LCCOMB_X34_Y10_N0; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.000 ns) 12.440 ns sevenseg:inst1\|Mux15~69clkctrl 12 COMB CLKCTRL_G5 7 " "Info: 12: + IC(1.738 ns) + CELL(0.000 ns) = 12.440 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.545 ns) 14.405 ns sevenseg:inst1\|ones\[1\] 13 REG LCCOMB_X31_Y10_N20 1 " "Info: 13: + IC(1.420 ns) + CELL(0.545 ns) = 14.405 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.841 ns ( 54.43 % ) " "Info: Total cell delay = 7.841 ns ( 54.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.564 ns ( 45.57 % ) " "Info: Total interconnect delay = 6.564 ns ( 45.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.405 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.405 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 1.617ns 0.363ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.781ns 1.738ns 1.420ns } { 0.000ns 0.864ns 0.322ns 0.322ns 0.178ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.545ns 0.000ns 0.545ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 3.488 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to source register is 3.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 584 392 560 600 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.322 ns) 2.803 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X32_Y10_N14 16 " "Info: 2: + IC(1.617 ns) + CELL(0.322 ns) = 2.803 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.322 ns) 3.488 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X32_Y10_N2 2 " "Info: 3: + IC(0.363 ns) + CELL(0.322 ns) = 3.488 ns; Loc. = LCCOMB_X32_Y10_N2; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 43.23 % ) " "Info: Total cell delay = 1.508 ns ( 43.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.980 ns ( 56.77 % ) " "Info: Total interconnect delay = 1.980 ns ( 56.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.617ns 0.363ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.405 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.405 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 1.617ns 0.363ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.781ns 1.738ns 1.420ns } { 0.000ns 0.864ns 0.322ns 0.322ns 0.178ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.545ns 0.000ns 0.545ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.617ns 0.363ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.966 ns - Shortest register register " "Info: - Shortest register to register delay is 2.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X32_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y10_N2; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 0.488 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X32_Y10_N8 2 " "Info: 2: + IC(0.310 ns) + CELL(0.178 ns) = 0.488 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.658 ns) 1.146 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 3: + IC(0.000 ns) + CELL(0.658 ns) = 1.146 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.521 ns) 2.491 ns sevenseg:inst1\|Mux9~48 4 COMB LCCOMB_X31_Y10_N6 1 " "Info: 4: + IC(0.824 ns) + CELL(0.521 ns) = 2.491 ns; Loc. = LCCOMB_X31_Y10_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux9~48'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux9~48 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 2.966 ns sevenseg:inst1\|ones\[1\] 5 REG LCCOMB_X31_Y10_N20 1 " "Info: 5: + IC(0.297 ns) + CELL(0.178 ns) = 2.966 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { sevenseg:inst1|Mux9~48 sevenseg:inst1|ones[1] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 51.75 % ) " "Info: Total cell delay = 1.535 ns ( 51.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.431 ns ( 48.25 % ) " "Info: Total interconnect delay = 1.431 ns ( 48.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux9~48 sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux9~48 {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.310ns 0.000ns 0.824ns 0.297ns } { 0.000ns 0.178ns 0.658ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.405 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.405 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 1.617ns 0.363ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.781ns 1.738ns 1.420ns } { 0.000ns 0.864ns 0.322ns 0.322ns 0.178ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.545ns 0.000ns 0.545ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.617ns 0.363ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux9~48 sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux9~48 {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.310ns 0.000ns 0.824ns 0.297ns } { 0.000ns 0.178ns 0.658ns 0.521ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "up 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"up\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "updown_counter_tut_noclock:inst\|nIn\[0\]~latch sevenseg:inst1\|ones\[1\] up 7.951 ns " "Info: Found hold time violation between source  pin or register \"updown_counter_tut_noclock:inst\|nIn\[0\]~latch\" and destination pin or register \"sevenseg:inst1\|ones\[1\]\" for clock \"up\" (Hold time is 7.951 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.917 ns + Largest " "Info: + Largest clock skew is 10.917 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up destination 14.476 ns + Longest register " "Info: + Longest clock path from clock \"up\" to destination register is 14.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.461 ns) 2.874 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X32_Y10_N14 16 " "Info: 2: + IC(1.549 ns) + CELL(0.461 ns) = 2.874 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.322 ns) 3.559 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X32_Y10_N2 2 " "Info: 3: + IC(0.363 ns) + CELL(0.322 ns) = 3.559 ns; Loc. = LCCOMB_X32_Y10_N2; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 4.047 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 4 COMB LCCOMB_X32_Y10_N8 2 " "Info: 4: + IC(0.310 ns) + CELL(0.178 ns) = 4.047 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.658 ns) 4.705 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 5 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 5: + IC(0.000 ns) + CELL(0.658 ns) = 4.705 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 5.845 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 6 COMB LOOP LCCOMB_X32_Y10_N16 12 " "Info: 6: + IC(0.000 ns) + CELL(1.140 ns) = 5.845 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 12; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.142 ns) 6.987 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 7 COMB LOOP LCCOMB_X32_Y10_N10 9 " "Info: 7: + IC(0.000 ns) + CELL(1.142 ns) = 6.987 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 9; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 8.137 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 8 COMB LOOP LCCOMB_X31_Y10_N16 6 " "Info: 8: + IC(0.000 ns) + CELL(1.150 ns) = 8.137 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X31_Y10_N16 " "Info: Loc. = LCCOMB_X31_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~103 LCCOMB_X32_Y10_N30 " "Info: Loc. = LCCOMB_X32_Y10_N30; Node \"updown_counter_tut_noclock:inst\|Add0~103\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.517 ns) 8.989 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 9 COMB LCCOMB_X31_Y10_N12 1 " "Info: 9: + IC(0.335 ns) + CELL(0.517 ns) = 8.989 ns; Loc. = LCCOMB_X31_Y10_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.447 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 10 COMB LCCOMB_X31_Y10_N14 4 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 9.447 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.545 ns) 10.773 ns sevenseg:inst1\|Mux15~69 11 COMB LCCOMB_X34_Y10_N0 1 " "Info: 11: + IC(0.781 ns) + CELL(0.545 ns) = 10.773 ns; Loc. = LCCOMB_X34_Y10_N0; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.000 ns) 12.511 ns sevenseg:inst1\|Mux15~69clkctrl 12 COMB CLKCTRL_G5 7 " "Info: 12: + IC(1.738 ns) + CELL(0.000 ns) = 12.511 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.545 ns) 14.476 ns sevenseg:inst1\|ones\[1\] 13 REG LCCOMB_X31_Y10_N20 1 " "Info: 13: + IC(1.420 ns) + CELL(0.545 ns) = 14.476 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.980 ns ( 55.13 % ) " "Info: Total cell delay = 7.980 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.496 ns ( 44.87 % ) " "Info: Total interconnect delay = 6.496 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.476 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.476 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 1.549ns 0.363ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.781ns 1.738ns 1.420ns } { 0.000ns 0.864ns 0.461ns 0.322ns 0.178ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.545ns 0.000ns 0.545ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up source 3.559 ns - Shortest register " "Info: - Shortest clock path from clock \"up\" to source register is 3.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.461 ns) 2.874 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X32_Y10_N14 16 " "Info: 2: + IC(1.549 ns) + CELL(0.461 ns) = 2.874 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.322 ns) 3.559 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X32_Y10_N2 2 " "Info: 3: + IC(0.363 ns) + CELL(0.322 ns) = 3.559 ns; Loc. = LCCOMB_X32_Y10_N2; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 46.28 % ) " "Info: Total cell delay = 1.647 ns ( 46.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.912 ns ( 53.72 % ) " "Info: Total interconnect delay = 1.912 ns ( 53.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.559 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.559 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.549ns 0.363ns } { 0.000ns 0.864ns 0.461ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.476 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.476 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 1.549ns 0.363ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.781ns 1.738ns 1.420ns } { 0.000ns 0.864ns 0.461ns 0.322ns 0.178ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.545ns 0.000ns 0.545ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.559 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.559 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.549ns 0.363ns } { 0.000ns 0.864ns 0.461ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.966 ns - Shortest register register " "Info: - Shortest register to register delay is 2.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X32_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y10_N2; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 0.488 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X32_Y10_N8 2 " "Info: 2: + IC(0.310 ns) + CELL(0.178 ns) = 0.488 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.658 ns) 1.146 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 3: + IC(0.000 ns) + CELL(0.658 ns) = 1.146 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.521 ns) 2.491 ns sevenseg:inst1\|Mux9~48 4 COMB LCCOMB_X31_Y10_N6 1 " "Info: 4: + IC(0.824 ns) + CELL(0.521 ns) = 2.491 ns; Loc. = LCCOMB_X31_Y10_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux9~48'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux9~48 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 2.966 ns sevenseg:inst1\|ones\[1\] 5 REG LCCOMB_X31_Y10_N20 1 " "Info: 5: + IC(0.297 ns) + CELL(0.178 ns) = 2.966 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { sevenseg:inst1|Mux9~48 sevenseg:inst1|ones[1] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 51.75 % ) " "Info: Total cell delay = 1.535 ns ( 51.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.431 ns ( 48.25 % ) " "Info: Total interconnect delay = 1.431 ns ( 48.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux9~48 sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux9~48 {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.310ns 0.000ns 0.824ns 0.297ns } { 0.000ns 0.178ns 0.658ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.476 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.476 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 1.549ns 0.363ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.781ns 1.738ns 1.420ns } { 0.000ns 0.864ns 0.461ns 0.322ns 0.178ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.545ns 0.000ns 0.545ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.559 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.559 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 1.549ns 0.363ns } { 0.000ns 0.864ns 0.461ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux9~48 sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux9~48 {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.310ns 0.000ns 0.824ns 0.297ns } { 0.000ns 0.178ns 0.658ns 0.521ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "updown_counter_tut_noclock:inst\|nIn\[3\]~latch up reset 5.204 ns register " "Info: tsu for register \"updown_counter_tut_noclock:inst\|nIn\[3\]~latch\" (data pin = \"up\", clock pin = \"reset\") is 5.204 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.035 ns + Longest pin register " "Info: + Longest pin to register delay is 7.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.461 ns) 2.874 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X32_Y10_N14 16 " "Info: 2: + IC(1.549 ns) + CELL(0.461 ns) = 2.874 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 3.758 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 3: + IC(0.000 ns) + CELL(0.884 ns) = 3.758 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 4.898 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X32_Y10_N16 12 " "Info: 4: + IC(0.000 ns) + CELL(1.140 ns) = 4.898 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 12; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.142 ns) 6.040 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X32_Y10_N10 9 " "Info: 5: + IC(0.000 ns) + CELL(1.142 ns) = 6.040 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 9; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.501 ns) 6.541 ns updown_counter_tut_noclock:inst\|Add0~103 6 COMB LOOP LCCOMB_X32_Y10_N30 2 " "Info: 6: + IC(0.000 ns) + CELL(0.501 ns) = 6.541 ns; Loc. = LCCOMB_X32_Y10_N30; Fanout = 2; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|Add0~103'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X31_Y10_N16 " "Info: Loc. = LCCOMB_X31_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~103 LCCOMB_X32_Y10_N30 " "Info: Loc. = LCCOMB_X32_Y10_N30; Node \"updown_counter_tut_noclock:inst\|Add0~103\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.178 ns) 7.035 ns updown_counter_tut_noclock:inst\|nIn\[3\]~latch 7 REG LCCOMB_X32_Y10_N6 2 " "Info: 7: + IC(0.316 ns) + CELL(0.178 ns) = 7.035 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { updown_counter_tut_noclock:inst|Add0~103 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.170 ns ( 73.49 % ) " "Info: Total cell delay = 5.170 ns ( 73.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.865 ns ( 26.51 % ) " "Info: Total interconnect delay = 1.865 ns ( 26.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.035 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~103 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.035 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|Add0~103 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.549ns 0.000ns 0.000ns 0.000ns 0.000ns 0.316ns } { 0.000ns 0.864ns 0.461ns 0.884ns 1.140ns 1.142ns 0.501ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.657 ns + " "Info: + Micro setup delay of destination is 1.657 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 3.488 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to destination register is 3.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 584 392 560 600 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.322 ns) 2.803 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X32_Y10_N14 16 " "Info: 2: + IC(1.617 ns) + CELL(0.322 ns) = 2.803 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.322 ns) 3.488 ns updown_counter_tut_noclock:inst\|nIn\[3\]~latch 3 REG LCCOMB_X32_Y10_N6 2 " "Info: 3: + IC(0.363 ns) + CELL(0.322 ns) = 3.488 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 43.23 % ) " "Info: Total cell delay = 1.508 ns ( 43.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.980 ns ( 56.77 % ) " "Info: Total interconnect delay = 1.980 ns ( 56.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.617ns 0.363ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.035 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~103 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.035 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|Add0~103 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.549ns 0.000ns 0.000ns 0.000ns 0.000ns 0.316ns } { 0.000ns 0.864ns 0.461ns 0.884ns 1.140ns 1.142ns 0.501ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.488 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 1.617ns 0.363ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "up ssOut1\[6\] sevenseg:inst1\|ones\[6\] 21.146 ns register " "Info: tco from clock \"up\" to destination pin \"ssOut1\[6\]\" through register \"sevenseg:inst1\|ones\[6\]\" is 21.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up source 14.476 ns + Longest register " "Info: + Longest clock path from clock \"up\" to source register is 14.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.461 ns) 2.874 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X32_Y10_N14 16 " "Info: 2: + IC(1.549 ns) + CELL(0.461 ns) = 2.874 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.322 ns) 3.559 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X32_Y10_N2 2 " "Info: 3: + IC(0.363 ns) + CELL(0.322 ns) = 3.559 ns; Loc. = LCCOMB_X32_Y10_N2; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 4.047 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 4 COMB LCCOMB_X32_Y10_N8 2 " "Info: 4: + IC(0.310 ns) + CELL(0.178 ns) = 4.047 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.658 ns) 4.705 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 5 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 5: + IC(0.000 ns) + CELL(0.658 ns) = 4.705 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 5.845 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 6 COMB LOOP LCCOMB_X32_Y10_N16 12 " "Info: 6: + IC(0.000 ns) + CELL(1.140 ns) = 5.845 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 12; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.142 ns) 6.987 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 7 COMB LOOP LCCOMB_X32_Y10_N10 9 " "Info: 7: + IC(0.000 ns) + CELL(1.142 ns) = 6.987 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 9; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 8.137 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 8 COMB LOOP LCCOMB_X31_Y10_N16 6 " "Info: 8: + IC(0.000 ns) + CELL(1.150 ns) = 8.137 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X31_Y10_N16 " "Info: Loc. = LCCOMB_X31_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~103 LCCOMB_X32_Y10_N30 " "Info: Loc. = LCCOMB_X32_Y10_N30; Node \"updown_counter_tut_noclock:inst\|Add0~103\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.517 ns) 8.989 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 9 COMB LCCOMB_X31_Y10_N12 1 " "Info: 9: + IC(0.335 ns) + CELL(0.517 ns) = 8.989 ns; Loc. = LCCOMB_X31_Y10_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.447 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 10 COMB LCCOMB_X31_Y10_N14 4 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 9.447 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.545 ns) 10.773 ns sevenseg:inst1\|Mux15~69 11 COMB LCCOMB_X34_Y10_N0 1 " "Info: 11: + IC(0.781 ns) + CELL(0.545 ns) = 10.773 ns; Loc. = LCCOMB_X34_Y10_N0; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.000 ns) 12.511 ns sevenseg:inst1\|Mux15~69clkctrl 12 COMB CLKCTRL_G5 7 " "Info: 12: + IC(1.738 ns) + CELL(0.000 ns) = 12.511 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.545 ns) 14.476 ns sevenseg:inst1\|ones\[6\] 13 REG LCCOMB_X31_Y10_N18 1 " "Info: 13: + IC(1.420 ns) + CELL(0.545 ns) = 14.476 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.980 ns ( 55.13 % ) " "Info: Total cell delay = 7.980 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.496 ns ( 44.87 % ) " "Info: Total interconnect delay = 6.496 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.476 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.476 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 1.549ns 0.363ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.781ns 1.738ns 1.420ns } { 0.000ns 0.864ns 0.461ns 0.322ns 0.178ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.545ns 0.000ns 0.545ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.670 ns + Longest register pin " "Info: + Longest register to pin delay is 6.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sevenseg:inst1\|ones\[6\] 1 REG LCCOMB_X31_Y10_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sevenseg:inst1|ones[6] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.820 ns) + CELL(2.850 ns) 6.670 ns ssOut1\[6\] 2 PIN PIN_E2 0 " "Info: 2: + IC(3.820 ns) + CELL(2.850 ns) = 6.670 ns; Loc. = PIN_E2; Fanout = 0; PIN Node = 'ssOut1\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { sevenseg:inst1|ones[6] ssOut1[6] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 552 1208 1384 568 "ssOut1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 42.73 % ) " "Info: Total cell delay = 2.850 ns ( 42.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.820 ns ( 57.27 % ) " "Info: Total interconnect delay = 3.820 ns ( 57.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { sevenseg:inst1|ones[6] ssOut1[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { sevenseg:inst1|ones[6] {} ssOut1[6] {} } { 0.000ns 3.820ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.476 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.476 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 1.549ns 0.363ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.781ns 1.738ns 1.420ns } { 0.000ns 0.864ns 0.461ns 0.322ns 0.178ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.545ns 0.000ns 0.545ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { sevenseg:inst1|ones[6] ssOut1[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { sevenseg:inst1|ones[6] {} ssOut1[6] {} } { 0.000ns 3.820ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "up ssOut2\[0\] 16.522 ns Longest " "Info: Longest tpd from source pin \"up\" to destination pin \"ssOut2\[0\]\" is 16.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.461 ns) 2.874 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X32_Y10_N14 16 " "Info: 2: + IC(1.549 ns) + CELL(0.461 ns) = 2.874 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 3.758 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 3: + IC(0.000 ns) + CELL(0.884 ns) = 3.758 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 4.898 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X32_Y10_N16 12 " "Info: 4: + IC(0.000 ns) + CELL(1.140 ns) = 4.898 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 12; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.142 ns) 6.040 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X32_Y10_N10 9 " "Info: 5: + IC(0.000 ns) + CELL(1.142 ns) = 6.040 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 9; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 7.190 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 6 COMB LOOP LCCOMB_X31_Y10_N16 6 " "Info: 6: + IC(0.000 ns) + CELL(1.150 ns) = 7.190 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X31_Y10_N16 " "Info: Loc. = LCCOMB_X31_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~103 LCCOMB_X32_Y10_N30 " "Info: Loc. = LCCOMB_X32_Y10_N30; Node \"updown_counter_tut_noclock:inst\|Add0~103\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.495 ns) 8.821 ns sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 7 COMB LCCOMB_X31_Y11_N20 1 " "Info: 7: + IC(1.136 ns) + CELL(0.495 ns) = 8.821 ns; Loc. = LCCOMB_X31_Y11_N20; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.279 ns sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 8 COMB LCCOMB_X31_Y11_N22 4 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 9.279 ns; Loc. = LCCOMB_X31_Y11_N22; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.383 ns) + CELL(2.860 ns) 16.522 ns ssOut2\[0\] 9 PIN PIN_E1 0 " "Info: 9: + IC(4.383 ns) + CELL(2.860 ns) = 16.522 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = 'ssOut2\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 ssOut2[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 480 1200 1376 496 "ssOut2\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.454 ns ( 57.22 % ) " "Info: Total cell delay = 9.454 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.068 ns ( 42.78 % ) " "Info: Total interconnect delay = 7.068 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.522 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 ssOut2[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.522 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} ssOut2[0] {} } { 0.000ns 0.000ns 1.549ns 0.000ns 0.000ns 0.000ns 0.000ns 1.136ns 0.000ns 4.383ns } { 0.000ns 0.864ns 0.461ns 0.884ns 1.140ns 1.142ns 1.150ns 0.495ns 0.458ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sevenseg:inst1\|ones\[1\] reset up 9.616 ns register " "Info: th for register \"sevenseg:inst1\|ones\[1\]\" (data pin = \"reset\", clock pin = \"up\") is 9.616 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up destination 14.476 ns + Longest register " "Info: + Longest clock path from clock \"up\" to destination register is 14.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.461 ns) 2.874 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X32_Y10_N14 16 " "Info: 2: + IC(1.549 ns) + CELL(0.461 ns) = 2.874 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.322 ns) 3.559 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X32_Y10_N2 2 " "Info: 3: + IC(0.363 ns) + CELL(0.322 ns) = 3.559 ns; Loc. = LCCOMB_X32_Y10_N2; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 4.047 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 4 COMB LCCOMB_X32_Y10_N8 2 " "Info: 4: + IC(0.310 ns) + CELL(0.178 ns) = 4.047 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.658 ns) 4.705 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 5 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 5: + IC(0.000 ns) + CELL(0.658 ns) = 4.705 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 5.845 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 6 COMB LOOP LCCOMB_X32_Y10_N16 12 " "Info: 6: + IC(0.000 ns) + CELL(1.140 ns) = 5.845 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 12; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.142 ns) 6.987 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 7 COMB LOOP LCCOMB_X32_Y10_N10 9 " "Info: 7: + IC(0.000 ns) + CELL(1.142 ns) = 6.987 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 9; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 8.137 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 8 COMB LOOP LCCOMB_X31_Y10_N16 6 " "Info: 8: + IC(0.000 ns) + CELL(1.150 ns) = 8.137 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X32_Y10_N10 " "Info: Loc. = LCCOMB_X32_Y10_N10; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~104 LCCOMB_X32_Y10_N12 " "Info: Loc. = LCCOMB_X32_Y10_N12; Node \"updown_counter_tut_noclock:inst\|Add0~104\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X31_Y10_N16 " "Info: Loc. = LCCOMB_X31_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~103 LCCOMB_X32_Y10_N30 " "Info: Loc. = LCCOMB_X32_Y10_N30; Node \"updown_counter_tut_noclock:inst\|Add0~103\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X32_Y10_N16 " "Info: Loc. = LCCOMB_X32_Y10_N16; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~105 LCCOMB_X32_Y10_N24 " "Info: Loc. = LCCOMB_X32_Y10_N24; Node \"updown_counter_tut_noclock:inst\|Add0~105\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~104 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~103 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~105 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.517 ns) 8.989 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 9 COMB LCCOMB_X31_Y10_N12 1 " "Info: 9: + IC(0.335 ns) + CELL(0.517 ns) = 8.989 ns; Loc. = LCCOMB_X31_Y10_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.447 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 10 COMB LCCOMB_X31_Y10_N14 4 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 9.447 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.545 ns) 10.773 ns sevenseg:inst1\|Mux15~69 11 COMB LCCOMB_X34_Y10_N0 1 " "Info: 11: + IC(0.781 ns) + CELL(0.545 ns) = 10.773 ns; Loc. = LCCOMB_X34_Y10_N0; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.000 ns) 12.511 ns sevenseg:inst1\|Mux15~69clkctrl 12 COMB CLKCTRL_G5 7 " "Info: 12: + IC(1.738 ns) + CELL(0.000 ns) = 12.511 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.545 ns) 14.476 ns sevenseg:inst1\|ones\[1\] 13 REG LCCOMB_X31_Y10_N20 1 " "Info: 13: + IC(1.420 ns) + CELL(0.545 ns) = 14.476 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.980 ns ( 55.13 % ) " "Info: Total cell delay = 7.980 ns ( 55.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.496 ns ( 44.87 % ) " "Info: Total interconnect delay = 6.496 ns ( 44.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.476 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.476 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 1.549ns 0.363ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.781ns 1.738ns 1.420ns } { 0.000ns 0.864ns 0.461ns 0.322ns 0.178ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.545ns 0.000ns 0.545ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.860 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 584 392 560 600 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.176 ns) 3.040 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 2 COMB LOOP LCCOMB_X32_Y10_N28 18 " "Info: 2: + IC(0.000 ns) + CELL(2.176 ns) = 3.040 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 18; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X32_Y10_N28 " "Info: Loc. = LCCOMB_X32_Y10_N28; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { reset updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.521 ns) 4.385 ns sevenseg:inst1\|Mux9~48 3 COMB LCCOMB_X31_Y10_N6 1 " "Info: 3: + IC(0.824 ns) + CELL(0.521 ns) = 4.385 ns; Loc. = LCCOMB_X31_Y10_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux9~48'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux9~48 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 4.860 ns sevenseg:inst1\|ones\[1\] 4 REG LCCOMB_X31_Y10_N20 1 " "Info: 4: + IC(0.297 ns) + CELL(0.178 ns) = 4.860 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { sevenseg:inst1|Mux9~48 sevenseg:inst1|ones[1] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.739 ns ( 76.93 % ) " "Info: Total cell delay = 3.739 ns ( 76.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 23.07 % ) " "Info: Total interconnect delay = 1.121 ns ( 23.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.860 ns" { reset updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux9~48 sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.860 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux9~48 {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 0.000ns 0.824ns 0.297ns } { 0.000ns 0.864ns 2.176ns 0.521ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.476 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.476 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 1.549ns 0.363ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.335ns 0.000ns 0.781ns 1.738ns 1.420ns } { 0.000ns 0.864ns 0.461ns 0.322ns 0.178ns 0.658ns 1.140ns 1.142ns 1.150ns 0.517ns 0.458ns 0.545ns 0.000ns 0.545ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.860 ns" { reset updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux9~48 sevenseg:inst1|ones[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.860 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux9~48 {} sevenseg:inst1|ones[1] {} } { 0.000ns 0.000ns 0.000ns 0.824ns 0.297ns } { 0.000ns 0.864ns 2.176ns 0.521ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Allocated 160 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 17:29:14 2013 " "Info: Processing ended: Tue Oct 22 17:29:14 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
