Timing Analyzer report for wishbone_cycy10_soc
Wed Feb 26 18:54:03 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 43. Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 45. Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 48. Fast 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 49. Fast 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; wishbone_cycy10_soc                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.29        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                      ; Status ; Read at                  ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC1.sdc                                                                                                           ; OK     ; Wed Feb 26 18:53:54 2020 ;
; f:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.sdc ; OK     ; Wed Feb 26 18:53:54 2020 ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------+-----------+---------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period  ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+---------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; clk                                                       ; Base      ; 83.330  ; 12.0 MHz   ; 0.000  ; 41.665 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { clk }                                                       ;
; clk_50                                                    ; Base      ; 20.000  ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { clk_50 }                                                    ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 50.000  ; 20.0 MHz   ; 0.000  ; 25.000 ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] } ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] } ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 6.666   ; 150.02 MHz ; 0.000  ; 3.333  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] } ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 6.666   ; 150.02 MHz ; -1.249 ; 2.084  ; 50.00      ; 1         ; 3           ; -67.5 ;        ;           ;            ; false    ; clk_50 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0] ; { ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] } ;
+-----------------------------------------------------------+-----------+---------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 27.72 MHz  ; 27.72 MHz       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 65.09 MHz  ; 65.09 MHz       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 138.91 MHz ; 138.91 MHz      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.605 ; -11.186       ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.258  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.302 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.454 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 2.867 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 1.188 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; 2.222  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 2.965  ; 0.000         ;
; clk_50                                                    ; 9.924  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 24.622 ; 0.000         ;
; clk                                                       ; 41.665 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 49.478 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.605 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.178     ; 3.756      ;
; -0.605 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.178     ; 3.756      ;
; -0.566 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 3.715      ;
; -0.566 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 3.715      ;
; -0.533 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.109     ; 6.958      ;
; -0.523 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.946      ;
; -0.504 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.109     ; 6.929      ;
; -0.497 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.109     ; 6.922      ;
; -0.456 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.109     ; 6.881      ;
; -0.444 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.867      ;
; -0.441 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 6.884      ;
; -0.432 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.856      ;
; -0.431 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.855      ;
; -0.430 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 6.873      ;
; -0.423 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.178     ; 3.574      ;
; -0.423 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.178     ; 3.574      ;
; -0.416 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 6.842      ;
; -0.406 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.830      ;
; -0.387 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 6.813      ;
; -0.384 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 3.533      ;
; -0.384 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 3.533      ;
; -0.380 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 6.806      ;
; -0.377 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 6.820      ;
; -0.339 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 6.765      ;
; -0.335 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 6.777      ;
; -0.327 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.751      ;
; -0.324 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 6.768      ;
; -0.321 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 6.763      ;
; -0.321 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.761      ;
; -0.315 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.109     ; 6.740      ;
; -0.314 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.109     ; 6.739      ;
; -0.313 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 6.757      ;
; -0.312 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.093     ; 6.753      ;
; -0.285 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.725      ;
; -0.260 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 6.704      ;
; -0.218 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 6.661      ;
; -0.204 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.093     ; 6.645      ;
; -0.204 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 6.647      ;
; -0.195 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 6.637      ;
; -0.191 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.099     ; 6.626      ;
; -0.183 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 6.620      ;
; -0.168 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.093     ; 6.609      ;
; -0.167 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.317      ;
; -0.167 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.317      ;
; -0.167 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.317      ;
; -0.167 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.317      ;
; -0.167 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.317      ;
; -0.167 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.317      ;
; -0.167 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.317      ;
; -0.167 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.317      ;
; -0.167 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.317      ;
; -0.167 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.317      ;
; -0.167 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.317      ;
; -0.165 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 6.602      ;
; -0.161 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.085     ; 6.743      ;
; -0.161 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.085     ; 6.743      ;
; -0.159 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 6.596      ;
; -0.124 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 6.561      ;
; -0.110 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 6.565      ;
; -0.098 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 6.553      ;
; -0.094 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 6.530      ;
; -0.093 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.099     ; 6.528      ;
; -0.093 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 6.529      ;
; -0.056 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 6.482      ;
; -0.046 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.470      ;
; -0.038 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.083     ; 6.456      ;
; -0.036 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.178     ; 3.187      ;
; -0.036 ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.178     ; 3.187      ;
; -0.028 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 6.611      ;
; -0.028 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 6.611      ;
; -0.027 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 6.453      ;
; -0.026 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 6.481      ;
; -0.020 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 6.446      ;
; -0.018 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.109     ; 6.443      ;
; -0.008 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.111     ; 6.431      ;
; -0.005 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.178     ; 3.156      ;
; 0.002  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.452      ;
; 0.010  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.389      ;
; 0.010  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.389      ;
; 0.011  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.109     ; 6.414      ;
; 0.015  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.135      ;
; 0.015  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.135      ;
; 0.015  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.135      ;
; 0.015  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.135      ;
; 0.015  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.135      ;
; 0.015  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.135      ;
; 0.015  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.135      ;
; 0.015  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.135      ;
; 0.015  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.135      ;
; 0.015  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.135      ;
; 0.015  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.179     ; 3.135      ;
; 0.015  ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 3.134      ;
; 0.015  ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.180     ; 3.134      ;
; 0.016  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.438      ;
; 0.018  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.109     ; 6.407      ;
; 0.021  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 6.405      ;
; 0.025  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 6.428      ;
; 0.030  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 6.422      ;
; 0.033  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.110     ; 6.391      ;
; 0.036  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 6.408      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.258 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.187     ; 2.894      ;
; 0.572 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.187     ; 2.580      ;
; 0.608 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.525      ;
; 0.608 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.525      ;
; 0.608 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.525      ;
; 0.608 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.525      ;
; 0.608 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.525      ;
; 0.608 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.525      ;
; 0.608 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.525      ;
; 0.625 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_we_r                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.204     ; 2.510      ;
; 0.625 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.204     ; 2.510      ;
; 0.625 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.204     ; 2.510      ;
; 0.636 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.210     ; 2.493      ;
; 0.636 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.210     ; 2.493      ;
; 0.636 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[28]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.210     ; 2.493      ;
; 0.636 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.210     ; 2.493      ;
; 0.636 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.210     ; 2.493      ;
; 0.636 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.210     ; 2.493      ;
; 0.636 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.210     ; 2.493      ;
; 0.636 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.210     ; 2.493      ;
; 0.636 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.210     ; 2.493      ;
; 0.648 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.485      ;
; 0.648 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.485      ;
; 0.648 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.485      ;
; 0.648 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.485      ;
; 0.648 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.485      ;
; 0.648 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.485      ;
; 0.671 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_ack_o                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.209     ; 2.459      ;
; 0.679 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[26]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.213     ; 2.447      ;
; 0.679 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[25]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.213     ; 2.447      ;
; 0.679 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[23]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.213     ; 2.447      ;
; 0.679 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.213     ; 2.447      ;
; 0.679 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.213     ; 2.447      ;
; 0.679 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.213     ; 2.447      ;
; 0.679 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.213     ; 2.447      ;
; 0.679 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.213     ; 2.447      ;
; 0.679 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.213     ; 2.447      ;
; 0.679 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.213     ; 2.447      ;
; 0.679 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.213     ; 2.447      ;
; 0.705 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.428      ;
; 0.705 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.428      ;
; 0.705 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.206     ; 2.428      ;
; 0.768 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.382      ;
; 0.829 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.188     ; 2.322      ;
; 0.831 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.188     ; 2.320      ;
; 0.840 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.309      ;
; 0.867 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.283      ;
; 0.876 ; wb32_avalon16:wb32_avalon16|rdata[25]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.196     ; 2.267      ;
; 0.876 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.273      ;
; 0.880 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.270      ;
; 0.895 ; wb32_avalon16:wb32_avalon16|rdata[14]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.192     ; 2.252      ;
; 0.902 ; wb32_avalon16:wb32_avalon16|rdata[30]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.247      ;
; 0.915 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.235      ;
; 0.919 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.231      ;
; 0.920 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.188     ; 2.231      ;
; 0.925 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.225      ;
; 0.926 ; wb32_avalon16:wb32_avalon16|rdata[28]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.224      ;
; 0.931 ; wb32_avalon16:wb32_avalon16|rdata[29]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.219      ;
; 0.964 ; wb32_avalon16:wb32_avalon16|rdata[20]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.185      ;
; 0.984 ; wb32_avalon16:wb32_avalon16|rdata[23]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.165      ;
; 0.986 ; wb32_avalon16:wb32_avalon16|rdata[27]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.163      ;
; 1.017 ; wb32_avalon16:wb32_avalon16|rdata[16]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.132      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[24]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[27]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.042 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.203     ; 2.094      ;
; 1.065 ; wb32_avalon16:wb32_avalon16|rdata[10]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.085      ;
; 1.074 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.188     ; 2.077      ;
; 1.077 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.073      ;
; 1.077 ; wb32_avalon16:wb32_avalon16|rdata[25]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.073      ;
; 1.078 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.072      ;
; 1.100 ; wb32_avalon16:wb32_avalon16|rdata[8]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.197     ; 2.042      ;
; 1.101 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.235      ; 2.473      ;
; 1.101 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.235      ; 2.473      ;
; 1.101 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.235      ; 2.473      ;
; 1.101 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.235      ; 2.473      ;
; 1.101 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[3]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.235      ; 2.473      ;
; 1.107 ; wb32_avalon16:wb32_avalon16|rdata[17]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.042      ;
; 1.111 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 2.038      ;
; 1.118 ; wb32_avalon16:wb32_avalon16|rdata[10]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.032      ;
; 1.138 ; wb32_avalon16:wb32_avalon16|rdata[15]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 2.012      ;
; 1.164 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 1.986      ;
; 1.190 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.188     ; 1.961      ;
; 1.221 ; wb32_avalon16:wb32_avalon16|rdata[29]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.196     ; 1.922      ;
; 1.258 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.191     ; 1.890      ;
; 1.260 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.189     ; 1.890      ;
; 1.268 ; wb32_avalon16:wb32_avalon16|rdata[20]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.190     ; 1.881      ;
; 1.271 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.196     ; 1.872      ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 25.302 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.511     ;
; 25.303 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.510     ;
; 25.309 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.504     ;
; 25.320 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.493     ;
; 25.354 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.459     ;
; 25.359 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.454     ;
; 25.373 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.440     ;
; 25.379 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.434     ;
; 25.386 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.427     ;
; 25.469 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.186     ; 24.346     ;
; 25.668 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 24.150     ;
; 25.668 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 24.150     ;
; 25.680 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.133     ;
; 25.686 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.127     ;
; 25.687 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.126     ;
; 25.689 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.124     ;
; 25.690 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.123     ;
; 25.693 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.120     ;
; 25.694 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 24.119     ;
; 25.711 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 24.107     ;
; 25.712 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 24.106     ;
; 25.725 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 24.093     ;
; 25.727 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 24.091     ;
; 25.730 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 24.088     ;
; 25.744 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 24.074     ;
; 25.744 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 24.074     ;
; 25.744 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 24.074     ;
; 25.760 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 24.058     ;
; 25.811 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.993     ;
; 25.828 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.976     ;
; 25.912 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 23.906     ;
; 25.915 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[30]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 23.903     ;
; 25.916 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 23.902     ;
; 25.917 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 23.901     ;
; 25.918 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 23.900     ;
; 26.006 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.798     ;
; 26.008 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.796     ;
; 26.020 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.784     ;
; 26.023 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.781     ;
; 26.025 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.779     ;
; 26.027 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.777     ;
; 26.027 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.777     ;
; 26.124 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 23.694     ;
; 26.131 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.689     ;
; 26.132 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.688     ;
; 26.138 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.682     ;
; 26.149 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.671     ;
; 26.162 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 23.656     ;
; 26.162 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 23.656     ;
; 26.183 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.637     ;
; 26.184 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.186     ; 23.631     ;
; 26.186 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.186     ; 23.629     ;
; 26.188 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.632     ;
; 26.188 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.186     ; 23.627     ;
; 26.193 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.186     ; 23.622     ;
; 26.202 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.618     ;
; 26.207 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.186     ; 23.608     ;
; 26.208 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.612     ;
; 26.212 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.186     ; 23.603     ;
; 26.215 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.605     ;
; 26.218 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.187     ; 23.596     ;
; 26.219 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.187     ; 23.595     ;
; 26.225 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.187     ; 23.589     ;
; 26.229 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.186     ; 23.586     ;
; 26.236 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.187     ; 23.578     ;
; 26.255 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.565     ;
; 26.256 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.564     ;
; 26.262 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.558     ;
; 26.270 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.187     ; 23.544     ;
; 26.273 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.547     ;
; 26.275 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.187     ; 23.539     ;
; 26.289 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.187     ; 23.525     ;
; 26.295 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.187     ; 23.519     ;
; 26.298 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.179     ; 23.524     ;
; 26.298 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.506     ;
; 26.302 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.187     ; 23.512     ;
; 26.307 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.513     ;
; 26.312 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.508     ;
; 26.313 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.491     ;
; 26.326 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.494     ;
; 26.332 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.488     ;
; 26.332 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.472     ;
; 26.339 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.481     ;
; 26.379 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.425     ;
; 26.385 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.185     ; 23.431     ;
; 26.389 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.415     ;
; 26.394 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.410     ;
; 26.396 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.197     ; 23.408     ;
; 26.422 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.179     ; 23.400     ;
; 26.452 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.182     ; 23.367     ;
; 26.453 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.182     ; 23.366     ;
; 26.459 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.182     ; 23.360     ;
; 26.470 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.182     ; 23.349     ;
; 26.473 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.183     ; 23.345     ;
; 26.497 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 23.328     ;
; 26.497 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.176     ; 23.328     ;
; 26.499 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 23.314     ;
; 26.500 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 23.313     ;
; 26.506 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.188     ; 23.307     ;
; 26.509 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.181     ; 23.311     ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.502 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[9]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[3]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[21]           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[8]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[11]           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.506 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|id_ex:id_ex0|ex_not_stall                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.797      ;
; 0.509 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[9]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[15]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[10]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[17]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.512 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[15]              ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[15]           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.803      ;
; 0.519 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_value               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.811      ;
; 0.527 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[14]             ; openriscv:openriscv0|csr:csr0|mbadaddr[14]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; openriscv:openriscv0|id_ex:id_ex0|ex_wd[1]                       ; openriscv:openriscv0|ex_mem:ex_mem0|mem_wd[1]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[30]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[30]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.819      ;
; 0.529 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[27]             ; openriscv:openriscv0|csr:csr0|mbadaddr[27]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[24]             ; openriscv:openriscv0|csr:csr0|mbadaddr[24]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[22]             ; openriscv:openriscv0|csr:csr0|mbadaddr[22]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.820      ;
; 0.530 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[20]             ; openriscv:openriscv0|csr:csr0|mbadaddr[20]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.822      ;
; 0.530 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[16]             ; openriscv:openriscv0|csr:csr0|mbadaddr[16]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.822      ;
; 0.535 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[24]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[24]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[28]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[28]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.826      ;
; 0.535 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[22]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[22]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[14]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.826      ;
; 0.535 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[12]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[12]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.826      ;
; 0.536 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[21]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[21]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.828      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.454 ; config_string_and_timer:config_string_and_timer0|software_int                                           ; config_string_and_timer:config_string_and_timer0|software_int                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.487 ; rom_wishbone:rom_wishbone0|request_delay                                                                ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.779      ;
; 0.492 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.784      ;
; 0.492 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.784      ;
; 0.493 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.494 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.786      ;
; 0.494 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.786      ;
; 0.494 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.786      ;
; 0.494 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.785      ;
; 0.494 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.786      ;
; 0.494 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.786      ;
; 0.495 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.786      ;
; 0.512 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.804      ;
; 0.517 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.809      ;
; 0.517 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.809      ;
; 0.517 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.809      ;
; 0.518 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.809      ;
; 0.518 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.810      ;
; 0.519 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.811      ;
; 0.519 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.811      ;
; 0.520 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.812      ;
; 0.529 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.583 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.584 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.876      ;
; 0.622 ; config_string_and_timer:config_string_and_timer0|request_delay                                          ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.914      ;
; 0.626 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|m1_cyc_r                                             ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|next                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.643 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[1]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.675 ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.967      ;
; 0.686 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.978      ;
; 0.696 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.988      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.499 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[8]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.792      ;
; 0.502 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.528 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.595 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.887      ;
; 0.596 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.888      ;
; 0.610 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.203      ; 1.035      ;
; 0.644 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[20] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[2]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[11] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[24] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[6]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.937      ;
; 0.649 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.941      ;
; 0.652 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.944      ;
; 0.668 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.960      ;
; 0.677 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.970      ;
; 0.683 ; wb32_avalon16:wb32_avalon16|state.state_write_byte_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.976      ;
; 0.693 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.985      ;
; 0.698 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.990      ;
; 0.698 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.990      ;
; 0.700 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.992      ;
; 0.702 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.994      ;
; 0.704 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.996      ;
; 0.705 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[14] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[14]                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 1.026      ;
; 0.705 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.997      ;
; 0.706 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.998      ;
; 0.709 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 1.030      ;
; 0.711 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.003      ;
; 0.722 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.013      ;
; 0.726 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.018      ;
; 0.743 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.035      ;
; 0.749 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.041      ;
; 0.753 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.045      ;
; 0.754 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.046      ;
; 0.756 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.048      ;
; 0.761 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.775 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.067      ;
; 0.777 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.069      ;
; 0.780 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.073      ;
; 0.785 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.077      ;
; 0.786 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.078      ;
; 0.793 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.085      ;
; 0.794 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.086      ;
; 0.797 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.090      ;
; 0.798 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.090      ;
; 0.802 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1]                                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.095      ;
; 0.806 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.098      ;
; 0.809 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.101      ;
; 0.809 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.101      ;
; 0.811 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.103      ;
; 0.811 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.103      ;
; 0.812 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.203      ; 1.237      ;
; 0.813 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.203      ; 1.238      ;
; 0.816 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.203      ; 1.241      ;
; 0.817 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.109      ;
; 0.821 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.113      ;
; 0.821 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.113      ;
; 0.823 ; wb32_avalon16:wb32_avalon16|state.state_write_byte_hi                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.116      ;
; 0.825 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.117      ;
; 0.831 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.123      ;
; 0.832 ; wb32_avalon16:wb32_avalon16|avalon_sdram_read_n_o                                                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.124      ;
; 0.840 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 1.161      ;
; 0.842 ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.134      ;
; 0.843 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.135      ;
; 0.844 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.203      ; 1.269      ;
; 0.844 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.136      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.867 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.207     ; 3.453      ;
; 2.867 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.207     ; 3.453      ;
; 2.869 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.208     ; 3.450      ;
; 2.869 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.208     ; 3.450      ;
; 2.871 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.206     ; 3.450      ;
; 2.871 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.206     ; 3.450      ;
; 2.898 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.206     ; 3.423      ;
; 2.898 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.206     ; 3.423      ;
; 2.948 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.107     ; 3.479      ;
; 2.948 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.107     ; 3.479      ;
; 2.950 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 3.476      ;
; 2.950 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.108     ; 3.476      ;
; 2.952 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 3.476      ;
; 2.952 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 3.476      ;
; 2.979 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 3.449      ;
; 2.979 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.106     ; 3.449      ;
; 3.129 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.099     ; 3.273      ;
; 3.129 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.099     ; 3.273      ;
; 3.131 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 3.270      ;
; 3.131 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 3.270      ;
; 3.133 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 3.270      ;
; 3.133 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 3.270      ;
; 3.160 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 3.243      ;
; 3.160 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.098     ; 3.243      ;
; 3.300 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.189     ; 3.038      ;
; 3.300 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.189     ; 3.038      ;
; 3.324 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.188     ; 3.015      ;
; 3.324 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.188     ; 3.015      ;
; 3.340 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.190     ; 2.997      ;
; 3.353 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.188     ; 2.986      ;
; 3.381 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 3.064      ;
; 3.381 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 3.064      ;
; 3.405 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.088     ; 3.041      ;
; 3.405 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.088     ; 3.041      ;
; 3.421 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 3.023      ;
; 3.434 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.088     ; 3.012      ;
; 3.562 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.858      ;
; 3.562 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.858      ;
; 3.586 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.835      ;
; 3.586 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.835      ;
; 3.602 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.817      ;
; 3.615 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.806      ;
; 3.646 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.191     ; 2.690      ;
; 3.646 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.191     ; 2.690      ;
; 3.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.910      ;
; 3.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.910      ;
; 3.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.910      ;
; 3.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.910      ;
; 3.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.910      ;
; 3.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.910      ;
; 3.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.910      ;
; 3.680 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.910      ;
; 3.727 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 2.716      ;
; 3.727 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 2.716      ;
; 3.740 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.849      ;
; 3.908 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.083     ; 2.510      ;
; 3.908 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.083     ; 2.510      ;
; 4.028 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.557      ;
; 4.028 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.557      ;
; 4.028 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.557      ;
; 4.028 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.557      ;
; 4.028 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.557      ;
; 4.028 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.557      ;
; 4.028 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.557      ;
; 4.028 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.557      ;
; 4.036 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.549      ;
; 4.036 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.549      ;
; 4.036 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.549      ;
; 4.036 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.549      ;
; 4.036 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.082     ; 2.549      ;
; 4.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 2.541      ;
; 4.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 2.541      ;
; 4.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 2.541      ;
; 4.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 2.541      ;
; 4.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 2.541      ;
; 4.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 2.541      ;
; 4.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 2.541      ;
; 4.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 2.541      ;
; 4.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.540      ;
; 4.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.540      ;
; 4.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.540      ;
; 4.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.540      ;
; 4.050 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.540      ;
; 4.082 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.507      ;
; 4.082 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.507      ;
; 4.082 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.507      ;
; 4.082 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.507      ;
; 4.082 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.507      ;
; 4.082 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.507      ;
; 4.082 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.507      ;
; 4.082 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.507      ;
; 4.337 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.249      ;
; 4.337 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.249      ;
; 4.337 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.249      ;
; 4.337 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.249      ;
; 4.337 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.249      ;
; 4.337 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.249      ;
; 4.337 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.249      ;
; 4.337 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.249      ;
; 4.354 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.081     ; 2.232      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.188 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.480      ;
; 1.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.759      ;
; 1.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.759      ;
; 1.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.759      ;
; 1.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.759      ;
; 1.468 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.759      ;
; 1.650 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.939      ;
; 1.650 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.939      ;
; 1.650 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.939      ;
; 1.650 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.939      ;
; 1.673 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.965      ;
; 1.673 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.965      ;
; 1.673 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.965      ;
; 1.673 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.965      ;
; 1.673 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.965      ;
; 1.673 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.965      ;
; 1.703 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.993      ;
; 1.703 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.993      ;
; 1.703 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.993      ;
; 1.703 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.993      ;
; 1.703 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.993      ;
; 1.704 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.994      ;
; 1.704 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.994      ;
; 1.704 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.994      ;
; 1.704 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.994      ;
; 1.795 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.086      ;
; 1.795 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.086      ;
; 1.795 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.086      ;
; 1.795 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.086      ;
; 1.795 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.086      ;
; 1.795 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.086      ;
; 1.795 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.086      ;
; 1.795 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.086      ;
; 1.795 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.086      ;
; 1.795 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.086      ;
; 1.795 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.086      ;
; 1.795 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.086      ;
; 1.795 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.086      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.107      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.107      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.107      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.107      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.107      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.107      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.107      ;
; 1.816 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.107      ;
; 2.017 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.312      ;
; 2.017 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.312      ;
; 2.017 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.312      ;
; 2.017 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.312      ;
; 2.017 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.312      ;
; 2.017 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.312      ;
; 2.017 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.312      ;
; 2.017 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.312      ;
; 2.019 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.310      ;
; 2.019 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.310      ;
; 2.019 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.310      ;
; 2.019 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.310      ;
; 2.019 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.310      ;
; 2.029 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.319      ;
; 2.029 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.319      ;
; 2.029 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.319      ;
; 2.029 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.319      ;
; 2.029 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.319      ;
; 2.029 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.319      ;
; 2.029 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.319      ;
; 2.029 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.319      ;
; 2.040 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.334      ;
; 2.040 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.334      ;
; 2.040 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.334      ;
; 2.040 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.334      ;
; 2.040 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.334      ;
; 2.040 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.334      ;
; 2.040 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.334      ;
; 2.040 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.334      ;
; 2.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.242      ;
; 2.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.242      ;
; 2.055 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.350      ;
; 2.055 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.350      ;
; 2.055 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.350      ;
; 2.055 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.350      ;
; 2.055 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 2.350      ;
; 2.297 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.493      ;
; 2.318 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.612      ;
; 2.328 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.524      ;
; 2.328 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.524      ;
; 2.335 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.533      ;
; 2.355 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.552      ;
; 2.355 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.552      ;
; 2.356 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.652      ;
; 2.356 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.652      ;
; 2.356 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.652      ;
; 2.356 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.652      ;
; 2.356 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.652      ;
; 2.356 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.652      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 13.978 ns




+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                               ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 29.61 MHz  ; 29.61 MHz       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 68.01 MHz  ; 68.01 MHz       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 146.35 MHz ; 146.35 MHz      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.390 ; -2.672        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.445  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 26.736 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.402 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.065 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 1.096 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; 2.222  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 2.952  ; 0.000         ;
; clk_50                                                    ; 9.937  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 24.617 ; 0.000         ;
; clk                                                       ; 41.665 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 49.499 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.390 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.156     ; 3.564      ;
; -0.390 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.156     ; 3.564      ;
; -0.360 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.531      ;
; -0.360 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.531      ;
; -0.221 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.156     ; 3.395      ;
; -0.221 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.156     ; 3.395      ;
; -0.191 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.362      ;
; -0.191 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.362      ;
; -0.167 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.606      ;
; -0.159 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.104     ; 6.596      ;
; -0.142 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.581      ;
; -0.139 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.578      ;
; -0.102 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.541      ;
; -0.098 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.104     ; 6.535      ;
; -0.090 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.103     ; 6.528      ;
; -0.084 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.103     ; 6.522      ;
; -0.079 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.534      ;
; -0.078 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.533      ;
; -0.049 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.489      ;
; -0.041 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.103     ; 6.479      ;
; -0.034 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.489      ;
; -0.024 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.464      ;
; -0.021 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.461      ;
; 0.016  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.424      ;
; 0.017  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.087     ; 6.437      ;
; 0.018  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 6.434      ;
; 0.020  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.103     ; 6.418      ;
; 0.024  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.087     ; 6.430      ;
; 0.028  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.411      ;
; 0.031  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.088     ; 6.422      ;
; 0.034  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 6.405      ;
; 0.035  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.136      ;
; 0.035  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.136      ;
; 0.035  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.136      ;
; 0.035  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.136      ;
; 0.035  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.136      ;
; 0.035  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.136      ;
; 0.035  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.136      ;
; 0.035  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.136      ;
; 0.035  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.136      ;
; 0.035  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.136      ;
; 0.035  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 3.136      ;
; 0.039  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.085     ; 6.417      ;
; 0.040  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.085     ; 6.416      ;
; 0.054  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.089     ; 6.398      ;
; 0.084  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.085     ; 6.372      ;
; 0.135  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.320      ;
; 0.136  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.088     ; 6.317      ;
; 0.142  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 6.313      ;
; 0.149  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.087     ; 6.305      ;
; 0.172  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.088     ; 6.281      ;
; 0.172  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.157     ; 3.001      ;
; 0.179  ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.156     ; 2.995      ;
; 0.179  ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.156     ; 2.995      ;
; 0.197  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 6.252      ;
; 0.204  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.967      ;
; 0.204  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.967      ;
; 0.204  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.967      ;
; 0.204  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.967      ;
; 0.204  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.967      ;
; 0.204  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.967      ;
; 0.204  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.967      ;
; 0.204  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.967      ;
; 0.204  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.967      ;
; 0.204  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.967      ;
; 0.204  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.967      ;
; 0.205  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.242      ;
; 0.208  ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.963      ;
; 0.208  ; wb32_avalon16:wb32_avalon16|wishbone_we_r                                                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.963      ;
; 0.222  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 6.227      ;
; 0.225  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 6.224      ;
; 0.247  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 2.914      ;
; 0.247  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 2.914      ;
; 0.247  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 2.914      ;
; 0.247  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.169     ; 2.914      ;
; 0.257  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[15]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.914      ;
; 0.257  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.914      ;
; 0.257  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[17]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.914      ;
; 0.257  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[13]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.914      ;
; 0.257  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[16]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.914      ;
; 0.257  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[19]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.914      ;
; 0.257  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.914      ;
; 0.257  ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[12]                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.159     ; 2.914      ;
; 0.258  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 6.168      ;
; 0.262  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 6.187      ;
; 0.263  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.164     ; 2.903      ;
; 0.263  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.164     ; 2.903      ;
; 0.266  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 6.181      ;
; 0.274  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.093     ; 6.174      ;
; 0.280  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.093     ; 6.168      ;
; 0.285  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.076     ; 6.180      ;
; 0.286  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.076     ; 6.179      ;
; 0.291  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.075     ; 6.302      ;
; 0.291  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.075     ; 6.302      ;
; 0.292  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.148      ;
; 0.300  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.103     ; 6.138      ;
; 0.306  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 6.103      ;
; 0.306  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.097     ; 6.103      ;
; 0.317  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 6.123      ;
; 0.319  ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                                                                                                                                       ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.161     ; 2.850      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.445 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.166     ; 2.729      ;
; 0.732 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.166     ; 2.442      ;
; 0.772 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.387      ;
; 0.772 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.387      ;
; 0.772 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.387      ;
; 0.772 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.387      ;
; 0.772 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.387      ;
; 0.772 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.387      ;
; 0.772 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.387      ;
; 0.790 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_we_r                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 2.371      ;
; 0.790 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 2.371      ;
; 0.790 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.179     ; 2.371      ;
; 0.807 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.183     ; 2.350      ;
; 0.807 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.183     ; 2.350      ;
; 0.807 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[28]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.183     ; 2.350      ;
; 0.807 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.183     ; 2.350      ;
; 0.807 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.183     ; 2.350      ;
; 0.807 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.183     ; 2.350      ;
; 0.807 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.183     ; 2.350      ;
; 0.807 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.183     ; 2.350      ;
; 0.807 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.183     ; 2.350      ;
; 0.818 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.341      ;
; 0.818 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.341      ;
; 0.818 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.341      ;
; 0.818 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.341      ;
; 0.818 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.341      ;
; 0.818 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.341      ;
; 0.830 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_ack_o                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.185     ; 2.325      ;
; 0.831 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[26]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.187     ; 2.322      ;
; 0.831 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[25]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.187     ; 2.322      ;
; 0.831 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[23]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.187     ; 2.322      ;
; 0.831 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.187     ; 2.322      ;
; 0.831 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.187     ; 2.322      ;
; 0.831 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.187     ; 2.322      ;
; 0.831 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.187     ; 2.322      ;
; 0.831 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.187     ; 2.322      ;
; 0.831 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.187     ; 2.322      ;
; 0.831 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.187     ; 2.322      ;
; 0.831 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.187     ; 2.322      ;
; 0.877 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.282      ;
; 0.877 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.282      ;
; 0.877 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.181     ; 2.282      ;
; 0.965 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 2.207      ;
; 0.987 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.186      ;
; 0.989 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.184      ;
; 0.997 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.169     ; 2.174      ;
; 1.028 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 2.144      ;
; 1.033 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.169     ; 2.138      ;
; 1.037 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 2.135      ;
; 1.037 ; wb32_avalon16:wb32_avalon16|rdata[25]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.171     ; 2.132      ;
; 1.056 ; wb32_avalon16:wb32_avalon16|rdata[14]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 2.119      ;
; 1.064 ; wb32_avalon16:wb32_avalon16|rdata[30]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 2.111      ;
; 1.083 ; wb32_avalon16:wb32_avalon16|rdata[28]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.166     ; 2.091      ;
; 1.094 ; wb32_avalon16:wb32_avalon16|rdata[29]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.166     ; 2.080      ;
; 1.100 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 2.072      ;
; 1.103 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 2.070      ;
; 1.103 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 2.069      ;
; 1.106 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 2.066      ;
; 1.123 ; wb32_avalon16:wb32_avalon16|rdata[20]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.169     ; 2.048      ;
; 1.146 ; wb32_avalon16:wb32_avalon16|rdata[23]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 2.029      ;
; 1.148 ; wb32_avalon16:wb32_avalon16|rdata[27]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 2.027      ;
; 1.173 ; wb32_avalon16:wb32_avalon16|rdata[10]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.999      ;
; 1.174 ; wb32_avalon16:wb32_avalon16|rdata[16]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.169     ; 1.997      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[27]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[24]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.192 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.177     ; 1.971      ;
; 1.202 ; wb32_avalon16:wb32_avalon16|rdata[25]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.166     ; 1.972      ;
; 1.222 ; wb32_avalon16:wb32_avalon16|rdata[17]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 1.953      ;
; 1.237 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.227      ; 2.330      ;
; 1.237 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.227      ; 2.330      ;
; 1.237 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.227      ; 2.330      ;
; 1.237 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.227      ; 2.330      ;
; 1.237 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.936      ;
; 1.237 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[3]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.227      ; 2.330      ;
; 1.239 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.933      ;
; 1.241 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.931      ;
; 1.244 ; wb32_avalon16:wb32_avalon16|rdata[10]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.929      ;
; 1.254 ; wb32_avalon16:wb32_avalon16|rdata[8]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.170     ; 1.916      ;
; 1.258 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.168     ; 1.914      ;
; 1.311 ; wb32_avalon16:wb32_avalon16|rdata[15]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 1.864      ;
; 1.322 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 1.853      ;
; 1.361 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.812      ;
; 1.363 ; wb32_avalon16:wb32_avalon16|rdata[29]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.171     ; 1.806      ;
; 1.403 ; wb32_avalon16:wb32_avalon16|rdata[12]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.167     ; 1.770      ;
; 1.403 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.165     ; 1.772      ;
; 1.405 ; wb32_avalon16:wb32_avalon16|rdata[20]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.170     ; 1.765      ;
; 1.408 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.171     ; 1.761      ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 26.736 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 23.103     ;
; 26.737 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 23.102     ;
; 26.737 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 23.102     ;
; 26.749 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 23.090     ;
; 26.797 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 23.042     ;
; 26.800 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 23.039     ;
; 26.802 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 23.037     ;
; 26.803 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 23.036     ;
; 26.815 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 23.024     ;
; 26.929 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.913     ;
; 27.075 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 22.764     ;
; 27.075 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.769     ;
; 27.076 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.768     ;
; 27.082 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 22.757     ;
; 27.083 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 22.756     ;
; 27.086 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 22.753     ;
; 27.087 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 22.752     ;
; 27.090 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 22.749     ;
; 27.092 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 22.747     ;
; 27.105 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.739     ;
; 27.106 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.738     ;
; 27.113 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.731     ;
; 27.116 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.728     ;
; 27.124 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.720     ;
; 27.138 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.706     ;
; 27.138 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.706     ;
; 27.139 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.705     ;
; 27.151 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.693     ;
; 27.263 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.569     ;
; 27.285 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.547     ;
; 27.288 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.556     ;
; 27.289 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.555     ;
; 27.291 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.553     ;
; 27.293 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[30]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.551     ;
; 27.294 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.550     ;
; 27.408 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.424     ;
; 27.412 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.420     ;
; 27.414 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.418     ;
; 27.421 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.411     ;
; 27.469 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.363     ;
; 27.472 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.360     ;
; 27.476 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.356     ;
; 27.509 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.333     ;
; 27.510 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.332     ;
; 27.510 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.332     ;
; 27.522 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.320     ;
; 27.554 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.290     ;
; 27.570 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.272     ;
; 27.570 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.274     ;
; 27.570 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.274     ;
; 27.572 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.270     ;
; 27.573 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.269     ;
; 27.574 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.268     ;
; 27.575 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.267     ;
; 27.576 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.266     ;
; 27.577 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.265     ;
; 27.584 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 22.252     ;
; 27.585 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 22.251     ;
; 27.585 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 22.251     ;
; 27.588 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.254     ;
; 27.589 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.253     ;
; 27.595 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.247     ;
; 27.597 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 22.239     ;
; 27.620 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.222     ;
; 27.635 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 22.207     ;
; 27.639 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.159     ; 22.204     ;
; 27.640 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.159     ; 22.203     ;
; 27.640 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.159     ; 22.203     ;
; 27.645 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 22.191     ;
; 27.648 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 22.188     ;
; 27.650 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 22.186     ;
; 27.651 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 22.185     ;
; 27.652 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.159     ; 22.191     ;
; 27.663 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.166     ; 22.173     ;
; 27.700 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.159     ; 22.143     ;
; 27.702 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.157     ; 22.143     ;
; 27.703 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.159     ; 22.140     ;
; 27.705 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.159     ; 22.138     ;
; 27.706 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.159     ; 22.137     ;
; 27.718 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.159     ; 22.125     ;
; 27.726 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.106     ;
; 27.766 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.066     ;
; 27.775 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.057     ;
; 27.777 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.163     ; 22.062     ;
; 27.777 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.055     ;
; 27.778 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.054     ;
; 27.780 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.052     ;
; 27.782 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.170     ; 22.050     ;
; 27.832 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.156     ; 22.014     ;
; 27.842 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.158     ; 22.002     ;
; 27.848 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.155     ; 21.999     ;
; 27.848 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 21.994     ;
; 27.849 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.155     ; 21.998     ;
; 27.855 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 21.987     ;
; 27.856 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 21.986     ;
; 27.859 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 21.983     ;
; 27.860 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 21.982     ;
; 27.863 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 21.979     ;
; 27.865 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.160     ; 21.977     ;
; 27.878 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.155     ; 21.969     ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; config_string_and_timer:config_string_and_timer0|software_int                                           ; config_string_and_timer:config_string_and_timer0|software_int                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.452 ; rom_wishbone:rom_wishbone0|request_delay                                                                ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.718      ;
; 0.456 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.722      ;
; 0.456 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.722      ;
; 0.457 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.723      ;
; 0.457 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.723      ;
; 0.458 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.724      ;
; 0.458 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.724      ;
; 0.459 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.725      ;
; 0.460 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.726      ;
; 0.460 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.726      ;
; 0.473 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.484 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.486 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.486 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.486 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.487 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.488 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.754      ;
; 0.489 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.755      ;
; 0.490 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.756      ;
; 0.495 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.761      ;
; 0.495 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.761      ;
; 0.550 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.816      ;
; 0.551 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.817      ;
; 0.577 ; config_string_and_timer:config_string_and_timer0|request_delay                                          ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.581 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|m1_cyc_r                                             ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|next                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.600 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[1]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.866      ;
; 0.601 ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.867      ;
; 0.610 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.876      ;
; 0.630 ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.896      ;
; 0.635 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.901      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.684      ;
; 0.471 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[9]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[3]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[8]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[21]           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[11]           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.475 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; openriscv:openriscv0|id_ex:id_ex0|ex_not_stall                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.741      ;
; 0.478 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[9]             ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.479 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[15]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[15]              ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[15]           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.745      ;
; 0.481 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[10]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[17]            ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.747      ;
; 0.486 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_value               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.752      ;
; 0.493 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[14]             ; openriscv:openriscv0|csr:csr0|mbadaddr[14]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[24]             ; openriscv:openriscv0|csr:csr0|mbadaddr[24]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[27]             ; openriscv:openriscv0|csr:csr0|mbadaddr[27]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[22]             ; openriscv:openriscv0|csr:csr0|mbadaddr[22]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[30]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[30]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.759      ;
; 0.495 ; openriscv:openriscv0|id_ex:id_ex0|ex_wd[1]                       ; openriscv:openriscv0|ex_mem:ex_mem0|mem_wd[1]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.760      ;
; 0.496 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[20]             ; openriscv:openriscv0|csr:csr0|mbadaddr[20]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.762      ;
; 0.496 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[16]             ; openriscv:openriscv0|csr:csr0|mbadaddr[16]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.762      ;
; 0.496 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[0]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.762      ;
; 0.500 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[24]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[24]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.766      ;
; 0.501 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[29]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[29]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.766      ;
; 0.501 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[28]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[28]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.766      ;
; 0.502 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[14]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.767      ;
; 0.502 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[13]         ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[13]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.767      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.464 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.730      ;
; 0.469 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[8]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.736      ;
; 0.472 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.738      ;
; 0.494 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.760      ;
; 0.546 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.178      ; 0.929      ;
; 0.555 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.821      ;
; 0.556 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.822      ;
; 0.601 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[20] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[2]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[11] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[24] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[6]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.868      ;
; 0.605 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.872      ;
; 0.610 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.876      ;
; 0.618 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.884      ;
; 0.619 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.885      ;
; 0.619 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.885      ;
; 0.621 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.887      ;
; 0.627 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.893      ;
; 0.629 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.895      ;
; 0.632 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[14] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[14]                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.923      ;
; 0.635 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.926      ;
; 0.639 ; wb32_avalon16:wb32_avalon16|state.state_write_byte_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.905      ;
; 0.641 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.906      ;
; 0.648 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.914      ;
; 0.649 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.915      ;
; 0.658 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.924      ;
; 0.660 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.926      ;
; 0.664 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.930      ;
; 0.670 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.936      ;
; 0.690 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.956      ;
; 0.693 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.959      ;
; 0.697 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.963      ;
; 0.706 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.973      ;
; 0.711 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.977      ;
; 0.713 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.980      ;
; 0.723 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.989      ;
; 0.728 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.995      ;
; 0.740 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.006      ;
; 0.741 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.007      ;
; 0.741 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.007      ;
; 0.741 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.177      ; 1.123      ;
; 0.742 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.008      ;
; 0.742 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.177      ; 1.124      ;
; 0.748 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.014      ;
; 0.751 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1]                                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.017      ;
; 0.752 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.018      ;
; 0.752 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.177      ; 1.134      ;
; 0.760 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.026      ;
; 0.761 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.027      ;
; 0.762 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.028      ;
; 0.763 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.029      ;
; 0.764 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.030      ;
; 0.764 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.031      ;
; 0.765 ; wb32_avalon16:wb32_avalon16|state.state_write_byte_hi                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_hi                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.031      ;
; 0.765 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.032      ;
; 0.766 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                        ; wb32_avalon16:wb32_avalon16|avalon_sdram_readdata_valid_r                                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.032      ;
; 0.767 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.033      ;
; 0.770 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.036      ;
; 0.770 ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                                                                                                                          ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.499      ; 1.464      ;
; 0.770 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.178      ; 1.153      ;
; 0.773 ; wb32_avalon16:wb32_avalon16|avalon_sdram_read_n_o                                                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.040      ;
; 0.776 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.042      ;
; 0.778 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.176      ; 1.159      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 3.065 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.192     ; 3.276      ;
; 3.065 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.192     ; 3.276      ;
; 3.066 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.193     ; 3.274      ;
; 3.066 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.193     ; 3.274      ;
; 3.069 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.194     ; 3.270      ;
; 3.069 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.194     ; 3.270      ;
; 3.091 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.192     ; 3.250      ;
; 3.091 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.192     ; 3.250      ;
; 3.144 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.099     ; 3.298      ;
; 3.144 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.099     ; 3.298      ;
; 3.145 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 3.296      ;
; 3.145 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 3.296      ;
; 3.148 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.292      ;
; 3.148 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 3.292      ;
; 3.170 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.099     ; 3.272      ;
; 3.170 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.099     ; 3.272      ;
; 3.303 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.093     ; 3.110      ;
; 3.303 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.093     ; 3.110      ;
; 3.304 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 3.108      ;
; 3.304 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.094     ; 3.108      ;
; 3.307 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 3.104      ;
; 3.307 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.095     ; 3.104      ;
; 3.329 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.093     ; 3.084      ;
; 3.329 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.093     ; 3.084      ;
; 3.491 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.177     ; 2.865      ;
; 3.491 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.177     ; 2.865      ;
; 3.501 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.176     ; 2.856      ;
; 3.501 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.176     ; 2.856      ;
; 3.530 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.178     ; 2.825      ;
; 3.530 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.176     ; 2.827      ;
; 3.570 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.887      ;
; 3.570 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.084     ; 2.887      ;
; 3.580 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.083     ; 2.878      ;
; 3.580 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.083     ; 2.878      ;
; 3.609 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.085     ; 2.847      ;
; 3.609 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.083     ; 2.849      ;
; 3.729 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.699      ;
; 3.729 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.078     ; 2.699      ;
; 3.739 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.690      ;
; 3.739 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.690      ;
; 3.768 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.079     ; 2.659      ;
; 3.768 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.077     ; 2.661      ;
; 3.821 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.179     ; 2.533      ;
; 3.821 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.179     ; 2.533      ;
; 3.841 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.759      ;
; 3.841 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.759      ;
; 3.841 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.759      ;
; 3.841 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.759      ;
; 3.841 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.759      ;
; 3.841 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.759      ;
; 3.841 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.759      ;
; 3.841 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.759      ;
; 3.900 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 2.555      ;
; 3.900 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.086     ; 2.555      ;
; 3.909 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.071     ; 2.688      ;
; 4.059 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.367      ;
; 4.059 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.080     ; 2.367      ;
; 4.191 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.405      ;
; 4.191 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.405      ;
; 4.191 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.405      ;
; 4.191 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.405      ;
; 4.191 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.405      ;
; 4.191 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.405      ;
; 4.191 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.405      ;
; 4.191 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.405      ;
; 4.196 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.400      ;
; 4.196 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.400      ;
; 4.196 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.400      ;
; 4.196 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.400      ;
; 4.196 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.400      ;
; 4.206 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.394      ;
; 4.206 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.394      ;
; 4.206 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.394      ;
; 4.206 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.394      ;
; 4.206 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.394      ;
; 4.211 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.388      ;
; 4.211 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.388      ;
; 4.211 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.388      ;
; 4.211 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.388      ;
; 4.211 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.388      ;
; 4.211 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.388      ;
; 4.211 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.388      ;
; 4.211 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.069     ; 2.388      ;
; 4.243 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.357      ;
; 4.243 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.357      ;
; 4.243 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.357      ;
; 4.243 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.357      ;
; 4.243 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.357      ;
; 4.243 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.357      ;
; 4.243 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.357      ;
; 4.243 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.068     ; 2.357      ;
; 4.491 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 2.104      ;
; 4.491 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 2.104      ;
; 4.491 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 2.104      ;
; 4.491 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 2.104      ;
; 4.491 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 2.104      ;
; 4.491 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 2.104      ;
; 4.491 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 2.104      ;
; 4.491 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.073     ; 2.104      ;
; 4.511 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.072     ; 2.085      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.096 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.362      ;
; 1.096 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.362      ;
; 1.096 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.362      ;
; 1.096 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.362      ;
; 1.096 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.362      ;
; 1.096 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.362      ;
; 1.326 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.592      ;
; 1.326 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.592      ;
; 1.326 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.592      ;
; 1.326 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.592      ;
; 1.326 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.592      ;
; 1.478 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.742      ;
; 1.478 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.742      ;
; 1.478 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.742      ;
; 1.478 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.742      ;
; 1.496 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.763      ;
; 1.496 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.763      ;
; 1.496 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.763      ;
; 1.496 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.763      ;
; 1.496 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.763      ;
; 1.496 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.763      ;
; 1.523 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.788      ;
; 1.523 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.788      ;
; 1.523 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.788      ;
; 1.523 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.788      ;
; 1.523 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.788      ;
; 1.525 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.790      ;
; 1.525 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.790      ;
; 1.525 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.790      ;
; 1.525 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.790      ;
; 1.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.871      ;
; 1.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.871      ;
; 1.623 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.887      ;
; 1.623 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.887      ;
; 1.623 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.887      ;
; 1.623 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.887      ;
; 1.623 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.887      ;
; 1.623 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.887      ;
; 1.623 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.887      ;
; 1.623 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.887      ;
; 1.802 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.071      ;
; 1.802 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.071      ;
; 1.802 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.068      ;
; 1.802 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.071      ;
; 1.802 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.071      ;
; 1.802 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.068      ;
; 1.802 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.071      ;
; 1.802 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.071      ;
; 1.802 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.071      ;
; 1.802 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.071      ;
; 1.802 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.068      ;
; 1.802 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.068      ;
; 1.802 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.068      ;
; 1.813 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.078      ;
; 1.813 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.078      ;
; 1.813 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.078      ;
; 1.813 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.078      ;
; 1.813 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.078      ;
; 1.813 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.078      ;
; 1.813 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.078      ;
; 1.813 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.078      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.094      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.094      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.094      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.094      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.094      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.094      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.094      ;
; 1.826 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.094      ;
; 1.838 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.107      ;
; 1.838 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.107      ;
; 1.838 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.107      ;
; 1.838 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.107      ;
; 1.838 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.107      ;
; 1.841 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 2.009      ;
; 1.841 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 2.009      ;
; 2.062 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 2.231      ;
; 2.073 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.340      ;
; 2.093 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 2.262      ;
; 2.093 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 2.262      ;
; 2.099 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.269      ;
; 2.102 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.372      ;
; 2.102 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.372      ;
; 2.102 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.372      ;
; 2.102 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.372      ;
; 2.102 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.372      ;
; 2.102 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.372      ;
; 2.102 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.372      ;
; 2.102 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.372      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.448 ns




+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 1.619  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 2.013  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 38.671 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.187 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 4.886 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.504 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; 2.666  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.095  ; 0.000         ;
; clk_50                                                    ; 9.587  ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 24.719 ; 0.000         ;
; clk                                                       ; 41.665 ; 0.000         ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 49.758 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                             ;
+-------+-----------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.619 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.079     ; 1.617      ;
; 1.619 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.079     ; 1.617      ;
; 1.658 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.575      ;
; 1.658 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.575      ;
; 1.698 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.079     ; 1.538      ;
; 1.698 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.079     ; 1.538      ;
; 1.737 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.496      ;
; 1.737 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.496      ;
; 1.819 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.079     ; 1.417      ;
; 1.819 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.079     ; 1.417      ;
; 1.832 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.401      ;
; 1.832 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.401      ;
; 1.832 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.401      ;
; 1.832 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.401      ;
; 1.832 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.401      ;
; 1.832 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.401      ;
; 1.832 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.401      ;
; 1.832 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.401      ;
; 1.832 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.401      ;
; 1.832 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.401      ;
; 1.832 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.401      ;
; 1.859 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.374      ;
; 1.859 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.374      ;
; 1.885 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.080     ; 1.350      ;
; 1.888 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.340      ;
; 1.888 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.340      ;
; 1.891 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.337      ;
; 1.891 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.337      ;
; 1.891 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.337      ;
; 1.891 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.337      ;
; 1.897 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2] ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.265     ; 1.153      ;
; 1.911 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.322      ;
; 1.911 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.322      ;
; 1.911 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.322      ;
; 1.911 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.322      ;
; 1.911 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.322      ;
; 1.911 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.322      ;
; 1.911 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.322      ;
; 1.911 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.322      ;
; 1.911 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.322      ;
; 1.911 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.322      ;
; 1.911 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.322      ;
; 1.921 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[17]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.312      ;
; 1.921 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.312      ;
; 1.921 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[15]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.312      ;
; 1.921 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[13]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.312      ;
; 1.921 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[12]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.312      ;
; 1.921 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[16]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.312      ;
; 1.921 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[19]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.312      ;
; 1.921 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.312      ;
; 1.941 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.084     ; 1.290      ;
; 1.941 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.084     ; 1.290      ;
; 1.941 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[14]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.084     ; 1.290      ;
; 1.941 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[15]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.084     ; 1.290      ;
; 1.959 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|cnt[0]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.274      ;
; 1.961 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|cnt[1]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.272      ;
; 1.962 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|cnt[2]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.271      ;
; 1.964 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.080     ; 1.271      ;
; 1.968 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2] ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.266     ; 1.081      ;
; 1.991 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|cnt[3]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.242      ;
; 1.992 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|cnt[4]                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.241      ;
; 1.997 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.231      ;
; 1.997 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.231      ;
; 2.000 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[16]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.233      ;
; 2.000 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[10]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.233      ;
; 2.000 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[19]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.233      ;
; 2.000 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[7]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.233      ;
; 2.000 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[15]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.233      ;
; 2.000 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[13]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.233      ;
; 2.000 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[12]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.233      ;
; 2.000 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[17]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.233      ;
; 2.000 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.228      ;
; 2.000 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[1]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.228      ;
; 2.000 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.228      ;
; 2.000 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[6]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.228      ;
; 2.012 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.221      ;
; 2.017 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|state.state_write_byte_lo      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.216      ;
; 2.032 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[5]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.201      ;
; 2.032 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[2]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.201      ;
; 2.032 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[8]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.201      ;
; 2.032 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[11]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.201      ;
; 2.032 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.201      ;
; 2.032 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.201      ;
; 2.032 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[18]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.201      ;
; 2.032 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[14]     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.201      ;
; 2.032 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[1]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.201      ;
; 2.032 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[9]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.201      ;
; 2.032 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[3]      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.201      ;
; 2.044 ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2] ; wb32_avalon16:wb32_avalon16|state.state_done               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.264     ; 1.007      ;
; 2.045 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.188      ;
; 2.045 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[7]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.188      ;
; 2.045 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[8]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.188      ;
; 2.045 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[9]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.188      ;
; 2.045 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[11]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.188      ;
; 2.045 ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[10]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.082     ; 1.188      ;
; 2.050 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.084     ; 1.181      ;
; 2.050 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.084     ; 1.181      ;
; 2.050 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[14]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.084     ; 1.181      ;
; 2.050 ; wb32_avalon16:wb32_avalon16|wishbone_we_r     ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[15]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.084     ; 1.181      ;
; 2.061 ; wb32_avalon16:wb32_avalon16|wishbone_stb_r    ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 3.328        ; -0.087     ; 1.167      ;
+-------+-----------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.013 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.092     ; 1.220      ;
; 2.103 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.118      ;
; 2.103 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.118      ;
; 2.103 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.118      ;
; 2.103 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.118      ;
; 2.103 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.118      ;
; 2.103 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.118      ;
; 2.103 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.118      ;
; 2.112 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.106     ; 1.107      ;
; 2.112 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.106     ; 1.107      ;
; 2.112 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[28]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.106     ; 1.107      ;
; 2.112 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.106     ; 1.107      ;
; 2.112 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.106     ; 1.107      ;
; 2.112 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.106     ; 1.107      ;
; 2.112 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[22]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.106     ; 1.107      ;
; 2.112 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.106     ; 1.107      ;
; 2.112 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.106     ; 1.107      ;
; 2.120 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_we_r                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.101     ; 1.104      ;
; 2.120 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_stb_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.101     ; 1.104      ;
; 2.120 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_cyc_r                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.101     ; 1.104      ;
; 2.121 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.100      ;
; 2.121 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.100      ;
; 2.121 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[12]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.100      ;
; 2.121 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[13]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.100      ;
; 2.121 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[15]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.100      ;
; 2.121 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.100      ;
; 2.129 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_ack_o                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.109     ; 1.087      ;
; 2.153 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[26]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.105     ; 1.067      ;
; 2.153 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[25]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.105     ; 1.067      ;
; 2.153 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[23]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.105     ; 1.067      ;
; 2.153 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.105     ; 1.067      ;
; 2.153 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.105     ; 1.067      ;
; 2.153 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.105     ; 1.067      ;
; 2.153 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.105     ; 1.067      ;
; 2.153 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[5]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.105     ; 1.067      ;
; 2.153 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[1]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.105     ; 1.067      ;
; 2.153 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.105     ; 1.067      ;
; 2.153 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[18]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.105     ; 1.067      ;
; 2.154 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.067      ;
; 2.154 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.067      ;
; 2.154 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[1]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.104     ; 1.067      ;
; 2.160 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.092     ; 1.073      ;
; 2.217 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 1.015      ;
; 2.228 ; wb32_avalon16:wb32_avalon16|rdata[25]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 1.003      ;
; 2.256 ; wb32_avalon16:wb32_avalon16|rdata[28]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.978      ;
; 2.260 ; wb32_avalon16:wb32_avalon16|rdata[29]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.974      ;
; 2.264 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.092     ; 0.969      ;
; 2.264 ; wb32_avalon16:wb32_avalon16|rdata[30]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.092     ; 0.969      ;
; 2.267 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.092     ; 0.966      ;
; 2.272 ; wb32_avalon16:wb32_avalon16|rdata[1]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.960      ;
; 2.284 ; wb32_avalon16:wb32_avalon16|rdata[20]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.947      ;
; 2.285 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.947      ;
; 2.285 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.947      ;
; 2.286 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.946      ;
; 2.287 ; wb32_avalon16:wb32_avalon16|rdata[4]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.945      ;
; 2.288 ; wb32_avalon16:wb32_avalon16|rdata[6]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.944      ;
; 2.288 ; wb32_avalon16:wb32_avalon16|rdata[2]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.944      ;
; 2.289 ; wb32_avalon16:wb32_avalon16|rdata[14]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 0.941      ;
; 2.290 ; wb32_avalon16:wb32_avalon16|rdata[5]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.942      ;
; 2.294 ; wb32_avalon16:wb32_avalon16|rdata[27]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.092     ; 0.939      ;
; 2.296 ; wb32_avalon16:wb32_avalon16|rdata[23]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.092     ; 0.937      ;
; 2.314 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.075      ; 1.086      ;
; 2.314 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[11]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.075      ; 1.086      ;
; 2.314 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[14]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.075      ; 1.086      ;
; 2.314 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[2]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.075      ; 1.086      ;
; 2.314 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_sel_r[3]                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; 0.075      ; 1.086      ;
; 2.316 ; wb32_avalon16:wb32_avalon16|rdata[16]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.915      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[27]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[9]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[24]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[2]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_data_r[16]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[7]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[3]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[10]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[8]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[19]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.320 ; wb32_avalon16:wb32_avalon16|state.state_done ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[17]                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.100     ; 0.905      ;
; 2.332 ; wb32_avalon16:wb32_avalon16|rdata[10]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.900      ;
; 2.335 ; wb32_avalon16:wb32_avalon16|rdata[10]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.092     ; 0.898      ;
; 2.335 ; wb32_avalon16:wb32_avalon16|rdata[8]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.095     ; 0.895      ;
; 2.344 ; wb32_avalon16:wb32_avalon16|rdata[25]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.091     ; 0.890      ;
; 2.349 ; wb32_avalon16:wb32_avalon16|rdata[17]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.092     ; 0.884      ;
; 2.361 ; wb32_avalon16:wb32_avalon16|rdata[7]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.871      ;
; 2.364 ; wb32_avalon16:wb32_avalon16|rdata[3]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.868      ;
; 2.364 ; wb32_avalon16:wb32_avalon16|rdata[0]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.868      ;
; 2.372 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.860      ;
; 2.372 ; wb32_avalon16:wb32_avalon16|rdata[15]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.859      ;
; 2.390 ; wb32_avalon16:wb32_avalon16|rdata[9]         ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.092     ; 0.843      ;
; 2.395 ; wb32_avalon16:wb32_avalon16|rdata[29]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.836      ;
; 2.417 ; wb32_avalon16:wb32_avalon16|rdata[28]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.814      ;
; 2.420 ; wb32_avalon16:wb32_avalon16|rdata[24]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.811      ;
; 2.421 ; wb32_avalon16:wb32_avalon16|rdata[13]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.811      ;
; 2.428 ; wb32_avalon16:wb32_avalon16|rdata[31]        ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.094     ; 0.803      ;
; 2.430 ; wb32_avalon16:wb32_avalon16|rdata[31]        ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|cpu_data_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 3.338        ; -0.093     ; 0.802      ;
+-------+----------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 38.671 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.222     ;
; 38.672 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.221     ;
; 38.676 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.217     ;
; 38.681 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.212     ;
; 38.683 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.210     ;
; 38.686 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.207     ;
; 38.686 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.207     ;
; 38.689 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.204     ;
; 38.699 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.194     ;
; 38.819 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.090     ; 11.078     ;
; 38.839 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.054     ;
; 38.846 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.047     ;
; 38.847 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.046     ;
; 38.850 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.043     ;
; 38.850 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 11.042     ;
; 38.851 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.042     ;
; 38.855 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.038     ;
; 38.856 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.094     ; 11.037     ;
; 38.865 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[22] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 11.027     ;
; 38.868 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[16] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 11.031     ;
; 38.869 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[20] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 11.030     ;
; 38.870 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[25] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 11.029     ;
; 38.879 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[24]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 11.020     ;
; 38.880 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[6]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 11.019     ;
; 38.881 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[5]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 11.018     ;
; 38.890 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[23] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 11.009     ;
; 38.892 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[30] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 11.007     ;
; 38.895 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[23]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 11.004     ;
; 38.895 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[6]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 11.004     ;
; 38.898 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[5]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 11.001     ;
; 38.961 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[25]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 10.938     ;
; 38.961 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[30]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 10.938     ;
; 38.962 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[20]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 10.937     ;
; 38.965 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[16]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 10.934     ;
; 38.967 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 10.932     ;
; 38.997 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[14] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.895     ;
; 39.002 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.890     ;
; 39.003 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[15] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.889     ;
; 39.004 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[31]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.888     ;
; 39.006 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[4]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.886     ;
; 39.007 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[15]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.885     ;
; 39.011 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[4]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.881     ;
; 39.064 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[29] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 10.835     ;
; 39.079 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[29]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 10.820     ;
; 39.079 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[28]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 10.820     ;
; 39.093 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[27]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.799     ;
; 39.107 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[27] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.785     ;
; 39.108 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[13] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.090     ; 10.789     ;
; 39.114 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[26]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.090     ; 10.783     ;
; 39.117 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[12]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.090     ; 10.780     ;
; 39.120 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[31] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.772     ;
; 39.120 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.090     ; 10.777     ;
; 39.121 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[13]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.090     ; 10.776     ;
; 39.132 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[26] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.090     ; 10.765     ;
; 39.138 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[9]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.090     ; 10.759     ;
; 39.160 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.735     ;
; 39.161 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.734     ;
; 39.164 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.730     ;
; 39.165 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.730     ;
; 39.165 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.729     ;
; 39.165 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.727     ;
; 39.169 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.725     ;
; 39.170 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.725     ;
; 39.172 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.723     ;
; 39.174 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.720     ;
; 39.175 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.720     ;
; 39.175 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.720     ;
; 39.175 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[14]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.717     ;
; 39.176 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.718     ;
; 39.178 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.717     ;
; 39.179 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.715     ;
; 39.179 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.715     ;
; 39.181 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[21] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.711     ;
; 39.182 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.712     ;
; 39.183 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[8]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.095     ; 10.709     ;
; 39.188 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.707     ;
; 39.192 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.702     ;
; 39.193 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[10] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.091     ; 10.703     ;
; 39.194 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[7]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.091     ; 10.702     ;
; 39.198 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[7]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.091     ; 10.698     ;
; 39.203 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[17] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.091     ; 10.693     ;
; 39.205 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[19]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.091     ; 10.691     ;
; 39.208 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[2]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.091     ; 10.688     ;
; 39.208 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[2]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.091     ; 10.688     ;
; 39.211 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[10]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.091     ; 10.685     ;
; 39.221 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|pc[17]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.091     ; 10.675     ;
; 39.230 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[16] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[28] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 10.669     ;
; 39.308 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.088     ; 10.591     ;
; 39.312 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.089     ; 10.586     ;
; 39.328 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.567     ;
; 39.332 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[11] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.562     ;
; 39.335 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.560     ;
; 39.336 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.559     ;
; 39.339 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.556     ;
; 39.339 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.555     ;
; 39.339 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[22]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.555     ;
; 39.340 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[0]  ; openriscv:openriscv0|pc_reg:pc_reg0|pc[18]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.092     ; 10.555     ;
; 39.340 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[19] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.554     ;
; 39.341 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[24] ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[12] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.087     ; 10.559     ;
; 39.343 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_data_o[8]  ; openriscv:openriscv0|pc_reg:pc_reg0|inst_phy_addr_o[3]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; -0.093     ; 10.551     ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[4]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; config_string_and_timer:config_string_and_timer0|software_int                                           ; config_string_and_timer:config_string_and_timer0|software_int                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[3]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; wishbone_uart_lite:wishbone_uart_lite0|state.StateIdle                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_ack                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; wb_conmax_top:wb_conmax_top0|wb_conmax_rf:rf|rf_we                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.201 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; rom_wishbone:rom_wishbone0|request_delay                                                                ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s15|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.323      ;
; 0.204 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.323      ;
; 0.204 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.323      ;
; 0.204 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb1|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0|wb_conmax_msel:msel|wb_conmax_arb:arb3|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s3|wb_conmax_msel:msel|wb_conmax_arb:arb2|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.327      ;
; 0.212 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
; 0.212 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant1  ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s4|wb_conmax_msel:msel|wb_conmax_arb:arb0|state.grant0  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
; 0.237 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2]                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.356      ;
; 0.238 ; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                   ; wishbone_uart_lite:wishbone_uart_lite0|state.StateOk                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.357      ;
; 0.251 ; config_string_and_timer:config_string_and_timer0|request_delay                                          ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.371      ;
; 0.253 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[1]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|m1_cyc_r                                             ; wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s5|next                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[0]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; rom_wishbone:rom_wishbone0|ram_ack_delay[1]                                                             ; rom_wishbone:rom_wishbone0|ram_ack_delay[2]                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.375      ;
; 0.261 ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[2]                                       ; config_string_and_timer:config_string_and_timer0|ram_ack_delay[0]                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.267 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[8]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[7]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.386      ;
; 0.268 ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[5]                                                  ; wishbone_uart_lite:wishbone_uart_lite0|send_pattern[4]                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[4]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                        ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[1]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                        ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[2]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                          ; openriscv:openriscv0|csr:csr0|mstatus_mie[3]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                          ; openriscv:openriscv0|csr:csr0|mstatus_sie[1]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[0]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                       ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[6]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[1]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[13]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[12]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[11]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[8]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[5]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[2]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                         ; openriscv:openriscv0|id_ex:id_ex0|ex_aluop[3]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                        ; openriscv:openriscv0|id_ex:id_ex0|ex_alusel[0]                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                       ; openriscv:openriscv0|csr:csr0|mucounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                       ; openriscv:openriscv0|csr:csr0|mscounteren_tm[1]                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                             ; openriscv:openriscv0|id_ex:id_ex0|ex_wreg                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[0]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                          ; openriscv:openriscv0|csr:csr0|mstatus_vm[27]                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]                   ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[18]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[8]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]                 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[12]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[3]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]                 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[15]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[1]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]              ; openriscv:openriscv0|ex_mem:ex_mem0|mem_csr_reg_data[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]                 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[31]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]                 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[6]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o                   ; openriscv:openriscv0|id_ex:id_ex0|is_in_delayslot_o              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[5]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                        ; openriscv:openriscv0|if_id:if_id0|id_not_stall                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                         ; openriscv:openriscv0|csr:csr0|mstatus_mpie[7]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]                 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[11]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[7]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[19]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[16]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[24]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[25]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[27]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[26]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[29]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[31]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[28]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[30]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[22]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[23]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]              ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[20]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[5]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[4]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[6]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[7]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[2]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[1]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[3]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]               ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[0]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]                  ; openriscv:openriscv0|id_ex:id_ex0|ex_csr_reg_data[2]             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]                    ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.190 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|wishbone_ack_id ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|cpu_ack_id ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.391      ;
; 0.194 ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0]      ; openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[21]                   ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[21]           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[9]                    ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[9]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                     ; openriscv:openriscv0|ex_mem:ex_mem0|div_started_o                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[3]                    ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[3]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0]      ; openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if|req_cnt[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[8]                    ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[8]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[11]                   ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[11]           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[9]                  ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[9]          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[15]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[15]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; openriscv:openriscv0|if_id:if_id0|id_not_stall                        ; openriscv:openriscv0|id_ex:id_ex0|ex_not_stall                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[10]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[10]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[14]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; openriscv:openriscv0|id_ex:id_ex0|ex_excepttype[15]                   ; openriscv:openriscv0|ex_mem:ex_mem0|mem_excepttype[15]           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[17]                 ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit_addr[17]         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.319      ;
; 0.203 ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_value                    ; openriscv:openriscv0|LLbit_reg:LLbit_reg0|LLbit                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.323      ;
; 0.206 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[27]                  ; openriscv:openriscv0|csr:csr0|mbadaddr[27]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[14]                  ; openriscv:openriscv0|csr:csr0|mbadaddr[14]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[24]                  ; openriscv:openriscv0|csr:csr0|mbadaddr[24]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[22]                  ; openriscv:openriscv0|csr:csr0|mbadaddr[22]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[30]              ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[30]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; openriscv:openriscv0|id_ex:id_ex0|ex_wd[1]                            ; openriscv:openriscv0|ex_mem:ex_mem0|mem_wd[1]                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.326      ;
; 0.209 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[20]                  ; openriscv:openriscv0|csr:csr0|mbadaddr[20]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.328      ;
; 0.209 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_addr[16]                  ; openriscv:openriscv0|csr:csr0|mbadaddr[16]                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.328      ;
; 0.210 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[24]              ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[24]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[29]              ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[29]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[28]              ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[28]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[14]              ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[14]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; openriscv:openriscv0|ex_mem:ex_mem0|mem_mem_phy_addr[13]              ; openriscv:openriscv0|mem_wb:mem_wb0|wb_LLbit_addr[13]            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.330      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[0]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[2]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[3]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[4]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; wb32_avalon16:wb32_avalon16|cnt[1]                                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; wb32_avalon16:wb32_avalon16|state.state_idle                                                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; wb32_avalon16:wb32_avalon16|avalon_sdram_write_n_o                                                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[8]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.201 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.321      ;
; 0.205 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                                                                                                                           ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.212 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[6]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.101      ; 0.407      ;
; 0.243 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.362      ;
; 0.243 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.362      ;
; 0.255 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[24] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[6]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[20] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[2]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[11] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.257 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.377      ;
; 0.260 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.379      ;
; 0.262 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.265 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.384      ;
; 0.267 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.386      ;
; 0.269 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                            ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[14] ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[14]                                                                                                 ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 0.406      ;
; 0.272 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 0.408      ;
; 0.275 ; wb32_avalon16:wb32_avalon16|state.state_write_byte_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.396      ;
; 0.280 ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[6]                                                                                                                            ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[24] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0]                                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.401      ;
; 0.286 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.405      ;
; 0.287 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.406      ;
; 0.290 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[12]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.099      ; 0.483      ;
; 0.291 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[13]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.099      ; 0.484      ;
; 0.292 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[20]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.099      ; 0.485      ;
; 0.296 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; wb32_avalon16:wb32_avalon16|state.state_read_wait_lo                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0]                                                                                                   ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[20]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[20]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.098      ; 0.496      ;
; 0.305 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.311 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.099      ; 0.504      ;
; 0.312 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[14]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[14]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.099      ; 0.505      ;
; 0.314 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[28]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[12]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.099      ; 0.508      ;
; 0.315 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.434      ;
; 0.315 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[19]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[3]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.099      ; 0.508      ;
; 0.316 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[29]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[13]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.099      ; 0.509      ;
; 0.317 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[30]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[14]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.099      ; 0.510      ;
; 0.320 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.442      ;
; 0.323 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.442      ;
; 0.323 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[21]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[21]                                                                                                                           ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.101      ; 0.518      ;
; 0.325 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|state.state_read_wait_hi                                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 0.462      ;
; 0.327 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.447      ;
; 0.328 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                        ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; wb32_avalon16:wb32_avalon16|wishbone_addr_r[4]                                                                                                                                   ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[4]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.098      ; 0.520      ;
; 0.329 ; wb32_avalon16:wb32_avalon16|state.state_write_wait_lo                                                                                                                            ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[1]                                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.449      ;
; 0.330 ; wb32_avalon16:wb32_avalon16|state.state_read_byte_hi                                                                                                                             ; wb32_avalon16:wb32_avalon16|avalon_sdram_address_o[0]                                                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.450      ;
; 0.331 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 0.467      ;
; 0.331 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[31]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[15]                                                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.099      ; 0.524      ;
; 0.332 ; wb32_avalon16:wb32_avalon16|wishbone_data_r[18]                                                                                                                                  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[2]                                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.010       ; 0.098      ; 0.524      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 4.886 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 1.615      ;
; 4.886 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 1.615      ;
; 4.889 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 1.612      ;
; 4.889 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.102     ; 1.612      ;
; 4.903 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 1.600      ;
; 4.903 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.100     ; 1.600      ;
; 4.913 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 1.589      ;
; 4.913 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.101     ; 1.589      ;
; 4.931 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.056     ; 1.618      ;
; 4.931 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.056     ; 1.618      ;
; 4.934 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.056     ; 1.615      ;
; 4.934 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.056     ; 1.615      ;
; 4.948 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.054     ; 1.603      ;
; 4.948 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.054     ; 1.603      ;
; 4.958 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.055     ; 1.592      ;
; 4.958 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.055     ; 1.592      ;
; 5.020 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.055     ; 1.519      ;
; 5.020 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.055     ; 1.519      ;
; 5.023 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.055     ; 1.516      ;
; 5.023 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.055     ; 1.516      ;
; 5.037 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.053     ; 1.504      ;
; 5.037 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.053     ; 1.504      ;
; 5.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.054     ; 1.493      ;
; 5.047 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.054     ; 1.493      ;
; 5.166 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 1.347      ;
; 5.166 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 1.347      ;
; 5.173 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.090     ; 1.340      ;
; 5.175 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 1.337      ;
; 5.175 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 1.337      ;
; 5.202 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.091     ; 1.310      ;
; 5.211 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.044     ; 1.350      ;
; 5.211 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.044     ; 1.350      ;
; 5.218 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.044     ; 1.343      ;
; 5.220 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.045     ; 1.340      ;
; 5.220 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.045     ; 1.340      ;
; 5.247 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.045     ; 1.313      ;
; 5.300 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.251      ;
; 5.300 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.321      ;
; 5.300 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.251      ;
; 5.300 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.321      ;
; 5.300 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.321      ;
; 5.300 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.321      ;
; 5.300 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.321      ;
; 5.300 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.321      ;
; 5.300 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.321      ;
; 5.300 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.321      ;
; 5.307 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.043     ; 1.244      ;
; 5.309 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.044     ; 1.241      ;
; 5.309 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.044     ; 1.241      ;
; 5.312 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.035     ; 1.306      ;
; 5.330 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 1.181      ;
; 5.330 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.092     ; 1.181      ;
; 5.336 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.044     ; 1.214      ;
; 5.375 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.046     ; 1.184      ;
; 5.375 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.046     ; 1.184      ;
; 5.452 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.169      ;
; 5.452 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.169      ;
; 5.452 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.169      ;
; 5.452 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.169      ;
; 5.452 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.169      ;
; 5.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.033     ; 1.160      ;
; 5.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.033     ; 1.160      ;
; 5.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.033     ; 1.160      ;
; 5.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.033     ; 1.160      ;
; 5.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.033     ; 1.160      ;
; 5.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.033     ; 1.160      ;
; 5.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.033     ; 1.160      ;
; 5.460 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.033     ; 1.160      ;
; 5.464 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.045     ; 1.085      ;
; 5.464 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.045     ; 1.085      ;
; 5.471 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.145      ;
; 5.471 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.145      ;
; 5.471 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.145      ;
; 5.471 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.145      ;
; 5.471 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.145      ;
; 5.471 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.145      ;
; 5.471 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.145      ;
; 5.471 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.145      ;
; 5.472 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.149      ;
; 5.472 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.149      ;
; 5.472 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.149      ;
; 5.472 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.149      ;
; 5.472 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.149      ;
; 5.472 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.149      ;
; 5.472 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.149      ;
; 5.472 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.032     ; 1.149      ;
; 5.479 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.036     ; 1.138      ;
; 5.479 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.036     ; 1.138      ;
; 5.479 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.036     ; 1.138      ;
; 5.479 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.036     ; 1.138      ;
; 5.479 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.036     ; 1.138      ;
; 5.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.035      ;
; 5.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.035      ;
; 5.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.035      ;
; 5.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.035      ;
; 5.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.035      ;
; 5.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.035      ;
; 5.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.035      ;
; 5.581 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.037     ; 1.035      ;
; 5.597 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 6.666        ; -0.036     ; 1.020      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                         ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.504 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.623      ;
; 0.504 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.623      ;
; 0.504 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.623      ;
; 0.504 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.623      ;
; 0.504 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.623      ;
; 0.504 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.623      ;
; 0.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.725      ;
; 0.692 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.810      ;
; 0.692 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.810      ;
; 0.692 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.810      ;
; 0.692 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.810      ;
; 0.698 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.818      ;
; 0.698 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.818      ;
; 0.698 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.818      ;
; 0.698 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.818      ;
; 0.698 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.818      ;
; 0.698 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.818      ;
; 0.706 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.824      ;
; 0.706 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.824      ;
; 0.706 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.824      ;
; 0.706 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.824      ;
; 0.706 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.824      ;
; 0.718 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.836      ;
; 0.718 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.836      ;
; 0.718 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.836      ;
; 0.718 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.836      ;
; 0.746 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.865      ;
; 0.746 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.865      ;
; 0.746 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.865      ;
; 0.746 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.865      ;
; 0.746 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.865      ;
; 0.746 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.865      ;
; 0.746 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.865      ;
; 0.746 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.865      ;
; 0.746 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.865      ;
; 0.746 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.865      ;
; 0.746 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.865      ;
; 0.746 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.865      ;
; 0.746 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.865      ;
; 0.757 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.874      ;
; 0.757 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.874      ;
; 0.757 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.874      ;
; 0.757 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.874      ;
; 0.757 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.874      ;
; 0.757 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.874      ;
; 0.757 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.874      ;
; 0.757 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.874      ;
; 0.857 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.976      ;
; 0.857 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.976      ;
; 0.857 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.976      ;
; 0.857 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.976      ;
; 0.857 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.976      ;
; 0.860 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.983      ;
; 0.860 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.983      ;
; 0.860 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.983      ;
; 0.860 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.983      ;
; 0.860 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.983      ;
; 0.860 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.983      ;
; 0.860 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.983      ;
; 0.860 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.983      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.981      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.981      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.981      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.981      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.981      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.981      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.981      ;
; 0.863 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.981      ;
; 0.868 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.991      ;
; 0.868 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.991      ;
; 0.868 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.991      ;
; 0.868 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.991      ;
; 0.868 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.991      ;
; 0.875 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.997      ;
; 0.875 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.997      ;
; 0.875 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.997      ;
; 0.875 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.997      ;
; 0.875 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.997      ;
; 0.875 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.997      ;
; 0.875 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.997      ;
; 0.875 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.997      ;
; 0.892 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.014      ; 0.969      ;
; 0.892 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.014      ; 0.969      ;
; 0.996 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.116      ;
; 0.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                     ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 1.066      ;
; 0.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.120      ;
; 0.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.120      ;
; 0.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.120      ;
; 0.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 1.066      ;
; 0.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.120      ;
; 0.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.120      ;
; 0.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.120      ;
; 0.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.120      ;
; 0.997 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.120      ;
; 1.006 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 1.084      ;
; 1.021 ; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 1.101      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 17.434 ns




+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; -0.605  ; 0.187 ; 2.867    ; 0.504   ; 2.222               ;
;  clk                                                       ; N/A     ; N/A   ; N/A      ; N/A     ; 41.665              ;
;  clk_50                                                    ; N/A     ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.258   ; 0.187 ; N/A      ; N/A     ; 24.617              ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 25.302  ; 0.187 ; N/A      ; N/A     ; 49.478              ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -0.605  ; 0.187 ; 2.867    ; 0.504   ; 2.952               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; N/A     ; N/A   ; N/A      ; N/A     ; 2.222               ;
; Design-wide TNS                                            ; -11.186 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                       ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk_50                                                    ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; -11.186 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdr_clk_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cs_n_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cke_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ras_n_o    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_cas_n_o    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_we_n_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_addr_o[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_txd_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rxd_i              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdr_dq_io[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdr_clk_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cs_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_cke_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ras_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_cas_n_o    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_we_n_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dqm_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_ba_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_addr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_addr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; uart_txd_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; sdr_dq_io[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdr_dq_io[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 108812       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 412650221    ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 126          ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 400971       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 209          ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 10931        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 108812       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 412650221    ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 126          ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; 400971       ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 209          ; 0        ; 0        ; 0        ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 10931        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 142      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; 142      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 5031  ; 5031 ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 62    ; 62   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; clk                                                       ; clk                                                       ; Base      ; Constrained ;
; clk_50                                                    ; clk_50                                                    ; Base      ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; rst_n         ; Partially constrained                                                                ;
; sdr_dq_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cas_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_clk_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cs_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ras_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; rst_n         ; Partially constrained                                                                ;
; sdr_dq_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_addr_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ba_o[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cas_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_clk_o      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_cs_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dq_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_dqm_o[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_ras_n_o    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdr_we_n_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd_o     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Feb 26 18:53:51 2020
Info: Command: quartus_sta wishbone_cycy10_soc -c wishbone_cycy10_soc
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Warning (332174): Ignored filter at SDC1.sdc(1): get_ports could not be matched with a port File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc Line: 1
Warning (332174): Ignored filter at SDC1.sdc(2): get_ports could not be matched with a port File: F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc Line: 2
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {ip_pll_sdram0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 3 -phase -67.50 -duty_cycle 50.00 -name {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3]} {ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'f:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.605
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.605             -11.186 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.258               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    25.302               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.454               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 2.867
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.867               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.188               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 2.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.222               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.965               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.924               0.000 clk_50 
    Info (332119):    24.622               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.665               0.000 clk 
    Info (332119):    49.478               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 13.978 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.390              -2.672 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.445               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    26.736               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 3.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.065               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.096               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 2.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.222               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.952               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.937               0.000 clk_50 
    Info (332119):    24.617               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.665               0.000 clk 
    Info (332119):    49.499               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.448 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.619               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.013               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    38.671               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 4.886
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.886               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.504
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.504               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.666               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.095               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.587               0.000 clk_50 
    Info (332119):    24.719               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.665               0.000 clk 
    Info (332119):    49.758               0.000 ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 17.434 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4888 megabytes
    Info: Processing ended: Wed Feb 26 18:54:03 2020
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:13


