Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 27 14:01:30 2022
| Host         : DESKTOP-87O68R1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 115 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.092     -989.318                    937                57490        0.050        0.000                      0                57490        0.264        0.000                       0                 20372  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
instance_name/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_31_5_clk_wiz_0        {0.000 15.873}       31.746          31.500          
  clkfbout_clk_wiz_0        {0.000 20.000}       40.000          25.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clkout0                   {0.000 2.500}        5.000           200.000         
  clkout1                   {0.000 5.000}        10.000          100.000         
    clk_core                {0.000 10.000}       20.000          50.000          
    clkfb                   {0.000 5.000}        10.000          100.000         
  clkout2                   {0.000 2.500}        5.000           200.000         
  clkout3                   {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb       {0.000 5.000}        10.000          100.000         
tck_dmi                     {0.000 50.000}       100.000         10.000          
tck_dtmcs                   {0.000 50.000}       100.000         10.000          
tck_idcode                  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_31_5_clk_wiz_0             24.263        0.000                      0                   98        0.264        0.000                      0                   98       15.373        0.000                       0                    41  
  clkfbout_clk_wiz_0                                                                                                                                                         37.845        0.000                       0                     3  
sys_clk_pin                       8.732        0.000                      0                    7        0.180        0.000                      0                    7        3.000        0.000                       0                     9  
  clkout0                         0.682        0.000                      0                   14        0.251        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                         0.296        0.000                      0                 8722        0.077        0.000                      0                 8722        3.000        0.000                       0                  3189  
    clk_core                     -1.434     -558.714                    913                32405        0.050        0.000                      0                32405        8.750        0.000                       0                 16919  
    clkfb                                                                                                                                                                     8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                     2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                     2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                         8.751        0.000                       0                     2  
tck_dmi                          98.587        0.000                      0                   31        0.168        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                        97.941        0.000                      0                   81        0.169        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                       98.892        0.000                      0                    1        0.280        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            clk_31_5_clk_wiz_0      -18.092     -430.604                     24                   24        4.905        0.000                      0                   24  
clk_core            clkout1                   3.483        0.000                      0                  155        1.074        0.000                      0                  155  
clkout1             clk_core                  2.356        0.000                      0                   91        0.051        0.000                      0                   91  
tck_dtmcs           clk_core                 12.144        0.000                      0                    2        2.520        0.000                      0                    2  
clk_core            tck_dtmcs                10.998        0.000                      0                   32        1.505        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 4.676        0.000                      0                15783        0.413        0.000                      0                15783  
**async_default**  clkout1            clkout1                  4.179        0.000                      0                  326        0.951        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5_clk_wiz_0
  To Clock:  clk_31_5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.263ns  (required time - arrival time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 1.200ns (16.590%)  route 6.033ns (83.410%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 28.902 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.694    -2.328    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.872 f  swervolf/vga/VGA_timing/pixel_row_reg[11]/Q
                         net (fo=11, routed)          1.460    -0.412    swervolf/vga/VGA_timing/row__0[11]
    SLICE_X81Y116        LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  swervolf/vga/VGA_timing/video_on_i_3/O
                         net (fo=6, routed)           1.398     1.110    swervolf/vga/VGA_timing/video_on_i_3_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  swervolf/vga/VGA_timing/vga_r[3]_i_127/O
                         net (fo=3, routed)           1.267     2.500    swervolf/vga/VGA_timing/vga_r[3]_i_127_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I0_O)        0.124     2.624 r  swervolf/vga/VGA_timing/vga_r[3]_i_47/O
                         net (fo=1, routed)           0.732     3.357    swervolf/vga/VGA_timing/vga_r[3]_i_47_n_0
    SLICE_X87Y116        LUT5 (Prop_lut5_I4_O)        0.124     3.481 f  swervolf/vga/VGA_timing/vga_r[3]_i_44_comp_1/O
                         net (fo=1, routed)           0.460     3.941    swervolf/vga/VGA_timing/vga_r[3]_i_44_n_0_repN_1
    SLICE_X84Y115        LUT4 (Prop_lut4_I3_O)        0.124     4.065 f  swervolf/vga/VGA_timing/vga_r[3]_i_9_comp/O
                         net (fo=1, routed)           0.171     4.236    swervolf/vga/VGA_timing/vga_r[3]_i_9_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.360 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.546     4.906    swervolf/vga/VGA_timing_n_9
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.588    28.902    swervolf/vga/clk_31_5
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica/C
                         clock pessimism              0.489    29.391    
                         clock uncertainty           -0.142    29.249    
    SLICE_X87Y117        FDSE (Setup_fdse_C_D)       -0.081    29.168    swervolf/vga/vga_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.168    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 24.263    

Slack (MET) :             24.280ns  (required time - arrival time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.200ns (16.607%)  route 6.026ns (83.393%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 28.900 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.694    -2.328    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.872 f  swervolf/vga/VGA_timing/pixel_row_reg[11]/Q
                         net (fo=11, routed)          1.460    -0.412    swervolf/vga/VGA_timing/row__0[11]
    SLICE_X81Y116        LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  swervolf/vga/VGA_timing/video_on_i_3/O
                         net (fo=6, routed)           1.398     1.110    swervolf/vga/VGA_timing/video_on_i_3_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  swervolf/vga/VGA_timing/vga_r[3]_i_127/O
                         net (fo=3, routed)           1.267     2.500    swervolf/vga/VGA_timing/vga_r[3]_i_127_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I0_O)        0.124     2.624 r  swervolf/vga/VGA_timing/vga_r[3]_i_47/O
                         net (fo=1, routed)           0.732     3.357    swervolf/vga/VGA_timing/vga_r[3]_i_47_n_0
    SLICE_X87Y116        LUT5 (Prop_lut5_I4_O)        0.124     3.481 f  swervolf/vga/VGA_timing/vga_r[3]_i_44_comp_1/O
                         net (fo=1, routed)           0.460     3.941    swervolf/vga/VGA_timing/vga_r[3]_i_44_n_0_repN_1
    SLICE_X84Y115        LUT4 (Prop_lut4_I3_O)        0.124     4.065 f  swervolf/vga/VGA_timing/vga_r[3]_i_9_comp/O
                         net (fo=1, routed)           0.171     4.236    swervolf/vga/VGA_timing/vga_r[3]_i_9_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.360 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.538     4.898    swervolf/vga/VGA_timing_n_9
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.586    28.900    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_7/C
                         clock pessimism              0.489    29.389    
                         clock uncertainty           -0.142    29.247    
    SLICE_X83Y117        FDSE (Setup_fdse_C_D)       -0.069    29.178    swervolf/vga/vga_r_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         29.178    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                 24.280    

Slack (MET) :             24.283ns  (required time - arrival time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 1.200ns (16.590%)  route 6.033ns (83.410%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 28.902 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.694    -2.328    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.872 f  swervolf/vga/VGA_timing/pixel_row_reg[11]/Q
                         net (fo=11, routed)          1.460    -0.412    swervolf/vga/VGA_timing/row__0[11]
    SLICE_X81Y116        LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  swervolf/vga/VGA_timing/video_on_i_3/O
                         net (fo=6, routed)           1.398     1.110    swervolf/vga/VGA_timing/video_on_i_3_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  swervolf/vga/VGA_timing/vga_r[3]_i_127/O
                         net (fo=3, routed)           1.267     2.500    swervolf/vga/VGA_timing/vga_r[3]_i_127_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I0_O)        0.124     2.624 r  swervolf/vga/VGA_timing/vga_r[3]_i_47/O
                         net (fo=1, routed)           0.732     3.357    swervolf/vga/VGA_timing/vga_r[3]_i_47_n_0
    SLICE_X87Y116        LUT5 (Prop_lut5_I4_O)        0.124     3.481 f  swervolf/vga/VGA_timing/vga_r[3]_i_44_comp_1/O
                         net (fo=1, routed)           0.460     3.941    swervolf/vga/VGA_timing/vga_r[3]_i_44_n_0_repN_1
    SLICE_X84Y115        LUT4 (Prop_lut4_I3_O)        0.124     4.065 f  swervolf/vga/VGA_timing/vga_r[3]_i_9_comp/O
                         net (fo=1, routed)           0.171     4.236    swervolf/vga/VGA_timing/vga_r[3]_i_9_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.360 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.546     4.906    swervolf/vga/VGA_timing_n_9
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.588    28.902    swervolf/vga/clk_31_5
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_8/C
                         clock pessimism              0.489    29.391    
                         clock uncertainty           -0.142    29.249    
    SLICE_X87Y117        FDSE (Setup_fdse_C_D)       -0.061    29.188    swervolf/vga/vga_r_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         29.188    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 24.283    

Slack (MET) :             24.287ns  (required time - arrival time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.200ns (16.607%)  route 6.026ns (83.393%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 28.900 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.694    -2.328    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.872 f  swervolf/vga/VGA_timing/pixel_row_reg[11]/Q
                         net (fo=11, routed)          1.460    -0.412    swervolf/vga/VGA_timing/row__0[11]
    SLICE_X81Y116        LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  swervolf/vga/VGA_timing/video_on_i_3/O
                         net (fo=6, routed)           1.398     1.110    swervolf/vga/VGA_timing/video_on_i_3_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  swervolf/vga/VGA_timing/vga_r[3]_i_127/O
                         net (fo=3, routed)           1.267     2.500    swervolf/vga/VGA_timing/vga_r[3]_i_127_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I0_O)        0.124     2.624 r  swervolf/vga/VGA_timing/vga_r[3]_i_47/O
                         net (fo=1, routed)           0.732     3.357    swervolf/vga/VGA_timing/vga_r[3]_i_47_n_0
    SLICE_X87Y116        LUT5 (Prop_lut5_I4_O)        0.124     3.481 f  swervolf/vga/VGA_timing/vga_r[3]_i_44_comp_1/O
                         net (fo=1, routed)           0.460     3.941    swervolf/vga/VGA_timing/vga_r[3]_i_44_n_0_repN_1
    SLICE_X84Y115        LUT4 (Prop_lut4_I3_O)        0.124     4.065 f  swervolf/vga/VGA_timing/vga_r[3]_i_9_comp/O
                         net (fo=1, routed)           0.171     4.236    swervolf/vga/VGA_timing/vga_r[3]_i_9_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.360 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.538     4.898    swervolf/vga/VGA_timing_n_9
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.586    28.900    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_6/C
                         clock pessimism              0.489    29.389    
                         clock uncertainty           -0.142    29.247    
    SLICE_X83Y117        FDSE (Setup_fdse_C_D)       -0.062    29.185    swervolf/vga/vga_r_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         29.185    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                 24.287    

Slack (MET) :             24.290ns  (required time - arrival time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 1.200ns (16.644%)  route 6.010ns (83.356%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 28.900 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.694    -2.328    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.872 f  swervolf/vga/VGA_timing/pixel_row_reg[11]/Q
                         net (fo=11, routed)          1.460    -0.412    swervolf/vga/VGA_timing/row__0[11]
    SLICE_X81Y116        LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  swervolf/vga/VGA_timing/video_on_i_3/O
                         net (fo=6, routed)           1.398     1.110    swervolf/vga/VGA_timing/video_on_i_3_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  swervolf/vga/VGA_timing/vga_r[3]_i_127/O
                         net (fo=3, routed)           1.267     2.500    swervolf/vga/VGA_timing/vga_r[3]_i_127_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I0_O)        0.124     2.624 r  swervolf/vga/VGA_timing/vga_r[3]_i_47/O
                         net (fo=1, routed)           0.732     3.357    swervolf/vga/VGA_timing/vga_r[3]_i_47_n_0
    SLICE_X87Y116        LUT5 (Prop_lut5_I4_O)        0.124     3.481 f  swervolf/vga/VGA_timing/vga_r[3]_i_44_comp_1/O
                         net (fo=1, routed)           0.460     3.941    swervolf/vga/VGA_timing/vga_r[3]_i_44_n_0_repN_1
    SLICE_X84Y115        LUT4 (Prop_lut4_I3_O)        0.124     4.065 f  swervolf/vga/VGA_timing/vga_r[3]_i_9_comp/O
                         net (fo=1, routed)           0.171     4.236    swervolf/vga/VGA_timing/vga_r[3]_i_9_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.360 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.522     4.882    swervolf/vga/VGA_timing_n_9
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.586    28.900    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_11/C
                         clock pessimism              0.489    29.389    
                         clock uncertainty           -0.142    29.247    
    SLICE_X83Y117        FDSE (Setup_fdse_C_D)       -0.075    29.172    swervolf/vga/vga_r_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         29.172    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                 24.290    

Slack (MET) :             24.292ns  (required time - arrival time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.200ns (16.607%)  route 6.026ns (83.393%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 28.900 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.694    -2.328    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.872 f  swervolf/vga/VGA_timing/pixel_row_reg[11]/Q
                         net (fo=11, routed)          1.460    -0.412    swervolf/vga/VGA_timing/row__0[11]
    SLICE_X81Y116        LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  swervolf/vga/VGA_timing/video_on_i_3/O
                         net (fo=6, routed)           1.398     1.110    swervolf/vga/VGA_timing/video_on_i_3_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  swervolf/vga/VGA_timing/vga_r[3]_i_127/O
                         net (fo=3, routed)           1.267     2.500    swervolf/vga/VGA_timing/vga_r[3]_i_127_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I0_O)        0.124     2.624 r  swervolf/vga/VGA_timing/vga_r[3]_i_47/O
                         net (fo=1, routed)           0.732     3.357    swervolf/vga/VGA_timing/vga_r[3]_i_47_n_0
    SLICE_X87Y116        LUT5 (Prop_lut5_I4_O)        0.124     3.481 f  swervolf/vga/VGA_timing/vga_r[3]_i_44_comp_1/O
                         net (fo=1, routed)           0.460     3.941    swervolf/vga/VGA_timing/vga_r[3]_i_44_n_0_repN_1
    SLICE_X84Y115        LUT4 (Prop_lut4_I3_O)        0.124     4.065 f  swervolf/vga/VGA_timing/vga_r[3]_i_9_comp/O
                         net (fo=1, routed)           0.171     4.236    swervolf/vga/VGA_timing/vga_r[3]_i_9_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.360 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.538     4.898    swervolf/vga/VGA_timing_n_9
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.586    28.900    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_5/C
                         clock pessimism              0.489    29.389    
                         clock uncertainty           -0.142    29.247    
    SLICE_X83Y117        FDSE (Setup_fdse_C_D)       -0.057    29.190    swervolf/vga/vga_r_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         29.190    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                 24.292    

Slack (MET) :             24.293ns  (required time - arrival time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 1.200ns (16.628%)  route 6.017ns (83.372%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 28.902 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.694    -2.328    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.872 f  swervolf/vga/VGA_timing/pixel_row_reg[11]/Q
                         net (fo=11, routed)          1.460    -0.412    swervolf/vga/VGA_timing/row__0[11]
    SLICE_X81Y116        LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  swervolf/vga/VGA_timing/video_on_i_3/O
                         net (fo=6, routed)           1.398     1.110    swervolf/vga/VGA_timing/video_on_i_3_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  swervolf/vga/VGA_timing/vga_r[3]_i_127/O
                         net (fo=3, routed)           1.267     2.500    swervolf/vga/VGA_timing/vga_r[3]_i_127_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I0_O)        0.124     2.624 r  swervolf/vga/VGA_timing/vga_r[3]_i_47/O
                         net (fo=1, routed)           0.732     3.357    swervolf/vga/VGA_timing/vga_r[3]_i_47_n_0
    SLICE_X87Y116        LUT5 (Prop_lut5_I4_O)        0.124     3.481 f  swervolf/vga/VGA_timing/vga_r[3]_i_44_comp_1/O
                         net (fo=1, routed)           0.460     3.941    swervolf/vga/VGA_timing/vga_r[3]_i_44_n_0_repN_1
    SLICE_X84Y115        LUT4 (Prop_lut4_I3_O)        0.124     4.065 f  swervolf/vga/VGA_timing/vga_r[3]_i_9_comp/O
                         net (fo=1, routed)           0.171     4.236    swervolf/vga/VGA_timing/vga_r[3]_i_9_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.360 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.529     4.889    swervolf/vga/VGA_timing_n_9
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.588    28.902    swervolf/vga/clk_31_5
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.489    29.391    
                         clock uncertainty           -0.142    29.249    
    SLICE_X87Y117        FDSE (Setup_fdse_C_D)       -0.067    29.182    swervolf/vga/vga_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         29.182    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                 24.293    

Slack (MET) :             24.296ns  (required time - arrival time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 1.200ns (16.636%)  route 6.013ns (83.364%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 28.900 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.694    -2.328    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.872 f  swervolf/vga/VGA_timing/pixel_row_reg[11]/Q
                         net (fo=11, routed)          1.460    -0.412    swervolf/vga/VGA_timing/row__0[11]
    SLICE_X81Y116        LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  swervolf/vga/VGA_timing/video_on_i_3/O
                         net (fo=6, routed)           1.398     1.110    swervolf/vga/VGA_timing/video_on_i_3_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  swervolf/vga/VGA_timing/vga_r[3]_i_127/O
                         net (fo=3, routed)           1.267     2.500    swervolf/vga/VGA_timing/vga_r[3]_i_127_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I0_O)        0.124     2.624 r  swervolf/vga/VGA_timing/vga_r[3]_i_47/O
                         net (fo=1, routed)           0.732     3.357    swervolf/vga/VGA_timing/vga_r[3]_i_47_n_0
    SLICE_X87Y116        LUT5 (Prop_lut5_I4_O)        0.124     3.481 f  swervolf/vga/VGA_timing/vga_r[3]_i_44_comp_1/O
                         net (fo=1, routed)           0.460     3.941    swervolf/vga/VGA_timing/vga_r[3]_i_44_n_0_repN_1
    SLICE_X84Y115        LUT4 (Prop_lut4_I3_O)        0.124     4.065 f  swervolf/vga/VGA_timing/vga_r[3]_i_9_comp/O
                         net (fo=1, routed)           0.171     4.236    swervolf/vga/VGA_timing/vga_r[3]_i_9_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.360 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.525     4.885    swervolf/vga/VGA_timing_n_9
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.586    28.900    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_9/C
                         clock pessimism              0.489    29.389    
                         clock uncertainty           -0.142    29.247    
    SLICE_X83Y117        FDSE (Setup_fdse_C_D)       -0.066    29.181    swervolf/vga/vga_r_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         29.181    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 24.296    

Slack (MET) :             24.302ns  (required time - arrival time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 1.200ns (16.644%)  route 6.010ns (83.356%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 28.900 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.694    -2.328    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.872 f  swervolf/vga/VGA_timing/pixel_row_reg[11]/Q
                         net (fo=11, routed)          1.460    -0.412    swervolf/vga/VGA_timing/row__0[11]
    SLICE_X81Y116        LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  swervolf/vga/VGA_timing/video_on_i_3/O
                         net (fo=6, routed)           1.398     1.110    swervolf/vga/VGA_timing/video_on_i_3_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  swervolf/vga/VGA_timing/vga_r[3]_i_127/O
                         net (fo=3, routed)           1.267     2.500    swervolf/vga/VGA_timing/vga_r[3]_i_127_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I0_O)        0.124     2.624 r  swervolf/vga/VGA_timing/vga_r[3]_i_47/O
                         net (fo=1, routed)           0.732     3.357    swervolf/vga/VGA_timing/vga_r[3]_i_47_n_0
    SLICE_X87Y116        LUT5 (Prop_lut5_I4_O)        0.124     3.481 f  swervolf/vga/VGA_timing/vga_r[3]_i_44_comp_1/O
                         net (fo=1, routed)           0.460     3.941    swervolf/vga/VGA_timing/vga_r[3]_i_44_n_0_repN_1
    SLICE_X84Y115        LUT4 (Prop_lut4_I3_O)        0.124     4.065 f  swervolf/vga/VGA_timing/vga_r[3]_i_9_comp/O
                         net (fo=1, routed)           0.171     4.236    swervolf/vga/VGA_timing/vga_r[3]_i_9_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.360 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.522     4.882    swervolf/vga/VGA_timing_n_9
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.586    28.900    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]/C
                         clock pessimism              0.489    29.389    
                         clock uncertainty           -0.142    29.247    
    SLICE_X83Y117        FDSE (Setup_fdse_C_D)       -0.063    29.184    swervolf/vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         29.184    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                 24.302    

Slack (MET) :             24.306ns  (required time - arrival time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 1.200ns (16.595%)  route 6.031ns (83.405%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 28.902 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.694    -2.328    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.456    -1.872 f  swervolf/vga/VGA_timing/pixel_row_reg[11]/Q
                         net (fo=11, routed)          1.460    -0.412    swervolf/vga/VGA_timing/row__0[11]
    SLICE_X81Y116        LUT3 (Prop_lut3_I1_O)        0.124    -0.288 r  swervolf/vga/VGA_timing/video_on_i_3/O
                         net (fo=6, routed)           1.398     1.110    swervolf/vga/VGA_timing/video_on_i_3_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I5_O)        0.124     1.234 f  swervolf/vga/VGA_timing/vga_r[3]_i_127/O
                         net (fo=3, routed)           1.267     2.500    swervolf/vga/VGA_timing/vga_r[3]_i_127_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I0_O)        0.124     2.624 r  swervolf/vga/VGA_timing/vga_r[3]_i_47/O
                         net (fo=1, routed)           0.732     3.357    swervolf/vga/VGA_timing/vga_r[3]_i_47_n_0
    SLICE_X87Y116        LUT5 (Prop_lut5_I4_O)        0.124     3.481 f  swervolf/vga/VGA_timing/vga_r[3]_i_44_comp_1/O
                         net (fo=1, routed)           0.460     3.941    swervolf/vga/VGA_timing/vga_r[3]_i_44_n_0_repN_1
    SLICE_X84Y115        LUT4 (Prop_lut4_I3_O)        0.124     4.065 f  swervolf/vga/VGA_timing/vga_r[3]_i_9_comp/O
                         net (fo=1, routed)           0.171     4.236    swervolf/vga/VGA_timing/vga_r[3]_i_9_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I1_O)        0.124     4.360 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.543     4.903    swervolf/vga/VGA_timing_n_9
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.588    28.902    swervolf/vga/clk_31_5
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_4/C
                         clock pessimism              0.489    29.391    
                         clock uncertainty           -0.142    29.249    
    SLICE_X87Y117        FDSE (Setup_fdse_C_D)       -0.040    29.209    swervolf/vga/vga_r_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         29.209    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                 24.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/VGA_timing/pixel_row_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.827    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  swervolf/vga/VGA_timing/pixel_row_reg[11]/Q
                         net (fo=11, routed)          0.120    -0.565    swervolf/vga/VGA_timing/row__0[11]
    SLICE_X77Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.457 r  swervolf/vga/VGA_timing/pixel_row_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.457    swervolf/vga/VGA_timing/pixel_row_reg[8]_i_1_n_4
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.858    -1.253    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[11]/C
                         clock pessimism              0.426    -0.827    
    SLICE_X77Y115        FDRE (Hold_fdre_C_D)         0.105    -0.722    swervolf/vga/VGA_timing/pixel_row_reg[11]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/VGA_timing/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.827    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y114        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  swervolf/vga/VGA_timing/pixel_row_reg[7]/Q
                         net (fo=19, routed)          0.120    -0.565    swervolf/vga/VGA_timing/row__0[7]
    SLICE_X77Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.457 r  swervolf/vga/VGA_timing/pixel_row_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.457    swervolf/vga/VGA_timing/pixel_row_reg[4]_i_1_n_4
    SLICE_X77Y114        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.859    -1.252    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y114        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[7]/C
                         clock pessimism              0.425    -0.827    
    SLICE_X77Y114        FDRE (Hold_fdre_C_D)         0.105    -0.722    swervolf/vga/VGA_timing/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/VGA_timing/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.827    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  swervolf/vga/VGA_timing/pixel_row_reg[8]/Q
                         net (fo=15, routed)          0.117    -0.568    swervolf/vga/VGA_timing/row__0[8]
    SLICE_X77Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.453 r  swervolf/vga/VGA_timing/pixel_row_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.453    swervolf/vga/VGA_timing/pixel_row_reg[8]_i_1_n_7
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.858    -1.253    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[8]/C
                         clock pessimism              0.426    -0.827    
    SLICE_X77Y115        FDRE (Hold_fdre_C_D)         0.105    -0.722    swervolf/vga/VGA_timing/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/VGA_timing/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.827    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y114        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  swervolf/vga/VGA_timing/pixel_row_reg[6]/Q
                         net (fo=15, routed)          0.122    -0.564    swervolf/vga/VGA_timing/row__0[6]
    SLICE_X77Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.453 r  swervolf/vga/VGA_timing/pixel_row_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.453    swervolf/vga/VGA_timing/pixel_row_reg[4]_i_1_n_5
    SLICE_X77Y114        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.859    -1.252    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y114        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[6]/C
                         clock pessimism              0.425    -0.827    
    SLICE_X77Y114        FDRE (Hold_fdre_C_D)         0.105    -0.722    swervolf/vga/VGA_timing/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/VGA_timing/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.827    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y113        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  swervolf/vga/VGA_timing/pixel_row_reg[3]/Q
                         net (fo=30, routed)          0.130    -0.556    swervolf/vga/VGA_timing/S[1]
    SLICE_X77Y113        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.448 r  swervolf/vga/VGA_timing/pixel_row_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.448    swervolf/vga/VGA_timing/pixel_row_reg[0]_i_3_n_4
    SLICE_X77Y113        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.859    -1.252    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y113        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[3]/C
                         clock pessimism              0.425    -0.827    
    SLICE_X77Y113        FDRE (Hold_fdre_C_D)         0.105    -0.722    swervolf/vga/VGA_timing/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 swervolf/vga/VGA_timing/pixel_column_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/VGA_timing/pixel_column_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.596    -0.818    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X84Y114        FDRE                                         r  swervolf/vga/VGA_timing/pixel_column_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.654 r  swervolf/vga/VGA_timing/pixel_column_reg[11]/Q
                         net (fo=16, routed)          0.139    -0.515    swervolf/vga/VGA_timing/column[11]
    SLICE_X84Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.405 r  swervolf/vga/VGA_timing/pixel_column_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.405    swervolf/vga/VGA_timing/data0[11]
    SLICE_X84Y114        FDRE                                         r  swervolf/vga/VGA_timing/pixel_column_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.866    -1.244    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X84Y114        FDRE                                         r  swervolf/vga/VGA_timing/pixel_column_reg[11]/C
                         clock pessimism              0.426    -0.818    
    SLICE_X84Y114        FDRE (Hold_fdre_C_D)         0.134    -0.684    swervolf/vga/VGA_timing/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 swervolf/vga/VGA_timing/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/VGA_timing/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.344%)  route 0.134ns (34.656%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.587    -0.827    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  swervolf/vga/VGA_timing/pixel_row_reg[10]/Q
                         net (fo=9, routed)           0.134    -0.552    swervolf/vga/VGA_timing/row__0[10]
    SLICE_X77Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.441 r  swervolf/vga/VGA_timing/pixel_row_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.441    swervolf/vga/VGA_timing/pixel_row_reg[8]_i_1_n_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.858    -1.253    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X77Y115        FDRE                                         r  swervolf/vga/VGA_timing/pixel_row_reg[10]/C
                         clock pessimism              0.426    -0.827    
    SLICE_X77Y115        FDRE (Hold_fdre_C_D)         0.105    -0.722    swervolf/vga/VGA_timing/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 swervolf/vga/VGA_timing/video_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_10/CE
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.594%)  route 0.122ns (46.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.594    -0.820    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X82Y117        FDRE                                         r  swervolf/vga/VGA_timing/video_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  swervolf/vga/VGA_timing/video_on_reg/Q
                         net (fo=13, routed)          0.122    -0.557    swervolf/vga/video_on
    SLICE_X85Y116        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_10/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.865    -1.246    swervolf/vga/clk_31_5
    SLICE_X85Y116        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_10/C
                         clock pessimism              0.441    -0.805    
    SLICE_X85Y116        FDSE (Hold_fdse_C_CE)       -0.039    -0.844    swervolf/vga/vga_r_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 swervolf/vga/VGA_timing/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/VGA_timing/pixel_column_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.593%)  route 0.150ns (35.407%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.597    -0.817    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X84Y112        FDRE                                         r  swervolf/vga/VGA_timing/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.653 r  swervolf/vga/VGA_timing/pixel_column_reg[3]/Q
                         net (fo=37, routed)          0.150    -0.503    swervolf/vga/VGA_timing/column[3]
    SLICE_X84Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.393 r  swervolf/vga/VGA_timing/pixel_column_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.393    swervolf/vga/VGA_timing/data0[3]
    SLICE_X84Y112        FDRE                                         r  swervolf/vga/VGA_timing/pixel_column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.868    -1.243    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X84Y112        FDRE                                         r  swervolf/vga/VGA_timing/pixel_column_reg[3]/C
                         clock pessimism              0.426    -0.817    
    SLICE_X84Y112        FDRE (Hold_fdre_C_D)         0.134    -0.683    swervolf/vga/VGA_timing/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 swervolf/vga/VGA_timing/pixel_column_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/VGA_timing/pixel_column_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.484%)  route 0.151ns (35.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.596    -0.818    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X84Y113        FDRE                                         r  swervolf/vga/VGA_timing/pixel_column_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.654 r  swervolf/vga/VGA_timing/pixel_column_reg[7]/Q
                         net (fo=26, routed)          0.151    -0.503    swervolf/vga/VGA_timing/column[7]
    SLICE_X84Y113        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.393 r  swervolf/vga/VGA_timing/pixel_column_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.393    swervolf/vga/VGA_timing/data0[7]
    SLICE_X84Y113        FDRE                                         r  swervolf/vga/VGA_timing/pixel_column_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.866    -1.244    swervolf/vga/VGA_timing/clk_31_5
    SLICE_X84Y113        FDRE                                         r  swervolf/vga/VGA_timing/pixel_column_reg[7]/C
                         clock pessimism              0.426    -0.818    
    SLICE_X84Y113        FDRE (Hold_fdre_C_D)         0.134    -0.684    swervolf/vga/VGA_timing/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5_clk_wiz_0
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.746      29.591     BUFGCTRL_X0Y20   instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         31.746      30.497     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X83Y118    swervolf/vga/VGA_timing/horiz_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X83Y118    swervolf/vga/VGA_timing/pixel_column_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X84Y114    swervolf/vga/VGA_timing/pixel_column_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X84Y114    swervolf/vga/VGA_timing/pixel_column_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X84Y112    swervolf/vga/VGA_timing/pixel_column_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X84Y112    swervolf/vga/VGA_timing/pixel_column_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X84Y112    swervolf/vga/VGA_timing/pixel_column_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X84Y112    swervolf/vga/VGA_timing/pixel_column_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.746      181.614    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X83Y118    swervolf/vga/VGA_timing/horiz_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X83Y118    swervolf/vga/VGA_timing/pixel_column_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y113    swervolf/vga/VGA_timing/pixel_row_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y113    swervolf/vga/VGA_timing/pixel_row_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y113    swervolf/vga/VGA_timing/pixel_row_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y113    swervolf/vga/VGA_timing/pixel_row_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y113    swervolf/vga/VGA_timing/pixel_row_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y113    swervolf/vga/VGA_timing/pixel_row_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y113    swervolf/vga/VGA_timing/pixel_row_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y113    swervolf/vga/VGA_timing/pixel_row_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X83Y118    swervolf/vga/VGA_timing/horiz_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X83Y118    swervolf/vga/VGA_timing/pixel_column_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y113    swervolf/vga/VGA_timing/pixel_row_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y115    swervolf/vga/VGA_timing/pixel_row_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y115    swervolf/vga/VGA_timing/pixel_row_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y113    swervolf/vga/VGA_timing/pixel_row_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y113    swervolf/vga/VGA_timing/pixel_row_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y113    swervolf/vga/VGA_timing/pixel_row_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y114    swervolf/vga/VGA_timing/pixel_row_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X77Y114    swervolf/vga/VGA_timing/pixel_row_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.285%)  route 0.626ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.518     3.524 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.626     4.150    ddr2/ldc/subfragments_reset0
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.261    12.984    
                         clock uncertainty           -0.035    12.949    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.067    12.882    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.791ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.971%)  route 0.657ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     3.462 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.657     4.119    ddr2/ldc/subfragments_reset2
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.061    12.910    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         12.910    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                  8.791    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.776%)  route 0.610ns (57.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     3.462 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.610     4.072    ddr2/ldc/subfragments_reset3
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.058    12.913    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.478     3.484 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     3.867    ddr2/ldc/subfragments_reset5
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.216    12.755    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.518     3.524 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.519     4.044    ddr2/ldc/subfragments_reset6
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.028    12.943    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -4.044    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     3.462 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     3.983    ddr2/ldc/subfragments_reset1
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.283    13.006    
                         clock uncertainty           -0.035    12.971    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.081    12.890    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.139ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.525     3.006    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.456     3.462 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.332     3.794    ddr2/ldc/subfragments_reset4
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.313    12.724    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.261    12.984    
                         clock uncertainty           -0.035    12.949    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.016    12.933    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -3.794    
  -------------------------------------------------------------------
                         slack                                  9.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.112     1.141    ddr2/ldc/subfragments_reset4
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.277     0.901    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)         0.060     0.961    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.199    ddr2/ldc/subfragments_reset1
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.290     0.888    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.066     0.954    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.148     1.036 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.155    ddr2/ldc/subfragments_reset5
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.290     0.888    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)        -0.001     0.887    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.201     1.230    ddr2/ldc/subfragments_reset3
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.290     0.888    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.072     0.960    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.164     1.052 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.170     1.222    ddr2/ldc/subfragments_reset6
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.290     0.888    
    SLICE_X88Y145        FDRE (Hold_fdre_C_D)         0.063     0.951    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.284%)  route 0.224ns (57.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X88Y145        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDRE (Prop_fdre_C_Q)         0.164     1.052 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.224     1.276    ddr2/ldc/subfragments_reset0
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.277     0.901    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.070     0.971    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.130%)  route 0.327ns (69.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.639     0.888    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.327     1.356    ddr2/ldc/subfragments_reset2
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.741     1.178    ddr2/ldc/clk
    SLICE_X89Y145        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.290     0.888    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.070     0.958    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y145   ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y145   ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y145   ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y145   ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y145   ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y145   ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y145   ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y145   ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_4/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD_5/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD_6/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD_7/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y145   ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_1/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_2/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_3/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y145   ddr2/ldc/FD_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.313%)  route 0.766ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.723     6.356    ddr2/ldc/iodelay_clk
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDPE (Prop_fdpe_C_Q)         0.456     6.812 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.766     7.578    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     4.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     6.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.604     8.005    ddr2/ldc/iodelay_clk
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.351     8.356    
                         clock uncertainty           -0.053     8.303    
    SLICE_X86Y82         FDPE (Setup_fdpe_C_D)       -0.043     8.260    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.718ns (28.796%)  route 1.775ns (71.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 11.006 - 5.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.724     6.357    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDSE (Prop_fdse_C_Q)         0.419     6.776 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.138     7.914    ddr2/ldc/reset_counter[1]
    SLICE_X89Y82         LUT4 (Prop_lut4_I0_O)        0.299     8.213 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.637     8.850    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.605    11.006    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.351    11.357    
                         clock uncertainty           -0.053    11.304    
    SLICE_X89Y83         FDSE (Setup_fdse_C_CE)      -0.205    11.099    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.099    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.718ns (28.796%)  route 1.775ns (71.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 11.006 - 5.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.724     6.357    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDSE (Prop_fdse_C_Q)         0.419     6.776 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.138     7.914    ddr2/ldc/reset_counter[1]
    SLICE_X89Y82         LUT4 (Prop_lut4_I0_O)        0.299     8.213 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.637     8.850    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.605    11.006    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.351    11.357    
                         clock uncertainty           -0.053    11.304    
    SLICE_X89Y83         FDSE (Setup_fdse_C_CE)      -0.205    11.099    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.099    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.718ns (28.796%)  route 1.775ns (71.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 11.006 - 5.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.724     6.357    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDSE (Prop_fdse_C_Q)         0.419     6.776 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.138     7.914    ddr2/ldc/reset_counter[1]
    SLICE_X89Y82         LUT4 (Prop_lut4_I0_O)        0.299     8.213 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.637     8.850    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.605    11.006    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.351    11.357    
                         clock uncertainty           -0.053    11.304    
    SLICE_X89Y83         FDSE (Setup_fdse_C_CE)      -0.205    11.099    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.099    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.718ns (28.796%)  route 1.775ns (71.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 11.006 - 5.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.724     6.357    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDSE (Prop_fdse_C_Q)         0.419     6.776 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.138     7.914    ddr2/ldc/reset_counter[1]
    SLICE_X89Y82         LUT4 (Prop_lut4_I0_O)        0.299     8.213 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.637     8.850    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.605    11.006    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.351    11.357    
                         clock uncertainty           -0.053    11.304    
    SLICE_X89Y83         FDSE (Setup_fdse_C_CE)      -0.205    11.099    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.099    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.718ns (40.441%)  route 1.057ns (59.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.003ns = ( 11.003 - 5.000 ) 
    Source Clock Delay      (SCD):    6.357ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.724     6.357    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDSE (Prop_fdse_C_Q)         0.419     6.776 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.057     7.833    ddr2/ldc/reset_counter[1]
    SLICE_X87Y81         LUT6 (Prop_lut6_I0_O)        0.299     8.132 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.132    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X87Y81         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.602    11.003    ddr2/ldc/iodelay_clk
    SLICE_X87Y81         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.327    11.330    
                         clock uncertainty           -0.053    11.277    
    SLICE_X87Y81         FDRE (Setup_fdre_C_D)        0.032    11.309    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.309    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.419ns (37.731%)  route 0.691ns (62.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 11.006 - 5.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.723     6.356    ddr2/ldc/iodelay_clk
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDPE (Prop_fdpe_C_Q)         0.419     6.775 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.691     7.466    ddr2/ldc/iodelay_rst
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.605    11.006    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.327    11.333    
                         clock uncertainty           -0.053    11.280    
    SLICE_X89Y83         FDSE (Setup_fdse_C_S)       -0.602    10.678    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.419ns (37.731%)  route 0.691ns (62.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 11.006 - 5.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.723     6.356    ddr2/ldc/iodelay_clk
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDPE (Prop_fdpe_C_Q)         0.419     6.775 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.691     7.466    ddr2/ldc/iodelay_rst
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.605    11.006    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.327    11.333    
                         clock uncertainty           -0.053    11.280    
    SLICE_X89Y83         FDSE (Setup_fdse_C_S)       -0.602    10.678    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.419ns (37.731%)  route 0.691ns (62.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 11.006 - 5.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.723     6.356    ddr2/ldc/iodelay_clk
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDPE (Prop_fdpe_C_Q)         0.419     6.775 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.691     7.466    ddr2/ldc/iodelay_rst
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.605    11.006    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.327    11.333    
                         clock uncertainty           -0.053    11.280    
    SLICE_X89Y83         FDSE (Setup_fdse_C_S)       -0.602    10.678    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.419ns (37.731%)  route 0.691ns (62.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.006ns = ( 11.006 - 5.000 ) 
    Source Clock Delay      (SCD):    6.356ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.723     6.356    ddr2/ldc/iodelay_clk
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDPE (Prop_fdpe_C_Q)         0.419     6.775 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.691     7.466    ddr2/ldc/iodelay_rst
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.605    11.006    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.327    11.333    
                         clock uncertainty           -0.053    11.280    
    SLICE_X89Y83         FDSE (Setup_fdse_C_S)       -0.602    10.678    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  3.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.332%)  route 0.169ns (47.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDSE (Prop_fdse_C_Q)         0.141     2.022 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.169     2.192    ddr2/ldc/reset_counter[2]
    SLICE_X87Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.237 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.237    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X87Y81         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.870     2.430    ddr2/ldc/iodelay_clk
    SLICE_X87Y81         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.536     1.893    
    SLICE_X87Y81         FDRE (Hold_fdre_C_D)         0.092     1.985    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.022%)  route 0.190ns (50.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDSE (Prop_fdse_C_Q)         0.141     2.022 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.213    ddr2/ldc/reset_counter[0]
    SLICE_X89Y83         LUT2 (Prop_lut2_I0_O)        0.042     2.255 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.255    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.881    
    SLICE_X89Y83         FDSE (Hold_fdse_C_D)         0.107     1.988    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.897%)  route 0.192ns (51.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDSE (Prop_fdse_C_Q)         0.141     2.022 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.192     2.215    ddr2/ldc/reset_counter[0]
    SLICE_X89Y83         LUT4 (Prop_lut4_I1_O)        0.043     2.258 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.258    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.881    
    SLICE_X89Y83         FDSE (Hold_fdse_C_D)         0.107     1.988    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.428%)  route 0.190ns (50.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDSE (Prop_fdse_C_Q)         0.141     2.022 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.213    ddr2/ldc/reset_counter[0]
    SLICE_X89Y83         LUT1 (Prop_lut1_I0_O)        0.045     2.258 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.258    ddr2/ldc/reset_counter0[0]
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.881    
    SLICE_X89Y83         FDSE (Hold_fdse_C_D)         0.091     1.972    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.167%)  route 0.192ns (50.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y83         FDSE (Prop_fdse_C_Q)         0.141     2.022 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.192     2.215    ddr2/ldc/reset_counter[0]
    SLICE_X89Y83         LUT3 (Prop_lut3_I1_O)        0.045     2.260 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.260    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.881    
    SLICE_X89Y83         FDSE (Hold_fdse_C_D)         0.092     1.973    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.215%)  route 0.235ns (64.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.601     1.880    ddr2/ldc/iodelay_clk
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDPE (Prop_fdpe_C_Q)         0.128     2.008 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.235     2.244    ddr2/ldc/iodelay_rst
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.895    
    SLICE_X89Y83         FDSE (Hold_fdse_C_S)        -0.071     1.824    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.215%)  route 0.235ns (64.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.601     1.880    ddr2/ldc/iodelay_clk
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDPE (Prop_fdpe_C_Q)         0.128     2.008 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.235     2.244    ddr2/ldc/iodelay_rst
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.895    
    SLICE_X89Y83         FDSE (Hold_fdse_C_S)        -0.071     1.824    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.215%)  route 0.235ns (64.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.601     1.880    ddr2/ldc/iodelay_clk
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDPE (Prop_fdpe_C_Q)         0.128     2.008 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.235     2.244    ddr2/ldc/iodelay_rst
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.895    
    SLICE_X89Y83         FDSE (Hold_fdse_C_S)        -0.071     1.824    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.215%)  route 0.235ns (64.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.601     1.880    ddr2/ldc/iodelay_clk
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDPE (Prop_fdpe_C_Q)         0.128     2.008 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.235     2.244    ddr2/ldc/iodelay_rst
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.872     2.432    ddr2/ldc/iodelay_clk
    SLICE_X89Y83         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.895    
    SLICE_X89Y83         FDSE (Hold_fdse_C_S)        -0.071     1.824    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.751%)  route 0.367ns (72.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.601     1.880    ddr2/ldc/iodelay_clk
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDPE (Prop_fdpe_C_Q)         0.141     2.021 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.367     2.388    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.871     2.431    ddr2/ldc/iodelay_clk
    SLICE_X86Y82         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.550     1.880    
    SLICE_X86Y82         FDPE (Hold_fdpe_C_D)         0.076     1.956    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.432    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y82     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y82     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X87Y81     ddr2/ldc/ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y81     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y82     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y82     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y82     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y81     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y82     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y82     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y83     ddr2/ldc/reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 2.392ns (26.642%)  route 6.586ns (73.358%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 15.912 - 10.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.622     6.255    ddr2/ldc/clk_0
    SLICE_X67Y68         FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456     6.711 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/Q
                         net (fo=2, routed)           0.792     7.503    ddr2/ldc/read_ar_buffer_source_payload_addr[4]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     7.627 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_27/O
                         net (fo=1, routed)           0.000     7.627    ddr2/ldc/storage_2_reg_0_15_0_5_i_27_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.159 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.159    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.273 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.273    ddr2/ldc/storage_2_reg_0_15_6_11_i_7_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.495 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_9/O[0]
                         net (fo=2, routed)           1.077     9.572    ddr2/ldc/read_ar_payload_addr[12]
    SLICE_X66Y80         LUT4 (Prop_lut4_I0_O)        0.299     9.871 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.844    10.716    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.840 r  ddr2/ldc/storage_5_reg_0_15_0_5_i_8/O
                         net (fo=3, routed)           0.797    11.637    ddr2/ldc/storage_5_reg_0_15_0_5_i_8_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.761 r  ddr2/ldc/storage_10_reg_0_i_79/O
                         net (fo=2, routed)           0.681    12.442    ddr2/ldc/storage_10_reg_0_i_79_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.566 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.983    13.548    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.672 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.890    14.562    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y61         LUT3 (Prop_lut3_I2_O)        0.149    14.711 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.522    15.233    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X68Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.511    15.912    ddr2/ldc/clk_0
    SLICE_X68Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[5]/C
                         clock pessimism              0.311    16.223    
                         clock uncertainty           -0.057    16.166    
    SLICE_X68Y58         FDRE (Setup_fdre_C_R)       -0.637    15.529    ddr2/ldc/read_beat_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 2.392ns (26.642%)  route 6.586ns (73.358%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 15.912 - 10.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.622     6.255    ddr2/ldc/clk_0
    SLICE_X67Y68         FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456     6.711 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/Q
                         net (fo=2, routed)           0.792     7.503    ddr2/ldc/read_ar_buffer_source_payload_addr[4]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     7.627 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_27/O
                         net (fo=1, routed)           0.000     7.627    ddr2/ldc/storage_2_reg_0_15_0_5_i_27_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.159 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.159    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.273 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.273    ddr2/ldc/storage_2_reg_0_15_6_11_i_7_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.495 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_9/O[0]
                         net (fo=2, routed)           1.077     9.572    ddr2/ldc/read_ar_payload_addr[12]
    SLICE_X66Y80         LUT4 (Prop_lut4_I0_O)        0.299     9.871 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.844    10.716    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.840 r  ddr2/ldc/storage_5_reg_0_15_0_5_i_8/O
                         net (fo=3, routed)           0.797    11.637    ddr2/ldc/storage_5_reg_0_15_0_5_i_8_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.761 r  ddr2/ldc/storage_10_reg_0_i_79/O
                         net (fo=2, routed)           0.681    12.442    ddr2/ldc/storage_10_reg_0_i_79_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.566 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.983    13.548    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.672 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.890    14.562    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y61         LUT3 (Prop_lut3_I2_O)        0.149    14.711 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.522    15.233    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X68Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.511    15.912    ddr2/ldc/clk_0
    SLICE_X68Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[7]/C
                         clock pessimism              0.311    16.223    
                         clock uncertainty           -0.057    16.166    
    SLICE_X68Y58         FDRE (Setup_fdre_C_R)       -0.637    15.529    ddr2/ldc/read_beat_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 2.392ns (26.655%)  route 6.582ns (73.345%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 15.912 - 10.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.622     6.255    ddr2/ldc/clk_0
    SLICE_X67Y68         FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456     6.711 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/Q
                         net (fo=2, routed)           0.792     7.503    ddr2/ldc/read_ar_buffer_source_payload_addr[4]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     7.627 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_27/O
                         net (fo=1, routed)           0.000     7.627    ddr2/ldc/storage_2_reg_0_15_0_5_i_27_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.159 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.159    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.273 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.273    ddr2/ldc/storage_2_reg_0_15_6_11_i_7_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.495 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_9/O[0]
                         net (fo=2, routed)           1.077     9.572    ddr2/ldc/read_ar_payload_addr[12]
    SLICE_X66Y80         LUT4 (Prop_lut4_I0_O)        0.299     9.871 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.844    10.716    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.840 r  ddr2/ldc/storage_5_reg_0_15_0_5_i_8/O
                         net (fo=3, routed)           0.797    11.637    ddr2/ldc/storage_5_reg_0_15_0_5_i_8_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.761 r  ddr2/ldc/storage_10_reg_0_i_79/O
                         net (fo=2, routed)           0.681    12.442    ddr2/ldc/storage_10_reg_0_i_79_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.566 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.983    13.548    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.672 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.890    14.562    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y61         LUT3 (Prop_lut3_I2_O)        0.149    14.711 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.517    15.229    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X69Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.511    15.912    ddr2/ldc/clk_0
    SLICE_X69Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[0]/C
                         clock pessimism              0.311    16.223    
                         clock uncertainty           -0.057    16.166    
    SLICE_X69Y58         FDRE (Setup_fdre_C_R)       -0.637    15.529    ddr2/ldc/read_beat_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -15.229    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 2.392ns (26.655%)  route 6.582ns (73.345%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 15.912 - 10.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.622     6.255    ddr2/ldc/clk_0
    SLICE_X67Y68         FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456     6.711 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/Q
                         net (fo=2, routed)           0.792     7.503    ddr2/ldc/read_ar_buffer_source_payload_addr[4]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     7.627 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_27/O
                         net (fo=1, routed)           0.000     7.627    ddr2/ldc/storage_2_reg_0_15_0_5_i_27_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.159 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.159    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.273 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.273    ddr2/ldc/storage_2_reg_0_15_6_11_i_7_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.495 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_9/O[0]
                         net (fo=2, routed)           1.077     9.572    ddr2/ldc/read_ar_payload_addr[12]
    SLICE_X66Y80         LUT4 (Prop_lut4_I0_O)        0.299     9.871 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.844    10.716    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.840 r  ddr2/ldc/storage_5_reg_0_15_0_5_i_8/O
                         net (fo=3, routed)           0.797    11.637    ddr2/ldc/storage_5_reg_0_15_0_5_i_8_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.761 r  ddr2/ldc/storage_10_reg_0_i_79/O
                         net (fo=2, routed)           0.681    12.442    ddr2/ldc/storage_10_reg_0_i_79_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.566 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.983    13.548    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.672 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.890    14.562    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y61         LUT3 (Prop_lut3_I2_O)        0.149    14.711 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.517    15.229    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X69Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.511    15.912    ddr2/ldc/clk_0
    SLICE_X69Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[1]/C
                         clock pessimism              0.311    16.223    
                         clock uncertainty           -0.057    16.166    
    SLICE_X69Y58         FDRE (Setup_fdre_C_R)       -0.637    15.529    ddr2/ldc/read_beat_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -15.229    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 2.392ns (26.655%)  route 6.582ns (73.345%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 15.912 - 10.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.622     6.255    ddr2/ldc/clk_0
    SLICE_X67Y68         FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456     6.711 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/Q
                         net (fo=2, routed)           0.792     7.503    ddr2/ldc/read_ar_buffer_source_payload_addr[4]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     7.627 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_27/O
                         net (fo=1, routed)           0.000     7.627    ddr2/ldc/storage_2_reg_0_15_0_5_i_27_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.159 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.159    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.273 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.273    ddr2/ldc/storage_2_reg_0_15_6_11_i_7_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.495 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_9/O[0]
                         net (fo=2, routed)           1.077     9.572    ddr2/ldc/read_ar_payload_addr[12]
    SLICE_X66Y80         LUT4 (Prop_lut4_I0_O)        0.299     9.871 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.844    10.716    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.840 r  ddr2/ldc/storage_5_reg_0_15_0_5_i_8/O
                         net (fo=3, routed)           0.797    11.637    ddr2/ldc/storage_5_reg_0_15_0_5_i_8_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.761 r  ddr2/ldc/storage_10_reg_0_i_79/O
                         net (fo=2, routed)           0.681    12.442    ddr2/ldc/storage_10_reg_0_i_79_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.566 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.983    13.548    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.672 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.890    14.562    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y61         LUT3 (Prop_lut3_I2_O)        0.149    14.711 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.517    15.229    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X69Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.511    15.912    ddr2/ldc/clk_0
    SLICE_X69Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[2]/C
                         clock pessimism              0.311    16.223    
                         clock uncertainty           -0.057    16.166    
    SLICE_X69Y58         FDRE (Setup_fdre_C_R)       -0.637    15.529    ddr2/ldc/read_beat_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -15.229    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 2.392ns (26.655%)  route 6.582ns (73.345%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 15.912 - 10.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.622     6.255    ddr2/ldc/clk_0
    SLICE_X67Y68         FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456     6.711 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/Q
                         net (fo=2, routed)           0.792     7.503    ddr2/ldc/read_ar_buffer_source_payload_addr[4]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     7.627 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_27/O
                         net (fo=1, routed)           0.000     7.627    ddr2/ldc/storage_2_reg_0_15_0_5_i_27_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.159 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.159    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.273 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.273    ddr2/ldc/storage_2_reg_0_15_6_11_i_7_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.495 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_9/O[0]
                         net (fo=2, routed)           1.077     9.572    ddr2/ldc/read_ar_payload_addr[12]
    SLICE_X66Y80         LUT4 (Prop_lut4_I0_O)        0.299     9.871 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.844    10.716    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.840 r  ddr2/ldc/storage_5_reg_0_15_0_5_i_8/O
                         net (fo=3, routed)           0.797    11.637    ddr2/ldc/storage_5_reg_0_15_0_5_i_8_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.761 r  ddr2/ldc/storage_10_reg_0_i_79/O
                         net (fo=2, routed)           0.681    12.442    ddr2/ldc/storage_10_reg_0_i_79_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.566 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.983    13.548    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.672 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.890    14.562    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y61         LUT3 (Prop_lut3_I2_O)        0.149    14.711 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.517    15.229    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X69Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.511    15.912    ddr2/ldc/clk_0
    SLICE_X69Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[3]/C
                         clock pessimism              0.311    16.223    
                         clock uncertainty           -0.057    16.166    
    SLICE_X69Y58         FDRE (Setup_fdre_C_R)       -0.637    15.529    ddr2/ldc/read_beat_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -15.229    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 2.392ns (26.655%)  route 6.582ns (73.345%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 15.912 - 10.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.622     6.255    ddr2/ldc/clk_0
    SLICE_X67Y68         FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456     6.711 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/Q
                         net (fo=2, routed)           0.792     7.503    ddr2/ldc/read_ar_buffer_source_payload_addr[4]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     7.627 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_27/O
                         net (fo=1, routed)           0.000     7.627    ddr2/ldc/storage_2_reg_0_15_0_5_i_27_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.159 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.159    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.273 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.273    ddr2/ldc/storage_2_reg_0_15_6_11_i_7_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.495 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_9/O[0]
                         net (fo=2, routed)           1.077     9.572    ddr2/ldc/read_ar_payload_addr[12]
    SLICE_X66Y80         LUT4 (Prop_lut4_I0_O)        0.299     9.871 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.844    10.716    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.840 r  ddr2/ldc/storage_5_reg_0_15_0_5_i_8/O
                         net (fo=3, routed)           0.797    11.637    ddr2/ldc/storage_5_reg_0_15_0_5_i_8_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.761 r  ddr2/ldc/storage_10_reg_0_i_79/O
                         net (fo=2, routed)           0.681    12.442    ddr2/ldc/storage_10_reg_0_i_79_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.566 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.983    13.548    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.672 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.890    14.562    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y61         LUT3 (Prop_lut3_I2_O)        0.149    14.711 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.517    15.229    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X69Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.511    15.912    ddr2/ldc/clk_0
    SLICE_X69Y58         FDRE                                         r  ddr2/ldc/read_beat_count_reg[4]/C
                         clock pessimism              0.311    16.223    
                         clock uncertainty           -0.057    16.166    
    SLICE_X69Y58         FDRE (Setup_fdre_C_R)       -0.637    15.529    ddr2/ldc/read_beat_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -15.229    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/read_beat_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 2.392ns (26.977%)  route 6.475ns (73.023%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 15.910 - 10.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.622     6.255    ddr2/ldc/clk_0
    SLICE_X67Y68         FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.456     6.711 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[4]/Q
                         net (fo=2, routed)           0.792     7.503    ddr2/ldc/read_ar_buffer_source_payload_addr[4]
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.124     7.627 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_27/O
                         net (fo=1, routed)           0.000     7.627    ddr2/ldc/storage_2_reg_0_15_0_5_i_27_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.159 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.159    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.273 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.273    ddr2/ldc/storage_2_reg_0_15_6_11_i_7_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.495 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_9/O[0]
                         net (fo=2, routed)           1.077     9.572    ddr2/ldc/read_ar_payload_addr[12]
    SLICE_X66Y80         LUT4 (Prop_lut4_I0_O)        0.299     9.871 f  ddr2/ldc/storage_3_reg_0_15_0_5_i_11/O
                         net (fo=7, routed)           0.844    10.716    ddr2/ldc/storage_3_reg_0_15_0_5_i_11_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.840 r  ddr2/ldc/storage_5_reg_0_15_0_5_i_8/O
                         net (fo=3, routed)           0.797    11.637    ddr2/ldc/storage_5_reg_0_15_0_5_i_8_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.761 r  ddr2/ldc/storage_10_reg_0_i_79/O
                         net (fo=2, routed)           0.681    12.442    ddr2/ldc/storage_10_reg_0_i_79_n_0
    SLICE_X66Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.566 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.983    13.548    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.672 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.890    14.562    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y61         LUT3 (Prop_lut3_I2_O)        0.149    14.711 r  ddr2/ldc/read_beat_count[7]_i_1/O
                         net (fo=8, routed)           0.410    15.121    ddr2/ldc/read_beat_count[7]_i_1_n_0
    SLICE_X68Y61         FDRE                                         r  ddr2/ldc/read_beat_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.509    15.910    ddr2/ldc/clk_0
    SLICE_X68Y61         FDRE                                         r  ddr2/ldc/read_beat_count_reg[6]/C
                         clock pessimism              0.311    16.221    
                         clock uncertainty           -0.057    16.164    
    SLICE_X68Y61         FDRE (Setup_fdre_C_R)       -0.637    15.527    ddr2/ldc/read_beat_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.527    
                         arrival time                         -15.121    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 2.881ns (31.439%)  route 6.283ns (68.561%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 15.898 - 10.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.707     6.340    ddr2/ldc/clk_0
    SLICE_X81Y72         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     6.759 r  ddr2/ldc/sdram_bankmachine6_row_reg[3]/Q
                         net (fo=1, routed)           0.940     7.699    ddr2/ldc/sdram_bankmachine6_row_reg_n_0_[3]
    SLICE_X80Y71         LUT6 (Prop_lut6_I1_O)        0.296     7.995 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_12/O
                         net (fo=1, routed)           0.000     7.995    ddr2/ldc/subfragments_bankmachine6_state[2]_i_12_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.528 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.528    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_7_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.782 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_4/CO[0]
                         net (fo=7, routed)           0.903     9.684    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X82Y66         LUT6 (Prop_lut6_I3_O)        0.367    10.051 f  ddr2/ldc/sdram_choose_req_grant[2]_i_22/O
                         net (fo=1, routed)           0.433    10.484    ddr2/ldc/sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X82Y66         LUT5 (Prop_lut5_I4_O)        0.124    10.608 f  ddr2/ldc/sdram_choose_req_grant[2]_i_8/O
                         net (fo=7, routed)           1.119    11.727    ddr2/ldc/sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X77Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.851 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    11.851    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X77Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    12.068 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.353    12.421    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X77Y66         LUT6 (Prop_lut6_I5_O)        0.299    12.720 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          0.971    13.691    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.815 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.748    14.564    ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_do_read
    SLICE_X66Y74         LUT2 (Prop_lut2_I1_O)        0.124    14.688 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.816    15.504    ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497    15.898    ddr2/ldc/clk_0
    SLICE_X62Y77         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.311    16.209    
                         clock uncertainty           -0.057    16.152    
    SLICE_X62Y77         FDRE (Setup_fdre_C_CE)      -0.169    15.983    ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         15.983    
                         arrival time                         -15.504    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine6_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 2.881ns (31.439%)  route 6.283ns (68.561%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 15.898 - 10.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.707     6.340    ddr2/ldc/clk_0
    SLICE_X81Y72         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDRE (Prop_fdre_C_Q)         0.419     6.759 r  ddr2/ldc/sdram_bankmachine6_row_reg[3]/Q
                         net (fo=1, routed)           0.940     7.699    ddr2/ldc/sdram_bankmachine6_row_reg_n_0_[3]
    SLICE_X80Y71         LUT6 (Prop_lut6_I1_O)        0.296     7.995 r  ddr2/ldc/subfragments_bankmachine6_state[2]_i_12/O
                         net (fo=1, routed)           0.000     7.995    ddr2/ldc/subfragments_bankmachine6_state[2]_i_12_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.528 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.528    ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_7_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.782 r  ddr2/ldc/subfragments_bankmachine6_state_reg[2]_i_4/CO[0]
                         net (fo=7, routed)           0.903     9.684    ddr2/ldc/sdram_bankmachine6_row_hit
    SLICE_X82Y66         LUT6 (Prop_lut6_I3_O)        0.367    10.051 f  ddr2/ldc/sdram_choose_req_grant[2]_i_22/O
                         net (fo=1, routed)           0.433    10.484    ddr2/ldc/sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X82Y66         LUT5 (Prop_lut5_I4_O)        0.124    10.608 f  ddr2/ldc/sdram_choose_req_grant[2]_i_8/O
                         net (fo=7, routed)           1.119    11.727    ddr2/ldc/sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X77Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.851 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    11.851    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X77Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    12.068 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.353    12.421    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X77Y66         LUT6 (Prop_lut6_I5_O)        0.299    12.720 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          0.971    13.691    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X66Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.815 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.748    14.564    ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_do_read
    SLICE_X66Y74         LUT2 (Prop_lut2_I1_O)        0.124    14.688 r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.816    15.504    ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.497    15.898    ddr2/ldc/clk_0
    SLICE_X62Y77         FDRE                                         r  ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.311    16.209    
                         clock uncertainty           -0.057    16.152    
    SLICE_X62Y77         FDRE (Setup_fdre_C_CE)      -0.169    15.983    ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         15.983    
                         arrival time                         -15.504    
  -------------------------------------------------------------------
                         slack                                  0.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.053%)  route 0.286ns (66.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X79Y59         FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y59         FDRE (Prop_fdre_C_Q)         0.141     2.019 r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.286     2.305    ddr2/ldc/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X80Y58         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    ddr2/ldc/storage_1_reg_0_15_6_9/WCLK
    SLICE_X80Y58         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.514     1.918    
    SLICE_X80Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.228    ddr2/ldc/storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.053%)  route 0.286ns (66.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X79Y59         FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y59         FDRE (Prop_fdre_C_Q)         0.141     2.019 r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.286     2.305    ddr2/ldc/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X80Y58         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    ddr2/ldc/storage_1_reg_0_15_6_9/WCLK
    SLICE_X80Y58         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.514     1.918    
    SLICE_X80Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.228    ddr2/ldc/storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.053%)  route 0.286ns (66.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X79Y59         FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y59         FDRE (Prop_fdre_C_Q)         0.141     2.019 r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.286     2.305    ddr2/ldc/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X80Y58         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    ddr2/ldc/storage_1_reg_0_15_6_9/WCLK
    SLICE_X80Y58         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.514     1.918    
    SLICE_X80Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.228    ddr2/ldc/storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.053%)  route 0.286ns (66.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X79Y59         FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y59         FDRE (Prop_fdre_C_Q)         0.141     2.019 r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.286     2.305    ddr2/ldc/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X80Y58         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    ddr2/ldc/storage_1_reg_0_15_6_9/WCLK
    SLICE_X80Y58         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.514     1.918    
    SLICE_X80Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.228    ddr2/ldc/storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.053%)  route 0.286ns (66.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X79Y59         FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y59         FDRE (Prop_fdre_C_Q)         0.141     2.019 r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.286     2.305    ddr2/ldc/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X80Y58         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    ddr2/ldc/storage_1_reg_0_15_6_9/WCLK
    SLICE_X80Y58         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.514     1.918    
    SLICE_X80Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.228    ddr2/ldc/storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.053%)  route 0.286ns (66.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X79Y59         FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y59         FDRE (Prop_fdre_C_Q)         0.141     2.019 r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.286     2.305    ddr2/ldc/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X80Y58         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    ddr2/ldc/storage_1_reg_0_15_6_9/WCLK
    SLICE_X80Y58         RAMD32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.514     1.918    
    SLICE_X80Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.228    ddr2/ldc/storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.053%)  route 0.286ns (66.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X79Y59         FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y59         FDRE (Prop_fdre_C_Q)         0.141     2.019 r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.286     2.305    ddr2/ldc/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X80Y58         RAMS32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    ddr2/ldc/storage_1_reg_0_15_6_9/WCLK
    SLICE_X80Y58         RAMS32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.514     1.918    
    SLICE_X80Y58         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.228    ddr2/ldc/storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.053%)  route 0.286ns (66.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     1.878    ddr2/ldc/clk_0
    SLICE_X79Y59         FDRE                                         r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y59         FDRE (Prop_fdre_C_Q)         0.141     2.019 r  ddr2/ldc/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.286     2.305    ddr2/ldc/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X80Y58         RAMS32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    ddr2/ldc/storage_1_reg_0_15_6_9/WCLK
    SLICE_X80Y58         RAMS32                                       r  ddr2/ldc/storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.514     1.918    
    SLICE_X80Y58         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.228    ddr2/ldc/storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_resp_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_12_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.618%)  route 0.291ns (67.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.593     1.872    ddr2/ldc/clk_0
    SLICE_X72Y88         FDRE                                         r  ddr2/ldc/write_resp_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.141     2.013 r  ddr2/ldc/write_resp_buffer_produce_reg[0]/Q
                         net (fo=20, routed)          0.291     2.305    ddr2/ldc/storage_12_reg_0_15_0_5/ADDRD0
    SLICE_X74Y87         RAMD32                                       r  ddr2/ldc/storage_12_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.866     2.426    ddr2/ldc/storage_12_reg_0_15_0_5/WCLK
    SLICE_X74Y87         RAMD32                                       r  ddr2/ldc/storage_12_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.514     1.911    
    SLICE_X74Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.221    ddr2/ldc/storage_12_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_resp_buffer_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_12_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.618%)  route 0.291ns (67.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.593     1.872    ddr2/ldc/clk_0
    SLICE_X72Y88         FDRE                                         r  ddr2/ldc/write_resp_buffer_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.141     2.013 r  ddr2/ldc/write_resp_buffer_produce_reg[0]/Q
                         net (fo=20, routed)          0.291     2.305    ddr2/ldc/storage_12_reg_0_15_0_5/ADDRD0
    SLICE_X74Y87         RAMD32                                       r  ddr2/ldc/storage_12_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.866     2.426    ddr2/ldc/storage_12_reg_0_15_0_5/WCLK
    SLICE_X74Y87         RAMD32                                       r  ddr2/ldc/storage_12_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.514     1.911    
    SLICE_X74Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.221    ddr2/ldc/storage_12_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y38    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y32    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y32    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y38    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14    ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15    ddr2/ldc/mem_1_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y71    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y71    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y71    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y71    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y71    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y71    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y71    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y71    ddr2/ldc/data_mem_grain4_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y80    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y80    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y80    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y80    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y80    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y80    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y80    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y80    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :          913  Failing Endpoints,  Worst Slack       -1.434ns,  Total Violation     -558.714ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.434ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.497ns  (logic 4.484ns (20.858%)  route 17.013ns (79.142%))
  Logic Levels:           28  (CARRY4=6 LUT3=1 LUT4=4 LUT5=4 LUT6=13)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.860ns = ( 29.860 - 20.000 ) 
    Source Clock Delay      (SCD):    10.288ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.626    10.288    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X8Y76          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.518    10.806 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=25, routed)          0.827    11.633    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]_6
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.124    11.757 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___73_i_1/O
                         net (fo=12, routed)          0.561    12.318    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[0]_5
    SLICE_X7Y76          LUT5 (Prop_lut5_I4_O)        0.124    12.442 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_3/O
                         net (fo=3, routed)           0.180    12.622    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[6]_2
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    12.746 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_1/O
                         net (fo=8, routed)           1.049    13.795    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[13]_1
    SLICE_X6Y83          LUT6 (Prop_lut6_I5_O)        0.124    13.919 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___57_i_3/O
                         net (fo=6, routed)           0.764    14.683    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[17]_2
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.124    14.807 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[0]_i_3__31/O
                         net (fo=3, routed)           0.434    15.241    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_1
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124    15.365 r  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[30]_i_3__19/O
                         net (fo=98, routed)          1.867    17.232    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[5]_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124    17.356 f  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__17/O
                         net (fo=12, routed)          1.472    18.828    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_7__2_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124    18.952 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_15__0/O
                         net (fo=1, routed)           0.495    19.447    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_15__0_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    19.571 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_7__2/O
                         net (fo=2, routed)           0.594    20.165    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_7__2_n_0
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.124    20.289 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[6]_i_3__8/O
                         net (fo=3, routed)           0.872    21.161    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[8]_1
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.124    21.285 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[10]_i_3__10/O
                         net (fo=7, routed)           0.792    22.077    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_14
    SLICE_X61Y25         LUT4 (Prop_lut4_I3_O)        0.124    22.201 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__28/O
                         net (fo=30, routed)          0.695    22.896    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    23.020 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__26/O
                         net (fo=44, routed)          0.918    23.938    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[2]_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    24.062 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10/O
                         net (fo=8, routed)           0.528    24.590    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I3_O)        0.124    24.714 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__9/O
                         net (fo=33, routed)          0.576    25.290    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[3]_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.124    25.414 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_1__44/O
                         net (fo=42, routed)          0.839    26.253    swervolf/swerv_eh1/swerv/dec/tlu/freeff/lsu_exc_valid_e4
    SLICE_X55Y28         LUT6 (Prop_lut6_I2_O)        0.124    26.377 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__9/O
                         net (fo=41, routed)          0.964    27.341    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[2]_4
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.124    27.465 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[11]_i_5__4/O
                         net (fo=10, routed)          0.694    28.160    swervolf/swerv_eh1/swerv/dec/tlu/mip_ff/dout_reg[8]_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    28.284 r  swervolf/swerv_eh1/swerv/dec/tlu/mip_ff/dout[8]_i_2__26/O
                         net (fo=2, routed)           0.636    28.919    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0_1
    SLICE_X60Y37         LUT4 (Prop_lut4_I2_O)        0.124    29.043 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__1/O
                         net (fo=1, routed)           0.000    29.043    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__1_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.423 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    29.423    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.540 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.540    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.657 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.657    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.774 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.774    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_11_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.891 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.891    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.110 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[23]_i_11/O[0]
                         net (fo=1, routed)           0.455    30.566    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[19]
    SLICE_X61Y42         LUT6 (Prop_lut6_I5_O)        0.295    30.861 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[20]_i_8/O
                         net (fo=1, routed)           0.800    31.661    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[20]_3
    SLICE_X56Y37         LUT6 (Prop_lut6_I3_O)        0.124    31.785 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[20]_i_1__46_comp_1/O
                         net (fo=1, routed)           0.000    31.785    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[20]
    SLICE_X56Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.663    29.860    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X56Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[20]/C
                         clock pessimism              0.472    30.332    
                         clock uncertainty           -0.062    30.270    
    SLICE_X56Y37         FDCE (Setup_fdce_C_D)        0.081    30.351    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         30.351    
                         arrival time                         -31.785    
  -------------------------------------------------------------------
                         slack                                 -1.434    

Slack (VIOLATED) :        -1.379ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.384ns  (logic 4.140ns (19.361%)  route 17.244ns (80.639%))
  Logic Levels:           25  (CARRY4=2 LUT3=1 LUT4=4 LUT5=4 LUT6=14)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.851ns = ( 29.851 - 20.000 ) 
    Source Clock Delay      (SCD):    10.288ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.626    10.288    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X8Y76          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.518    10.806 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=25, routed)          0.827    11.633    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]_6
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.124    11.757 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___73_i_1/O
                         net (fo=12, routed)          0.561    12.318    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[0]_5
    SLICE_X7Y76          LUT5 (Prop_lut5_I4_O)        0.124    12.442 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_3/O
                         net (fo=3, routed)           0.180    12.622    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[6]_2
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    12.746 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_1/O
                         net (fo=8, routed)           1.049    13.795    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[13]_1
    SLICE_X6Y83          LUT6 (Prop_lut6_I5_O)        0.124    13.919 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___57_i_3/O
                         net (fo=6, routed)           0.764    14.683    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[17]_2
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.124    14.807 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[0]_i_3__31/O
                         net (fo=3, routed)           0.434    15.241    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_1
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124    15.365 r  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[30]_i_3__19/O
                         net (fo=98, routed)          1.867    17.232    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[5]_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124    17.356 f  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__17/O
                         net (fo=12, routed)          1.472    18.828    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_7__2_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124    18.952 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_15__0/O
                         net (fo=1, routed)           0.495    19.447    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_15__0_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    19.571 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_7__2/O
                         net (fo=2, routed)           0.594    20.165    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_7__2_n_0
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.124    20.289 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[6]_i_3__8/O
                         net (fo=3, routed)           0.872    21.161    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[8]_1
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.124    21.285 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[10]_i_3__10/O
                         net (fo=7, routed)           0.792    22.077    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_14
    SLICE_X61Y25         LUT4 (Prop_lut4_I3_O)        0.124    22.201 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__28/O
                         net (fo=30, routed)          0.695    22.896    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    23.020 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__26/O
                         net (fo=44, routed)          0.918    23.938    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[2]_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    24.062 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10/O
                         net (fo=8, routed)           0.528    24.590    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I3_O)        0.124    24.714 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__9/O
                         net (fo=33, routed)          0.576    25.290    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[3]_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.124    25.414 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_1__44/O
                         net (fo=42, routed)          0.839    26.253    swervolf/swerv_eh1/swerv/dec/tlu/freeff/lsu_exc_valid_e4
    SLICE_X55Y28         LUT6 (Prop_lut6_I2_O)        0.124    26.377 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__9/O
                         net (fo=41, routed)          0.964    27.341    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[2]_4
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.124    27.465 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[11]_i_5__4/O
                         net (fo=10, routed)          0.694    28.160    swervolf/swerv_eh1/swerv/dec/tlu/mip_ff/dout_reg[8]_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    28.284 r  swervolf/swerv_eh1/swerv/dec/tlu/mip_ff/dout[8]_i_2__26/O
                         net (fo=2, routed)           0.636    28.919    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0_1
    SLICE_X60Y37         LUT4 (Prop_lut4_I2_O)        0.124    29.043 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__1/O
                         net (fo=1, routed)           0.000    29.043    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__1_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.423 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    29.423    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.642 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13/O[0]
                         net (fo=1, routed)           0.455    30.098    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[3]
    SLICE_X61Y38         LUT6 (Prop_lut6_I5_O)        0.295    30.393 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[4]_i_10__2/O
                         net (fo=1, routed)           0.723    31.116    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[4]_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124    31.240 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[4]_i_4__9/O
                         net (fo=1, routed)           0.307    31.547    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[4]_6
    SLICE_X55Y28         LUT6 (Prop_lut6_I3_O)        0.124    31.671 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[4]_i_1__62/O
                         net (fo=1, routed)           0.000    31.671    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[4]
    SLICE_X55Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.654    29.851    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X55Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[4]/C
                         clock pessimism              0.472    30.323    
                         clock uncertainty           -0.062    30.261    
    SLICE_X55Y28         FDCE (Setup_fdce_C_D)        0.031    30.292    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         30.292    
                         arrival time                         -31.671    
  -------------------------------------------------------------------
                         slack                                 -1.379    

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.430ns  (logic 4.482ns (20.915%)  route 16.948ns (79.085%))
  Logic Levels:           27  (CARRY4=5 LUT3=2 LUT4=4 LUT5=4 LUT6=12)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 29.866 - 20.000 ) 
    Source Clock Delay      (SCD):    10.288ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.626    10.288    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X8Y76          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.518    10.806 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=25, routed)          0.827    11.633    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[3]_6
    SLICE_X8Y77          LUT4 (Prop_lut4_I2_O)        0.124    11.757 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___73_i_1/O
                         net (fo=12, routed)          0.561    12.318    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[0]_5
    SLICE_X7Y76          LUT5 (Prop_lut5_I4_O)        0.124    12.442 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_3/O
                         net (fo=3, routed)           0.180    12.622    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[6]_2
    SLICE_X7Y76          LUT6 (Prop_lut6_I5_O)        0.124    12.746 f  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___67_i_1/O
                         net (fo=8, routed)           1.049    13.795    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[13]_1
    SLICE_X6Y83          LUT6 (Prop_lut6_I5_O)        0.124    13.919 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/i___57_i_3/O
                         net (fo=6, routed)           0.764    14.683    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[17]_2
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.124    14.807 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[0]_i_3__31/O
                         net (fo=3, routed)           0.434    15.241    swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout_reg[0]_1
    SLICE_X3Y81          LUT5 (Prop_lut5_I1_O)        0.124    15.365 r  swervolf/swerv_eh1/swerv/exu/div_e1/countff/dout[30]_i_3__19/O
                         net (fo=98, routed)          1.867    17.232    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[5]_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124    17.356 f  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[1]_i_3__17/O
                         net (fo=12, routed)          1.472    18.828    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_7__2_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124    18.952 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_15__0/O
                         net (fo=1, routed)           0.495    19.447    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_15__0_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    19.571 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_7__2/O
                         net (fo=2, routed)           0.594    20.165    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[7]_i_7__2_n_0
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.124    20.289 r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t0_ff/dout[6]_i_3__8/O
                         net (fo=3, routed)           0.872    21.161    swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout_reg[8]_1
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.124    21.285 f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata1_t2_ff/dout[10]_i_3__10/O
                         net (fo=7, routed)           0.792    22.077    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[1]_14
    SLICE_X61Y25         LUT4 (Prop_lut4_I3_O)        0.124    22.201 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__28/O
                         net (fo=30, routed)          0.695    22.896    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[17]_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124    23.020 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_2__26/O
                         net (fo=44, routed)          0.918    23.938    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[2]_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124    24.062 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10/O
                         net (fo=8, routed)           0.528    24.590    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__10_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I3_O)        0.124    24.714 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_4__9/O
                         net (fo=33, routed)          0.576    25.290    swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout_reg[3]_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.124    25.414 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[1]_i_1__44/O
                         net (fo=42, routed)          0.839    26.253    swervolf/swerv_eh1/swerv/dec/tlu/freeff/lsu_exc_valid_e4
    SLICE_X55Y28         LUT6 (Prop_lut6_I2_O)        0.124    26.377 f  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[2]_i_3__9/O
                         net (fo=41, routed)          0.964    27.341    swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout_reg[2]_4
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.124    27.465 r  swervolf/swerv_eh1/swerv/dec/tlu/halt_ff/dout[11]_i_5__4/O
                         net (fo=10, routed)          0.694    28.160    swervolf/swerv_eh1/swerv/dec/tlu/mip_ff/dout_reg[8]_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    28.284 r  swervolf/swerv_eh1/swerv/dec/tlu/mip_ff/dout[8]_i_2__26/O
                         net (fo=2, routed)           0.636    28.919    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0_1
    SLICE_X60Y37         LUT4 (Prop_lut4_I2_O)        0.124    29.043 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__1/O
                         net (fo=1, routed)           0.000    29.043    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout[3]_i_13__1_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.423 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    29.423    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[3]_i_11__0_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.540 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.540    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[7]_i_13_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.657 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.657    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[11]_i_11_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.774 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.774    swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[15]_i_11_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.097 r  swervolf/swerv_eh1/swerv/dec/tlu/mtvec_ff/genblock.dff/dffs/dout_reg[19]_i_11/O[1]
                         net (fo=1, routed)           0.458    30.555    swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/interrupt_path1[16]
    SLICE_X61Y42         LUT6 (Prop_lut6_I5_O)        0.306    30.861 r  swervolf/swerv_eh1/swerv/dec/tlu/reset_ff/dout[17]_i_9__2/O
                         net (fo=1, routed)           0.732    31.593    swervolf/swerv_eh1/swerv/dec/tlu/freeff/o_nmi_vec_reg[18]_alias
    SLICE_X58Y40         LUT3 (Prop_lut3_I1_O)        0.124    31.717 r  swervolf/swerv_eh1/swerv/dec/tlu/freeff/dout[17]_i_1__49_comp/O
                         net (fo=1, routed)           0.000    31.717    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/D[17]
    SLICE_X58Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.669    29.866    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/clk_core_BUFG
    SLICE_X58Y40         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[17]/C
                         clock pessimism              0.472    30.338    
                         clock uncertainty           -0.062    30.276    
    SLICE_X58Y40         FDCE (Setup_fdce_C_D)        0.081    30.357    swervolf/swerv_eh1/swerv/dec/tlu/flush_lower_ff/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         30.357    
                         arrival time                         -31.717    
  -------------------------------------------------------------------
                         slack                                 -1.360    

Slack (VIOLATED) :        -1.332ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.022ns  (logic 3.238ns (15.403%)  route 17.784ns (84.597%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=1 LUT4=5 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.875ns = ( 29.875 - 20.000 ) 
    Source Clock Delay      (SCD):    10.471ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.809    10.471    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X11Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.456    10.927 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/Q
                         net (fo=3, routed)           0.965    11.892    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/stbuf_fwddata_lo_dc3[26]
    SLICE_X16Y30         LUT4 (Prop_lut4_I0_O)        0.124    12.016 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.460    12.476    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X16Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.600 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__15/O
                         net (fo=2, routed)           1.052    13.651    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_rep_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.775 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__39/O
                         net (fo=1, routed)           1.121    14.897    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/lsu_ld_data_dc3[2]
    SLICE_X15Y67         LUT6 (Prop_lut6_I0_O)        0.124    15.021 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout[2]_i_2__38/O
                         net (fo=13, routed)          1.185    16.206    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X35Y55         LUT4 (Prop_lut4_I2_O)        0.124    16.330 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.330    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_3[2]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.578 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=19, routed)          1.202    17.780    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.302    18.082 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout[56]_i_114/O
                         net (fo=2, routed)           0.880    18.962    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_62
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.124    19.086 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_86/O
                         net (fo=2, routed)           0.505    19.591    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_38
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.124    19.715 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_87/O
                         net (fo=2, routed)           0.448    20.163    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_38
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.124    20.287 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_63/O
                         net (fo=1, routed)           1.917    22.204    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_26_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    22.328 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_38/O
                         net (fo=3, routed)           0.874    23.202    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.124    23.326 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[56]_i_43/O
                         net (fo=6, routed)           0.597    23.923    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X51Y43         LUT4 (Prop_lut4_I2_O)        0.124    24.047 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_27/O
                         net (fo=2, routed)           0.320    24.367    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_1
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    24.491 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19/O
                         net (fo=1, routed)           0.338    24.829    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.953 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6/O
                         net (fo=5, routed)           1.176    26.129    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    26.253 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=41, routed)          0.852    27.105    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X38Y25         LUT6 (Prop_lut6_I2_O)        0.124    27.229 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.908    28.137    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124    28.261 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.424    28.685    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X41Y23         LUT5 (Prop_lut5_I0_O)        0.124    28.809 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.091    29.900    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.124    30.024 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.468    31.492    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X22Y17         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.678    29.875    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X22Y17         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.552    30.428    
                         clock uncertainty           -0.062    30.365    
    SLICE_X22Y17         FDCE (Setup_fdce_C_CE)      -0.205    30.160    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         30.160    
                         arrival time                         -31.492    
  -------------------------------------------------------------------
                         slack                                 -1.332    

Slack (VIOLATED) :        -1.332ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.022ns  (logic 3.238ns (15.403%)  route 17.784ns (84.597%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=1 LUT4=5 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.875ns = ( 29.875 - 20.000 ) 
    Source Clock Delay      (SCD):    10.471ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.809    10.471    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X11Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.456    10.927 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/Q
                         net (fo=3, routed)           0.965    11.892    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/stbuf_fwddata_lo_dc3[26]
    SLICE_X16Y30         LUT4 (Prop_lut4_I0_O)        0.124    12.016 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.460    12.476    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X16Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.600 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__15/O
                         net (fo=2, routed)           1.052    13.651    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_rep_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.775 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__39/O
                         net (fo=1, routed)           1.121    14.897    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/lsu_ld_data_dc3[2]
    SLICE_X15Y67         LUT6 (Prop_lut6_I0_O)        0.124    15.021 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout[2]_i_2__38/O
                         net (fo=13, routed)          1.185    16.206    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X35Y55         LUT4 (Prop_lut4_I2_O)        0.124    16.330 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.330    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_3[2]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.578 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=19, routed)          1.202    17.780    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.302    18.082 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout[56]_i_114/O
                         net (fo=2, routed)           0.880    18.962    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_62
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.124    19.086 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_86/O
                         net (fo=2, routed)           0.505    19.591    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_38
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.124    19.715 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_87/O
                         net (fo=2, routed)           0.448    20.163    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_38
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.124    20.287 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_63/O
                         net (fo=1, routed)           1.917    22.204    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_26_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    22.328 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_38/O
                         net (fo=3, routed)           0.874    23.202    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.124    23.326 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[56]_i_43/O
                         net (fo=6, routed)           0.597    23.923    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X51Y43         LUT4 (Prop_lut4_I2_O)        0.124    24.047 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_27/O
                         net (fo=2, routed)           0.320    24.367    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_1
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    24.491 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19/O
                         net (fo=1, routed)           0.338    24.829    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.953 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6/O
                         net (fo=5, routed)           1.176    26.129    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    26.253 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=41, routed)          0.852    27.105    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X38Y25         LUT6 (Prop_lut6_I2_O)        0.124    27.229 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.908    28.137    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124    28.261 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.424    28.685    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X41Y23         LUT5 (Prop_lut5_I0_O)        0.124    28.809 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.091    29.900    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.124    30.024 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.468    31.492    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X22Y17         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.678    29.875    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X22Y17         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism              0.552    30.428    
                         clock uncertainty           -0.062    30.365    
    SLICE_X22Y17         FDCE (Setup_fdce_C_CE)      -0.205    30.160    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         30.160    
                         arrival time                         -31.492    
  -------------------------------------------------------------------
                         slack                                 -1.332    

Slack (VIOLATED) :        -1.332ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[61]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.022ns  (logic 3.238ns (15.403%)  route 17.784ns (84.597%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=1 LUT4=5 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.875ns = ( 29.875 - 20.000 ) 
    Source Clock Delay      (SCD):    10.471ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.809    10.471    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X11Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.456    10.927 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/Q
                         net (fo=3, routed)           0.965    11.892    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/stbuf_fwddata_lo_dc3[26]
    SLICE_X16Y30         LUT4 (Prop_lut4_I0_O)        0.124    12.016 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.460    12.476    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X16Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.600 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__15/O
                         net (fo=2, routed)           1.052    13.651    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_rep_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.775 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__39/O
                         net (fo=1, routed)           1.121    14.897    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/lsu_ld_data_dc3[2]
    SLICE_X15Y67         LUT6 (Prop_lut6_I0_O)        0.124    15.021 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout[2]_i_2__38/O
                         net (fo=13, routed)          1.185    16.206    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X35Y55         LUT4 (Prop_lut4_I2_O)        0.124    16.330 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.330    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_3[2]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.578 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=19, routed)          1.202    17.780    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.302    18.082 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout[56]_i_114/O
                         net (fo=2, routed)           0.880    18.962    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_62
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.124    19.086 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_86/O
                         net (fo=2, routed)           0.505    19.591    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_38
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.124    19.715 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_87/O
                         net (fo=2, routed)           0.448    20.163    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_38
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.124    20.287 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_63/O
                         net (fo=1, routed)           1.917    22.204    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_26_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    22.328 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_38/O
                         net (fo=3, routed)           0.874    23.202    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.124    23.326 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[56]_i_43/O
                         net (fo=6, routed)           0.597    23.923    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X51Y43         LUT4 (Prop_lut4_I2_O)        0.124    24.047 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_27/O
                         net (fo=2, routed)           0.320    24.367    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_1
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    24.491 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19/O
                         net (fo=1, routed)           0.338    24.829    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.953 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6/O
                         net (fo=5, routed)           1.176    26.129    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    26.253 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=41, routed)          0.852    27.105    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X38Y25         LUT6 (Prop_lut6_I2_O)        0.124    27.229 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.908    28.137    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124    28.261 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.424    28.685    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X41Y23         LUT5 (Prop_lut5_I0_O)        0.124    28.809 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.091    29.900    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.124    30.024 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.468    31.492    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X22Y17         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.678    29.875    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X22Y17         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[61]/C
                         clock pessimism              0.552    30.428    
                         clock uncertainty           -0.062    30.365    
    SLICE_X22Y17         FDCE (Setup_fdce_C_CE)      -0.205    30.160    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[61]
  -------------------------------------------------------------------
                         required time                         30.160    
                         arrival time                         -31.492    
  -------------------------------------------------------------------
                         slack                                 -1.332    

Slack (VIOLATED) :        -1.332ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[65]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.022ns  (logic 3.238ns (15.403%)  route 17.784ns (84.597%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=1 LUT4=5 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.875ns = ( 29.875 - 20.000 ) 
    Source Clock Delay      (SCD):    10.471ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.809    10.471    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X11Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.456    10.927 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/Q
                         net (fo=3, routed)           0.965    11.892    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/stbuf_fwddata_lo_dc3[26]
    SLICE_X16Y30         LUT4 (Prop_lut4_I0_O)        0.124    12.016 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.460    12.476    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X16Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.600 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__15/O
                         net (fo=2, routed)           1.052    13.651    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_rep_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.775 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__39/O
                         net (fo=1, routed)           1.121    14.897    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/lsu_ld_data_dc3[2]
    SLICE_X15Y67         LUT6 (Prop_lut6_I0_O)        0.124    15.021 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout[2]_i_2__38/O
                         net (fo=13, routed)          1.185    16.206    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X35Y55         LUT4 (Prop_lut4_I2_O)        0.124    16.330 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.330    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_3[2]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.578 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=19, routed)          1.202    17.780    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.302    18.082 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout[56]_i_114/O
                         net (fo=2, routed)           0.880    18.962    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_62
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.124    19.086 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_86/O
                         net (fo=2, routed)           0.505    19.591    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_38
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.124    19.715 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_87/O
                         net (fo=2, routed)           0.448    20.163    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_38
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.124    20.287 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_63/O
                         net (fo=1, routed)           1.917    22.204    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_26_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    22.328 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_38/O
                         net (fo=3, routed)           0.874    23.202    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.124    23.326 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[56]_i_43/O
                         net (fo=6, routed)           0.597    23.923    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X51Y43         LUT4 (Prop_lut4_I2_O)        0.124    24.047 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_27/O
                         net (fo=2, routed)           0.320    24.367    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_1
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    24.491 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19/O
                         net (fo=1, routed)           0.338    24.829    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.953 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6/O
                         net (fo=5, routed)           1.176    26.129    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    26.253 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=41, routed)          0.852    27.105    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X38Y25         LUT6 (Prop_lut6_I2_O)        0.124    27.229 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.908    28.137    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124    28.261 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.424    28.685    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X41Y23         LUT5 (Prop_lut5_I0_O)        0.124    28.809 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4__0/O
                         net (fo=136, routed)         1.091    29.900    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i0_ib1
    SLICE_X55Y17         LUT4 (Prop_lut4_I1_O)        0.124    30.024 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__1/O
                         net (fo=135, routed)         1.468    31.492    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X22Y17         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.678    29.875    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X22Y17         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[65]/C
                         clock pessimism              0.552    30.428    
                         clock uncertainty           -0.062    30.365    
    SLICE_X22Y17         FDCE (Setup_fdce_C_CE)      -0.205    30.160    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[65]
  -------------------------------------------------------------------
                         required time                         30.160    
                         arrival time                         -31.492    
  -------------------------------------------------------------------
                         slack                                 -1.332    

Slack (VIOLATED) :        -1.328ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.053ns  (logic 3.238ns (15.380%)  route 17.815ns (84.620%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.874ns = ( 29.874 - 20.000 ) 
    Source Clock Delay      (SCD):    10.471ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.809    10.471    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X11Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.456    10.927 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/Q
                         net (fo=3, routed)           0.965    11.892    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/stbuf_fwddata_lo_dc3[26]
    SLICE_X16Y30         LUT4 (Prop_lut4_I0_O)        0.124    12.016 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.460    12.476    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X16Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.600 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__15/O
                         net (fo=2, routed)           1.052    13.651    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_rep_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.775 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__39/O
                         net (fo=1, routed)           1.121    14.897    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/lsu_ld_data_dc3[2]
    SLICE_X15Y67         LUT6 (Prop_lut6_I0_O)        0.124    15.021 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout[2]_i_2__38/O
                         net (fo=13, routed)          1.185    16.206    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X35Y55         LUT4 (Prop_lut4_I2_O)        0.124    16.330 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.330    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_3[2]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.578 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=19, routed)          1.202    17.780    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.302    18.082 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout[56]_i_114/O
                         net (fo=2, routed)           0.880    18.962    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_62
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.124    19.086 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_86/O
                         net (fo=2, routed)           0.505    19.591    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_38
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.124    19.715 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_87/O
                         net (fo=2, routed)           0.448    20.163    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_38
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.124    20.287 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_63/O
                         net (fo=1, routed)           1.917    22.204    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_26_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    22.328 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_38/O
                         net (fo=3, routed)           0.874    23.202    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.124    23.326 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[56]_i_43/O
                         net (fo=6, routed)           0.597    23.923    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X51Y43         LUT4 (Prop_lut4_I2_O)        0.124    24.047 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_27/O
                         net (fo=2, routed)           0.320    24.367    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_1
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    24.491 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19/O
                         net (fo=1, routed)           0.338    24.829    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.953 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6/O
                         net (fo=5, routed)           1.176    26.129    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    26.253 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=41, routed)          0.852    27.105    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X38Y25         LUT6 (Prop_lut6_I2_O)        0.124    27.229 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.908    28.137    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124    28.261 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.425    28.686    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X41Y23         LUT5 (Prop_lut5_I0_O)        0.124    28.810 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.210    30.020    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124    30.144 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.380    31.524    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X42Y4          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.677    29.874    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X42Y4          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[7]/C
                         clock pessimism              0.552    30.427    
                         clock uncertainty           -0.062    30.364    
    SLICE_X42Y4          FDCE (Setup_fdce_C_CE)      -0.169    30.195    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         30.195    
                         arrival time                         -31.524    
  -------------------------------------------------------------------
                         slack                                 -1.328    

Slack (VIOLATED) :        -1.328ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.053ns  (logic 3.238ns (15.380%)  route 17.815ns (84.620%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.874ns = ( 29.874 - 20.000 ) 
    Source Clock Delay      (SCD):    10.471ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.809    10.471    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X11Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.456    10.927 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/Q
                         net (fo=3, routed)           0.965    11.892    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/stbuf_fwddata_lo_dc3[26]
    SLICE_X16Y30         LUT4 (Prop_lut4_I0_O)        0.124    12.016 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.460    12.476    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X16Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.600 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__15/O
                         net (fo=2, routed)           1.052    13.651    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_rep_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.775 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__39/O
                         net (fo=1, routed)           1.121    14.897    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/lsu_ld_data_dc3[2]
    SLICE_X15Y67         LUT6 (Prop_lut6_I0_O)        0.124    15.021 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout[2]_i_2__38/O
                         net (fo=13, routed)          1.185    16.206    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X35Y55         LUT4 (Prop_lut4_I2_O)        0.124    16.330 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.330    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_3[2]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.578 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=19, routed)          1.202    17.780    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.302    18.082 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout[56]_i_114/O
                         net (fo=2, routed)           0.880    18.962    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_62
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.124    19.086 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_86/O
                         net (fo=2, routed)           0.505    19.591    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_38
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.124    19.715 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_87/O
                         net (fo=2, routed)           0.448    20.163    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_38
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.124    20.287 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_63/O
                         net (fo=1, routed)           1.917    22.204    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_26_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    22.328 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_38/O
                         net (fo=3, routed)           0.874    23.202    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.124    23.326 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[56]_i_43/O
                         net (fo=6, routed)           0.597    23.923    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X51Y43         LUT4 (Prop_lut4_I2_O)        0.124    24.047 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_27/O
                         net (fo=2, routed)           0.320    24.367    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_1
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    24.491 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19/O
                         net (fo=1, routed)           0.338    24.829    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.953 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6/O
                         net (fo=5, routed)           1.176    26.129    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    26.253 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=41, routed)          0.852    27.105    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X38Y25         LUT6 (Prop_lut6_I2_O)        0.124    27.229 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.908    28.137    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124    28.261 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.425    28.686    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X41Y23         LUT5 (Prop_lut5_I0_O)        0.124    28.810 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.210    30.020    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124    30.144 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.380    31.524    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X42Y4          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.677    29.874    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X42Y4          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism              0.552    30.427    
                         clock uncertainty           -0.062    30.364    
    SLICE_X42Y4          FDCE (Setup_fdce_C_CE)      -0.169    30.195    swervolf/swerv_eh1/swerv/dec/instbuff/pc2ff/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         30.195    
                         arrival time                         -31.524    
  -------------------------------------------------------------------
                         slack                                 -1.328    

Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[48]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        21.019ns  (logic 3.238ns (15.405%)  route 17.781ns (84.595%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.884ns = ( 29.884 - 20.000 ) 
    Source Clock Delay      (SCD):    10.471ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.809    10.471    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X11Y32         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.456    10.927 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[26]/Q
                         net (fo=3, routed)           0.965    11.892    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/stbuf_fwddata_lo_dc3[26]
    SLICE_X16Y30         LUT4 (Prop_lut4_I0_O)        0.124    12.016 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[26]_i_8__14/O
                         net (fo=2, routed)           0.460    12.476    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[1]
    SLICE_X16Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.600 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[10]_i_5__15/O
                         net (fo=2, routed)           1.052    13.651    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_rep_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.775 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[2]_i_4__39/O
                         net (fo=1, routed)           1.121    14.897    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/lsu_ld_data_dc3[2]
    SLICE_X15Y67         LUT6 (Prop_lut6_I0_O)        0.124    15.021 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout[2]_i_2__38/O
                         net (fo=13, routed)          1.185    16.206    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout_reg[3]_3
    SLICE_X35Y55         LUT4 (Prop_lut4_I2_O)        0.124    16.330 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsadder/dout[3]_i_3/O
                         net (fo=1, routed)           0.000    16.330    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_3[2]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.578 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__1/O[2]
                         net (fo=19, routed)          1.202    17.780    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/O[0]
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.302    18.082 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout[56]_i_114/O
                         net (fo=2, routed)           0.880    18.962    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_62
    SLICE_X36Y92         LUT5 (Prop_lut5_I3_O)        0.124    19.086 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/dout[56]_i_86/O
                         net (fo=2, routed)           0.505    19.591    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_38
    SLICE_X37Y92         LUT3 (Prop_lut3_I2_O)        0.124    19.715 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout[56]_i_87/O
                         net (fo=2, routed)           0.448    20.163    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_38
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.124    20.287 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/dout[56]_i_63/O
                         net (fo=1, routed)           1.917    22.204    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_26_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    22.328 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[56]_i_38/O
                         net (fo=3, routed)           0.874    23.202    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_load_stall_any
    SLICE_X42Y45         LUT2 (Prop_lut2_I1_O)        0.124    23.326 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[56]_i_43/O
                         net (fo=6, routed)           0.597    23.923    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X51Y43         LUT4 (Prop_lut4_I2_O)        0.124    24.047 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[56]_i_27/O
                         net (fo=2, routed)           0.320    24.367    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_1
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    24.491 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19/O
                         net (fo=1, routed)           0.338    24.829    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_19_n_0
    SLICE_X49Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.953 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6/O
                         net (fo=5, routed)           1.176    26.129    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_6_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124    26.253 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_3/O
                         net (fo=41, routed)          0.852    27.105    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/p_657_in
    SLICE_X38Y25         LUT6 (Prop_lut6_I2_O)        0.124    27.229 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_3__0/O
                         net (fo=137, routed)         0.908    28.137    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/shift_ib3_ib1
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.124    28.261 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_9/O
                         net (fo=4, routed)           0.425    28.686    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[1]_8
    SLICE_X41Y23         LUT5 (Prop_lut5_I0_O)        0.124    28.810 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         1.210    30.020    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/write_i1_ib2
    SLICE_X31Y21         LUT3 (Prop_lut3_I1_O)        0.124    30.144 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[36]_i_1__4/O
                         net (fo=135, routed)         1.345    31.489    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X23Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.687    29.884    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X23Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[48]/C
                         clock pessimism              0.552    30.437    
                         clock uncertainty           -0.062    30.374    
    SLICE_X23Y2          FDCE (Setup_fdce_C_CE)      -0.205    30.169    swervolf/swerv_eh1/swerv/dec/instbuff/bp2ff/genblock.dff/dffs/dout_reg[48]
  -------------------------------------------------------------------
                         required time                         30.169    
                         arrival time                         -31.489    
  -------------------------------------------------------------------
                         slack                                 -1.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.230%)  route 0.199ns (54.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.078ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.551     3.198    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X46Y75         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDCE (Prop_fdce_C_Q)         0.164     3.362 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][17]/Q
                         net (fo=2, routed)           0.199     3.561    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][17]
    SLICE_X56Y75         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.817     4.078    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X56Y75         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][17]/C
                         clock pessimism             -0.618     3.459    
    SLICE_X56Y75         FDCE (Hold_fdce_C_D)         0.052     3.511    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][17]
  -------------------------------------------------------------------
                         required time                         -3.511    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.117%)  route 0.239ns (62.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.148ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.620     3.268    swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X43Y26         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     3.409 r  swervolf/swerv_eh1/swerv/dec/decode/i0e2pcff/genblock.dff/dffs/dout_reg[6]/Q
                         net (fo=3, routed)           0.239     3.648    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/i0_pc_e2_0[6]
    SLICE_X53Y26         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.887     4.148    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y26         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[6]/C
                         clock pessimism             -0.622     3.526    
    SLICE_X53Y26         FDCE (Hold_fdce_C_D)         0.070     3.596    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 swervolf/spi/spcr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/spi/clkcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.256ns (59.083%)  route 0.177ns (40.917%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.605     3.252    swervolf/spi/clk_core_BUFG
    SLICE_X83Y98         FDRE                                         r  swervolf/spi/spcr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.141     3.393 r  swervolf/spi/spcr_reg[0]/Q
                         net (fo=8, routed)           0.177     3.571    swervolf/spi/sel0[0]
    SLICE_X83Y100        LUT6 (Prop_lut6_I3_O)        0.045     3.616 r  swervolf/spi/clkcnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.616    swervolf/spi/clkcnt[0]_i_6_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.686 r  swervolf/spi/clkcnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.686    swervolf/spi/clkcnt_reg[0]_i_1_n_7
    SLICE_X83Y100        FDRE                                         r  swervolf/spi/clkcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.874     4.136    swervolf/spi/clk_core_BUFG
    SLICE_X83Y100        FDRE                                         r  swervolf/spi/clkcnt_reg[0]/C
                         clock pessimism             -0.613     3.522    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.105     3.627    swervolf/spi/clkcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.627    
                         arrival time                           3.686    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_alu_e4/bff/genblock.dff/dffs/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.170%)  route 0.164ns (46.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.637     3.285    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X32Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.141     3.426 r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.164     3.590    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout_reg[8]_2
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.045     3.635 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[8]_i_1__204/O
                         net (fo=1, routed)           0.000     3.635    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/bff/genblock.dff/dffs/i0_rs2_e3_final[8]
    SLICE_X32Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/bff/genblock.dff/dffs/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.841     4.102    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/bff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X32Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/bff/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism             -0.618     3.483    
    SLICE_X32Y50         FDCE (Hold_fdce_C_D)         0.092     3.575    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/bff/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_src_e1_ff/genblock.dff/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.383%)  route 0.192ns (57.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.633     3.281    swervolf/swerv_eh1/swerv/exu/i0_src_e1_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y48         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e1_ff/genblock.dff/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     3.422 r  swervolf/swerv_eh1/swerv/exu/i0_src_e1_ff/genblock.dff/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.192     3.614    swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/i0_rs2_e1[8]
    SLICE_X33Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.841     4.102    swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X33Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism             -0.618     3.483    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.070     3.553    swervolf/swerv_eh1/swerv/exu/i0_src_e2_ff/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/mem_ctl/ic_index_q/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_dat_ff/dffs/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.313%)  route 0.233ns (58.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.164ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.631     3.279    swervolf/swerv_eh1/swerv/ifu/mem_ctl/ic_index_q/clk_core_BUFG
    SLICE_X46Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/ic_index_q/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y2          FDCE (Prop_fdce_C_Q)         0.164     3.443 r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/ic_index_q/dout_reg[5]/Q
                         net (fo=1, routed)           0.233     3.676    swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_dat_ff/dffs/dout_reg[5]_0[5]
    SLICE_X53Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_dat_ff/dffs/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.903     4.164    swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_dat_ff/dffs/clk_core_BUFG
    SLICE_X53Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_dat_ff/dffs/dout_reg[5]/C
                         clock pessimism             -0.622     3.542    
    SLICE_X53Y2          FDCE (Hold_fdce_C_D)         0.071     3.613    swervolf/swerv_eh1/swerv/ifu/mem_ctl/perr_dat_ff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.613    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.742%)  route 0.260ns (58.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.560     3.207    swervolf/swerv_eh1/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDCE (Prop_fdce_C_Q)         0.141     3.348 r  swervolf/swerv_eh1/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dout_reg[3]/Q
                         net (fo=5, routed)           0.260     3.608    swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout_reg[7]_0[1]
    SLICE_X54Y66         LUT6 (Prop_lut6_I1_O)        0.045     3.653 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout[3]_i_1__199/O
                         net (fo=1, routed)           0.000     3.653    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dmi_reg_rdata_din[1]
    SLICE_X54Y66         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.825     4.086    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y66         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                         clock pessimism             -0.618     3.467    
    SLICE_X54Y66         FDCE (Hold_fdce_C_D)         0.120     3.587    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.587    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 swervolf/gpio_module/sync_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/ext_pad_s_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.412%)  route 0.257ns (64.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.563     3.210    swervolf/gpio_module/clk_core_BUFG
    SLICE_X48Y102        FDCE                                         r  swervolf/gpio_module/sync_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDCE (Prop_fdce_C_Q)         0.141     3.351 r  swervolf/gpio_module/sync_reg[17]/Q
                         net (fo=1, routed)           0.257     3.609    swervolf/gpio_module/sync[17]
    SLICE_X52Y106        FDCE                                         r  swervolf/gpio_module/ext_pad_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.829     4.091    swervolf/gpio_module/clk_core_BUFG
    SLICE_X52Y106        FDCE                                         r  swervolf/gpio_module/ext_pad_s_reg[17]/C
                         clock pessimism             -0.618     3.472    
    SLICE_X52Y106        FDCE (Hold_fdce_C_D)         0.070     3.542    swervolf/gpio_module/ext_pad_s_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.652%)  route 0.254ns (64.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.148ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.622     3.270    swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X44Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.141     3.411 r  swervolf/swerv_eh1/swerv/dec/decode/i0e3pcff/genblock.dff/dffs/dout_reg[8]/Q
                         net (fo=2, routed)           0.254     3.665    swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dec_i0_pc_e3[9]
    SLICE_X52Y26         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.887     4.148    swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y26         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism             -0.622     3.526    
    SLICE_X52Y26         FDCE (Hold_fdce_C_D)         0.072     3.598    swervolf/swerv_eh1/swerv/dec/decode/i0e4pcff/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.598    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_samedwff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_samedwff/dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.658%)  route 0.240ns (56.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.092ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.564     3.211    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_samedwff/dffs/clk_core_BUFG
    SLICE_X57Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_samedwff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.141     3.352 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_samedwff/dffs/dout_reg[0]/Q
                         net (fo=8, routed)           0.240     3.592    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_samedwff/dffs/ibuf_samedw
    SLICE_X55Y100        LUT4 (Prop_lut4_I0_O)        0.045     3.637 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_samedwff/dffs/dout[0]_i_1__289/O
                         net (fo=1, routed)           0.000     3.637    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_samedwff/dffs/dout_reg[0]_1
    SLICE_X55Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_samedwff/dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.830     4.092    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_samedwff/dffs/clk_core_BUFG
    SLICE_X55Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_samedwff/dffs/dout_reg[0]/C
                         clock pessimism             -0.613     3.478    
    SLICE_X55Y100        FDCE (Hold_fdce_C_D)         0.091     3.569    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_samedwff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y21    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y21    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y18    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y18    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y10    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y10    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y24    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y24    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y98    swervolf/spi/wfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y98    swervolf/spi/wfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y98    swervolf/spi/wfifo/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y98    swervolf/spi/wfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y98    swervolf/spi/wfifo/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y98    swervolf/spi/wfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y98    swervolf/spi/wfifo/mem_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y98    swervolf/spi/wfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X78Y103   swervolf/spi2/rfifo/mem_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X78Y103   swervolf/spi2/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y98    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y98    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y98    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y98    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y98    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y98    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y98    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y98    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y97    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y97    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19  ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.587ns  (required time - arrival time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.518ns (39.423%)  route 0.796ns (60.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 103.242 - 100.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.630    tap/dmi_tck
    SLICE_X6Y117         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDSE (Prop_fdse_C_Q)         0.518     4.148 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.796     4.944    tap/dmi[4]
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.242    tap/dmi_tck
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism              0.363   103.606    
                         clock uncertainty           -0.035   103.570    
    SLICE_X4Y117         FDRE (Setup_fdre_C_D)       -0.040   103.530    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                        103.530    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                 98.587    

Slack (MET) :             98.632ns  (required time - arrival time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.456ns (37.439%)  route 0.762ns (62.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 103.242 - 100.000 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.628    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.456     4.084 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           0.762     4.846    tap/dmi[13]
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.242    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism              0.363   103.606    
                         clock uncertainty           -0.035   103.570    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.093   103.477    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                        103.477    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 98.632    

Slack (MET) :             98.661ns  (required time - arrival time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.403%)  route 0.618ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 103.240 - 100.000 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.628    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.419     4.047 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.618     4.665    tap/dmi[17]
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.240    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism              0.387   103.628    
                         clock uncertainty           -0.035   103.592    
    SLICE_X4Y118         FDRE (Setup_fdre_C_D)       -0.267   103.325    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                        103.325    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                 98.661    

Slack (MET) :             98.663ns  (required time - arrival time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.419ns (39.300%)  route 0.647ns (60.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 103.242 - 100.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.630    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     4.049 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           0.647     4.696    tap/dmi[8]
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.242    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.387   103.630    
                         clock uncertainty           -0.035   103.594    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.235   103.359    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        103.359    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                 98.663    

Slack (MET) :             98.671ns  (required time - arrival time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.419ns (40.814%)  route 0.608ns (59.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 103.242 - 100.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.630    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     4.049 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.608     4.656    tap/dmi[31]
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.242    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism              0.387   103.630    
                         clock uncertainty           -0.035   103.594    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.267   103.327    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                        103.327    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 98.671    

Slack (MET) :             98.683ns  (required time - arrival time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.378%)  route 0.645ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 103.242 - 100.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.630    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.419     4.049 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           0.645     4.694    tap/dmi[9]
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.242    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism              0.387   103.630    
                         clock uncertainty           -0.035   103.594    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.218   103.376    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                        103.376    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                 98.683    

Slack (MET) :             98.690ns  (required time - arrival time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.601%)  route 0.588ns (58.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 103.242 - 100.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.630    tap/dmi_tck
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.419     4.049 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           0.588     4.637    tap/dmi[23]
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.242    tap/dmi_tck
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism              0.387   103.630    
                         clock uncertainty           -0.035   103.594    
    SLICE_X4Y117         FDRE (Setup_fdre_C_D)       -0.267   103.327    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                        103.327    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 98.690    

Slack (MET) :             98.691ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.816%)  route 0.634ns (58.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 103.167 - 100.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.630    tap/dmi_tck
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     4.086 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.634     4.720    tap/dmi[1]
    SLICE_X9Y112         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.507   103.167    tap/dmi_tck
    SLICE_X9Y112         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.346   103.514    
                         clock uncertainty           -0.035   103.478    
    SLICE_X9Y112         FDSE (Setup_fdse_C_D)       -0.067   103.411    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        103.411    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                 98.691    

Slack (MET) :             98.693ns  (required time - arrival time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.428%)  route 0.617ns (59.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 103.240 - 100.000 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.699     3.628    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.419     4.047 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.617     4.664    tap/dmi[19]
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.240    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism              0.387   103.628    
                         clock uncertainty           -0.035   103.592    
    SLICE_X4Y118         FDRE (Setup_fdre_C_D)       -0.235   103.357    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                        103.357    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                 98.693    

Slack (MET) :             98.782ns  (required time - arrival time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.419ns (45.830%)  route 0.495ns (54.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 103.242 - 100.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.833     1.833    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.929 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.701     3.630    tap/dmi_tck
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.419     4.049 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.495     4.544    tap/dmi[2]
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.570   101.570    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.661 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.582   103.242    tap/dmi_tck
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism              0.387   103.630    
                         clock uncertainty           -0.035   103.594    
    SLICE_X4Y117         FDRE (Setup_fdre_C_D)       -0.268   103.326    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                        103.326    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                 98.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.329    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.112     1.582    tap/dmi[30]
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.716    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism             -0.374     1.342    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.072     1.414    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.466%)  route 0.116ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.328    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.128     1.456 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.116     1.572    tap/dmi[25]
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.861     1.717    tap/dmi_tck
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism             -0.374     1.343    
    SLICE_X4Y117         FDRE (Hold_fdre_C_D)         0.018     1.361    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.639%)  route 0.175ns (55.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.328    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.469 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.175     1.644    tap/dmi[26]
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.716    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism             -0.375     1.341    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.078     1.419    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.329    tap/dmi_tck
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.128     1.457 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.126     1.584    tap/dmi[24]
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.861     1.717    tap/dmi_tck
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism             -0.388     1.329    
    SLICE_X4Y117         FDRE (Hold_fdre_C_D)         0.022     1.351    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.328    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.128     1.456 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.126     1.583    tap/dmi[18]
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.716    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism             -0.388     1.328    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.022     1.350    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.329    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.172     1.643    tap/dmi[10]
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.861     1.717    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.388     1.329    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.078     1.407    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.215%)  route 0.185ns (56.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.329    tap/dmi_tck
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.185     1.656    tap/dmi[20]
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.716    tap/dmi_tck
    SLICE_X4Y118         FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism             -0.374     1.342    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.076     1.418    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.682%)  route 0.165ns (56.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.329    tap/dmi_tck
    SLICE_X5Y117         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.128     1.457 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.165     1.622    tap/dmi[7]
    SLICE_X6Y117         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.861     1.717    tap/dmi_tck
    SLICE_X6Y117         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.374     1.343    
    SLICE_X6Y117         FDSE (Hold_fdse_C_D)         0.010     1.353    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 tap/dmi_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.544%)  route 0.176ns (55.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.329    tap/dmi_tck
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  tap/dmi_reg[22]/Q
                         net (fo=1, routed)           0.176     1.646    tap/dmi[22]
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.861     1.717    tap/dmi_tck
    SLICE_X4Y117         FDRE                                         r  tap/dmi_reg[21]/C
                         clock pessimism             -0.388     1.329    
    SLICE_X4Y117         FDRE (Hold_fdre_C_D)         0.047     1.376    tap/dmi_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.591%)  route 0.198ns (58.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.711     0.711    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.737 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.592     1.328    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.469 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.198     1.667    tap/dmi[28]
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.827     0.827    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.856 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.716    tap/dmi_tck
    SLICE_X5Y118         FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism             -0.388     1.328    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.066     1.394    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X9Y112   tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y117   tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y117   tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y117   tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y118   tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y118   tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y118   tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y118   tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y118   tap/dmi_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y117   tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y117   tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y117   tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y117   tap/dmi_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y117   tap/dmi_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y117   tap/dmi_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y117   tap/dmi_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y117   tap/dmi_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y117   tap/dmi_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y117   tap/dmi_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X9Y112   tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X9Y112   tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y117   tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y117   tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y117   tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y118   tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y118   tap/dmi_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y118   tap/dmi_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y118   tap/dmi_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y118   tap/dmi_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.941ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.456ns (24.864%)  route 1.378ns (75.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.901     1.901    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.997 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.627     3.624    tap/dtmcs_tck
    SLICE_X48Y64         FDRE                                         r  tap/dtmcs_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     4.080 r  tap/dtmcs_reg[35]/Q
                         net (fo=2, routed)           1.378     5.458    tap/dtmcs[35]
    SLICE_X52Y63         FDRE                                         r  tap/dtmcs_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.496   103.214    tap/dtmcs_tck
    SLICE_X52Y63         FDRE                                         r  tap/dtmcs_r_reg[35]/C
                         clock pessimism              0.287   103.501    
                         clock uncertainty           -0.035   103.466    
    SLICE_X52Y63         FDRE (Setup_fdre_C_D)       -0.067   103.399    tap/dtmcs_r_reg[35]
  -------------------------------------------------------------------
                         required time                        103.399    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                 97.941    

Slack (MET) :             98.034ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.456ns (26.043%)  route 1.295ns (73.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.901     1.901    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.997 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.623     3.620    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     4.076 r  tap/dtmcs_reg[39]/Q
                         net (fo=2, routed)           1.295     5.371    tap/dtmcs[39]
    SLICE_X52Y63         FDRE                                         r  tap/dtmcs_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.496   103.214    tap/dtmcs_tck
    SLICE_X52Y63         FDRE                                         r  tap/dtmcs_r_reg[39]/C
                         clock pessimism              0.287   103.501    
                         clock uncertainty           -0.035   103.466    
    SLICE_X52Y63         FDRE (Setup_fdre_C_D)       -0.061   103.405    tap/dtmcs_r_reg[39]
  -------------------------------------------------------------------
                         required time                        103.405    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 98.034    

Slack (MET) :             98.055ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.608ns (31.376%)  route 1.330ns (68.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.218ns = ( 103.218 - 100.000 ) 
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.901     1.901    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.997 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.627     3.624    tap/dtmcs_tck
    SLICE_X48Y64         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     4.080 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.330     5.410    tap/dtmcs[34]
    SLICE_X44Y71         LUT3 (Prop_lut3_I2_O)        0.152     5.562 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.562    tap/dtmcs[33]_i_2_n_0
    SLICE_X44Y71         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.500   103.218    tap/dtmcs_tck
    SLICE_X44Y71         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.359   103.577    
                         clock uncertainty           -0.035   103.542    
    SLICE_X44Y71         FDRE (Setup_fdre_C_D)        0.075   103.617    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.617    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                 98.055    

Slack (MET) :             98.104ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.478ns (32.433%)  route 0.996ns (67.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 103.223 - 100.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.901     1.901    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.997 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618     3.615    tap/dtmcs_tck
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.478     4.093 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.996     5.089    tap/dtmcs[2]
    SLICE_X48Y64         FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.505   103.223    tap/dtmcs_tck
    SLICE_X48Y64         FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism              0.287   103.510    
                         clock uncertainty           -0.035   103.475    
    SLICE_X48Y64         FDRE (Setup_fdre_C_D)       -0.282   103.193    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                        103.193    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                 98.104    

Slack (MET) :             98.188ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.745ns (40.832%)  route 1.080ns (59.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 103.212 - 100.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.901     1.901    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.997 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618     3.615    tap/dtmcs_tck
    SLICE_X55Y63         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.419     4.034 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           1.080     5.114    tap/dtmcs[9]
    SLICE_X55Y66         LUT3 (Prop_lut3_I2_O)        0.326     5.440 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.440    tap/dtmcs[8]_i_1_n_0
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.494   103.212    tap/dtmcs_tck
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.376   103.588    
                         clock uncertainty           -0.035   103.553    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)        0.075   103.628    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.628    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                 98.188    

Slack (MET) :             98.190ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.773ns (41.662%)  route 1.082ns (58.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.901     1.901    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.997 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618     3.615    tap/dtmcs_tck
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.478     4.093 r  tap/dtmcs_reg[13]/Q
                         net (fo=2, routed)           1.082     5.175    tap/dtmcs[13]
    SLICE_X54Y64         LUT3 (Prop_lut3_I2_O)        0.295     5.470 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000     5.470    tap/dtmcs[12]_i_1_n_0
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.496   103.214    tap/dtmcs_tck
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.401   103.615    
                         clock uncertainty           -0.035   103.580    
    SLICE_X54Y64         FDRE (Setup_fdre_C_D)        0.081   103.661    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        103.661    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                 98.190    

Slack (MET) :             98.227ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.478ns (33.258%)  route 0.959ns (66.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.901     1.901    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.997 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618     3.615    tap/dtmcs_tck
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.478     4.093 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           0.959     5.052    tap/dtmcs[4]
    SLICE_X53Y63         FDRE                                         r  tap/dtmcs_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.496   103.214    tap/dtmcs_tck
    SLICE_X53Y63         FDRE                                         r  tap/dtmcs_r_reg[4]/C
                         clock pessimism              0.376   103.590    
                         clock uncertainty           -0.035   103.555    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)       -0.275   103.280    tap/dtmcs_r_reg[4]
  -------------------------------------------------------------------
                         required time                        103.280    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                 98.227    

Slack (MET) :             98.229ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.456ns (29.694%)  route 1.080ns (70.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.901     1.901    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.997 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.623     3.620    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     4.076 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           1.080     5.156    tap/dtmcs[37]
    SLICE_X52Y63         FDRE                                         r  tap/dtmcs_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.496   103.214    tap/dtmcs_tck
    SLICE_X52Y63         FDRE                                         r  tap/dtmcs_r_reg[37]/C
                         clock pessimism              0.287   103.501    
                         clock uncertainty           -0.035   103.466    
    SLICE_X52Y63         FDRE (Setup_fdre_C_D)       -0.081   103.385    tap/dtmcs_r_reg[37]
  -------------------------------------------------------------------
                         required time                        103.385    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                 98.229    

Slack (MET) :             98.272ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.609ns (34.462%)  route 1.158ns (65.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.901     1.901    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.997 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.619     3.616    tap/dtmcs_tck
    SLICE_X44Y71         FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     4.072 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           1.158     5.230    tap/dtmcs[32]
    SLICE_X50Y71         LUT3 (Prop_lut3_I2_O)        0.153     5.383 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     5.383    tap/dtmcs[31]_i_1_n_0
    SLICE_X50Y71         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.496   103.214    tap/dtmcs_tck
    SLICE_X50Y71         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.359   103.573    
                         clock uncertainty           -0.035   103.538    
    SLICE_X50Y71         FDRE (Setup_fdre_C_D)        0.118   103.656    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                        103.656    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 98.272    

Slack (MET) :             98.280ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.667ns (40.663%)  route 0.973ns (59.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 103.209 - 100.000 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.901     1.901    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.997 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618     3.615    tap/dtmcs_tck
    SLICE_X50Y69         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.518     4.133 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           0.973     5.106    tap/dtmcs[22]
    SLICE_X52Y68         LUT3 (Prop_lut3_I2_O)        0.149     5.255 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     5.255    tap/dtmcs[21]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.491   103.209    tap/dtmcs_tck
    SLICE_X52Y68         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.287   103.496    
                         clock uncertainty           -0.035   103.461    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.075   103.536    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        103.536    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                 98.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.208ns (38.569%)  route 0.331ns (61.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.730     0.730    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.555     1.310    tap/dtmcs_tck
    SLICE_X50Y69         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.474 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           0.331     1.806    tap/dtmcs[22]
    SLICE_X52Y68         LUT3 (Prop_lut3_I2_O)        0.044     1.850 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     1.850    tap/dtmcs[21]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.823     1.701    tap/dtmcs_tck
    SLICE_X52Y68         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism             -0.128     1.573    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.107     1.680    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.237%)  route 0.124ns (46.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.730     0.730    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.557     1.312    tap/dtmcs_tck
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     1.453 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           0.124     1.577    tap/dtmcs[7]
    SLICE_X56Y66         FDRE                                         r  tap/dtmcs_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.704    tap/dtmcs_tck
    SLICE_X56Y66         FDRE                                         r  tap/dtmcs_r_reg[7]/C
                         clock pessimism             -0.357     1.347    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.059     1.406    tap/dtmcs_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.730     0.730    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.559     1.314    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.455 r  tap/dtmcs_reg[38]/Q
                         net (fo=2, routed)           0.122     1.577    tap/dtmcs[38]
    SLICE_X51Y64         FDRE                                         r  tap/dtmcs_r_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.706    tap/dtmcs_tck
    SLICE_X51Y64         FDRE                                         r  tap/dtmcs_r_reg[38]/C
                         clock pessimism             -0.377     1.329    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.070     1.399    tap/dtmcs_r_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.730     0.730    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.557     1.312    tap/dtmcs_tck
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     1.453 r  tap/dtmcs_reg[19]/Q
                         net (fo=2, routed)           0.121     1.574    tap/dtmcs[19]
    SLICE_X55Y67         FDRE                                         r  tap/dtmcs_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.824     1.702    tap/dtmcs_tck
    SLICE_X55Y67         FDRE                                         r  tap/dtmcs_r_reg[19]/C
                         clock pessimism             -0.377     1.325    
    SLICE_X55Y67         FDRE (Hold_fdre_C_D)         0.070     1.395    tap/dtmcs_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.730     0.730    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.559     1.314    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.455 r  tap/dtmcs_reg[36]/Q
                         net (fo=2, routed)           0.124     1.579    tap/dtmcs[36]
    SLICE_X51Y64         FDRE                                         r  tap/dtmcs_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.706    tap/dtmcs_tck
    SLICE_X51Y64         FDRE                                         r  tap/dtmcs_r_reg[36]/C
                         clock pessimism             -0.377     1.329    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.066     1.395    tap/dtmcs_r_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.471%)  route 0.392ns (73.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.730     0.730    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.559     1.314    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.455 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.392     1.847    tap/dtmcs[37]
    SLICE_X52Y63         FDRE                                         r  tap/dtmcs_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.705    tap/dtmcs_tck
    SLICE_X52Y63         FDRE                                         r  tap/dtmcs_r_reg[37]/C
                         clock pessimism             -0.128     1.577    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.066     1.643    tap/dtmcs_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.730     0.730    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.559     1.314    tap/dtmcs_tck
    SLICE_X50Y65         FDRE                                         r  tap/dtmcs_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.478 r  tap/dtmcs_reg[40]/Q
                         net (fo=2, routed)           0.128     1.607    tap/dtmcs[40]
    SLICE_X51Y64         FDRE                                         r  tap/dtmcs_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.828     1.706    tap/dtmcs_tck
    SLICE_X51Y64         FDRE                                         r  tap/dtmcs_r_reg[40]/C
                         clock pessimism             -0.377     1.329    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.072     1.401    tap/dtmcs_r_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.512%)  route 0.169ns (54.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.730     0.730    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.559     1.314    tap/dtmcs_tck
    SLICE_X51Y65         FDRE                                         r  tap/dtmcs_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.455 r  tap/dtmcs_reg[36]/Q
                         net (fo=2, routed)           0.169     1.624    tap/dtmcs[36]
    SLICE_X48Y64         FDRE                                         r  tap/dtmcs_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.830     1.708    tap/dtmcs_tck
    SLICE_X48Y64         FDRE                                         r  tap/dtmcs_reg[35]/C
                         clock pessimism             -0.357     1.351    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.055     1.406    tap/dtmcs_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.247ns (71.184%)  route 0.100ns (28.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.730     0.730    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.555     1.310    tap/dtmcs_tck
    SLICE_X50Y69         FDRE                                         r  tap/dtmcs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.148     1.458 r  tap/dtmcs_reg[25]/Q
                         net (fo=2, routed)           0.100     1.558    tap/dtmcs[25]
    SLICE_X50Y69         LUT3 (Prop_lut3_I2_O)        0.099     1.657 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     1.657    tap/dtmcs[24]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.823     1.701    tap/dtmcs_tck
    SLICE_X50Y69         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism             -0.391     1.310    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.121     1.431    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.249ns (69.391%)  route 0.110ns (30.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.730     0.730    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.558     1.313    tap/dtmcs_tck
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.148     1.461 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           0.110     1.571    tap/dtmcs[3]
    SLICE_X54Y64         LUT3 (Prop_lut3_I2_O)        0.101     1.672 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     1.672    tap/dtmcs[2]_i_1_n_0
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.705    tap/dtmcs_tck
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism             -0.392     1.313    
    SLICE_X54Y64         FDRE (Hold_fdre_C_D)         0.131     1.444    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X44Y63   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y63   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y63   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y64   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y64   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y65   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y70   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y65   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y64   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y66   tap/dtmcs_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y66   tap/dtmcs_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y66   tap/dtmcs_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y66   tap/dtmcs_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y66   tap/dtmcs_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y66   tap/dtmcs_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y63   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y65   tap/dtmcs_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y70   tap/dtmcs_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y65   tap/dtmcs_r_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y63   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y63   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y63   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y64   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y64   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y65   tap/dtmcs_r_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y70   tap/dtmcs_r_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y65   tap/dtmcs_r_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y64   tap/dtmcs_r_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y65   tap/dtmcs_r_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.892ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 100.940 - 100.000 ) 
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.103     1.103    tap/idcode_tck
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     1.559 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.522     2.081    tap/idcode[0]
    SLICE_X28Y79         LUT3 (Prop_lut3_I2_O)        0.124     2.205 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.205    tap/idcode[0]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.940   100.940    tap/idcode_tck
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.163   101.103    
                         clock uncertainty           -0.035   101.068    
    SLICE_X28Y79         FDRE (Setup_fdre_C_D)        0.029   101.097    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.097    
                         arrival time                          -2.205    
  -------------------------------------------------------------------
                         slack                                 98.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.495ns
    Source Clock Delay      (SCD):    0.427ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.427     0.427    tap/idcode_tck
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     0.568 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.185     0.753    tap/idcode[0]
    SLICE_X28Y79         LUT3 (Prop_lut3_I2_O)        0.045     0.798 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.798    tap/idcode[0]_i_1_n_0
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.495     0.495    tap/idcode_tck
    SLICE_X28Y79         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.068     0.427    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.091     0.518    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y79  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y79  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y79  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y79  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y79  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_31_5_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack      -18.092ns,  Total Violation     -430.604ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.905ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.092ns  (required time - arrival time)
  Source:                 swervolf/vga/reg_ship_bullet_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_10/S
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.331ns  (logic 1.478ns (34.128%)  route 2.853ns (65.872%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -13.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 1457.472 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 1470.363 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.702  1470.363    swervolf/vga/clk_core_BUFG
    SLICE_X79Y114        FDRE                                         r  swervolf/vga/reg_ship_bullet_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456  1470.819 r  swervolf/vga/reg_ship_bullet_y_reg[5]/Q
                         net (fo=6, routed)           0.805  1471.624    swervolf/vga/VGA_timing/reg_ship_bullet_y[5]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.124  1471.748 r  swervolf/vga/VGA_timing/vga_r[3]_i_76/O
                         net (fo=1, routed)           0.000  1471.748    swervolf/vga/VGA_timing/vga_r[3]_i_76_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1472.281 r  swervolf/vga/VGA_timing/vga_r_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000  1472.281    swervolf/vga/VGA_timing/vga_r_reg[3]_i_24_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.398 f  swervolf/vga/VGA_timing/vga_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.886  1473.284    swervolf/vga/VGA_timing/vga_r_reg[3]_i_5_n_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.124  1473.408 f  swervolf/vga/VGA_timing/vga_r[3]_i_7_replica_comp/O
                         net (fo=1, routed)           0.789  1474.198    swervolf/vga/VGA_timing/vga_r[3]_i_7_n_0_repN_1
    SLICE_X85Y117        LUT6 (Prop_lut6_I5_O)        0.124  1474.322 r  swervolf/vga/VGA_timing/vga_r[3]_i_1_comp/O
                         net (fo=12, routed)          0.372  1474.694    swervolf/vga/VGA_timing_n_8
    SLICE_X85Y116        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_10/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.587  1457.472    swervolf/vga/clk_31_5
    SLICE_X85Y116        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_10/C
                         clock pessimism              0.000  1457.472    
                         clock uncertainty           -0.441  1457.031    
    SLICE_X85Y116        FDSE (Setup_fdse_C_S)       -0.429  1456.602    swervolf/vga/vga_r_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                       1456.602    
                         arrival time                       -1474.694    
  -------------------------------------------------------------------
                         slack                                -18.092    

Slack (VIOLATED) :        -18.087ns  (required time - arrival time)
  Source:                 swervolf/vga/reg_ship_bullet_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.327ns  (logic 1.478ns (34.154%)  route 2.849ns (65.846%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -13.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 1457.473 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 1470.363 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.702  1470.363    swervolf/vga/clk_core_BUFG
    SLICE_X79Y114        FDRE                                         r  swervolf/vga/reg_ship_bullet_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456  1470.819 r  swervolf/vga/reg_ship_bullet_y_reg[5]/Q
                         net (fo=6, routed)           0.805  1471.624    swervolf/vga/VGA_timing/reg_ship_bullet_y[5]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.124  1471.748 r  swervolf/vga/VGA_timing/vga_r[3]_i_76/O
                         net (fo=1, routed)           0.000  1471.748    swervolf/vga/VGA_timing/vga_r[3]_i_76_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1472.281 r  swervolf/vga/VGA_timing/vga_r_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000  1472.281    swervolf/vga/VGA_timing/vga_r_reg[3]_i_24_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.398 f  swervolf/vga/VGA_timing/vga_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.886  1473.284    swervolf/vga/VGA_timing/vga_r_reg[3]_i_5_n_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.124  1473.408 f  swervolf/vga/VGA_timing/vga_r[3]_i_7_replica_comp/O
                         net (fo=1, routed)           0.789  1474.198    swervolf/vga/VGA_timing/vga_r[3]_i_7_n_0_repN_1
    SLICE_X85Y117        LUT6 (Prop_lut6_I5_O)        0.124  1474.322 r  swervolf/vga/VGA_timing/vga_r[3]_i_1_comp/O
                         net (fo=12, routed)          0.369  1474.690    swervolf/vga/VGA_timing_n_8
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.588  1457.473    swervolf/vga/clk_31_5
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica/C
                         clock pessimism              0.000  1457.473    
                         clock uncertainty           -0.441  1457.032    
    SLICE_X87Y117        FDSE (Setup_fdse_C_S)       -0.429  1456.603    swervolf/vga/vga_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1456.603    
                         arrival time                       -1474.691    
  -------------------------------------------------------------------
                         slack                                -18.087    

Slack (VIOLATED) :        -18.087ns  (required time - arrival time)
  Source:                 swervolf/vga/reg_ship_bullet_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_3/S
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.327ns  (logic 1.478ns (34.154%)  route 2.849ns (65.846%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -13.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 1457.473 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 1470.363 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.702  1470.363    swervolf/vga/clk_core_BUFG
    SLICE_X79Y114        FDRE                                         r  swervolf/vga/reg_ship_bullet_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456  1470.819 r  swervolf/vga/reg_ship_bullet_y_reg[5]/Q
                         net (fo=6, routed)           0.805  1471.624    swervolf/vga/VGA_timing/reg_ship_bullet_y[5]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.124  1471.748 r  swervolf/vga/VGA_timing/vga_r[3]_i_76/O
                         net (fo=1, routed)           0.000  1471.748    swervolf/vga/VGA_timing/vga_r[3]_i_76_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1472.281 r  swervolf/vga/VGA_timing/vga_r_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000  1472.281    swervolf/vga/VGA_timing/vga_r_reg[3]_i_24_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.398 f  swervolf/vga/VGA_timing/vga_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.886  1473.284    swervolf/vga/VGA_timing/vga_r_reg[3]_i_5_n_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.124  1473.408 f  swervolf/vga/VGA_timing/vga_r[3]_i_7_replica_comp/O
                         net (fo=1, routed)           0.789  1474.198    swervolf/vga/VGA_timing/vga_r[3]_i_7_n_0_repN_1
    SLICE_X85Y117        LUT6 (Prop_lut6_I5_O)        0.124  1474.322 r  swervolf/vga/VGA_timing/vga_r[3]_i_1_comp/O
                         net (fo=12, routed)          0.369  1474.690    swervolf/vga/VGA_timing_n_8
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_3/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.588  1457.473    swervolf/vga/clk_31_5
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.000  1457.473    
                         clock uncertainty           -0.441  1457.032    
    SLICE_X87Y117        FDSE (Setup_fdse_C_S)       -0.429  1456.603    swervolf/vga/vga_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                       1456.603    
                         arrival time                       -1474.691    
  -------------------------------------------------------------------
                         slack                                -18.087    

Slack (VIOLATED) :        -18.087ns  (required time - arrival time)
  Source:                 swervolf/vga/reg_ship_bullet_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_4/S
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.327ns  (logic 1.478ns (34.154%)  route 2.849ns (65.846%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -13.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 1457.473 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 1470.363 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.702  1470.363    swervolf/vga/clk_core_BUFG
    SLICE_X79Y114        FDRE                                         r  swervolf/vga/reg_ship_bullet_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456  1470.819 r  swervolf/vga/reg_ship_bullet_y_reg[5]/Q
                         net (fo=6, routed)           0.805  1471.624    swervolf/vga/VGA_timing/reg_ship_bullet_y[5]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.124  1471.748 r  swervolf/vga/VGA_timing/vga_r[3]_i_76/O
                         net (fo=1, routed)           0.000  1471.748    swervolf/vga/VGA_timing/vga_r[3]_i_76_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1472.281 r  swervolf/vga/VGA_timing/vga_r_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000  1472.281    swervolf/vga/VGA_timing/vga_r_reg[3]_i_24_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.398 f  swervolf/vga/VGA_timing/vga_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.886  1473.284    swervolf/vga/VGA_timing/vga_r_reg[3]_i_5_n_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.124  1473.408 f  swervolf/vga/VGA_timing/vga_r[3]_i_7_replica_comp/O
                         net (fo=1, routed)           0.789  1474.198    swervolf/vga/VGA_timing/vga_r[3]_i_7_n_0_repN_1
    SLICE_X85Y117        LUT6 (Prop_lut6_I5_O)        0.124  1474.322 r  swervolf/vga/VGA_timing/vga_r[3]_i_1_comp/O
                         net (fo=12, routed)          0.369  1474.690    swervolf/vga/VGA_timing_n_8
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_4/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.588  1457.473    swervolf/vga/clk_31_5
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_4/C
                         clock pessimism              0.000  1457.473    
                         clock uncertainty           -0.441  1457.032    
    SLICE_X87Y117        FDSE (Setup_fdse_C_S)       -0.429  1456.603    swervolf/vga/vga_r_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                       1456.603    
                         arrival time                       -1474.691    
  -------------------------------------------------------------------
                         slack                                -18.087    

Slack (VIOLATED) :        -18.087ns  (required time - arrival time)
  Source:                 swervolf/vga/reg_ship_bullet_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_8/S
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.327ns  (logic 1.478ns (34.154%)  route 2.849ns (65.846%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -13.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 1457.473 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 1470.363 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.702  1470.363    swervolf/vga/clk_core_BUFG
    SLICE_X79Y114        FDRE                                         r  swervolf/vga/reg_ship_bullet_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456  1470.819 r  swervolf/vga/reg_ship_bullet_y_reg[5]/Q
                         net (fo=6, routed)           0.805  1471.624    swervolf/vga/VGA_timing/reg_ship_bullet_y[5]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.124  1471.748 r  swervolf/vga/VGA_timing/vga_r[3]_i_76/O
                         net (fo=1, routed)           0.000  1471.748    swervolf/vga/VGA_timing/vga_r[3]_i_76_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1472.281 r  swervolf/vga/VGA_timing/vga_r_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000  1472.281    swervolf/vga/VGA_timing/vga_r_reg[3]_i_24_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.398 f  swervolf/vga/VGA_timing/vga_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.886  1473.284    swervolf/vga/VGA_timing/vga_r_reg[3]_i_5_n_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.124  1473.408 f  swervolf/vga/VGA_timing/vga_r[3]_i_7_replica_comp/O
                         net (fo=1, routed)           0.789  1474.198    swervolf/vga/VGA_timing/vga_r[3]_i_7_n_0_repN_1
    SLICE_X85Y117        LUT6 (Prop_lut6_I5_O)        0.124  1474.322 r  swervolf/vga/VGA_timing/vga_r[3]_i_1_comp/O
                         net (fo=12, routed)          0.369  1474.690    swervolf/vga/VGA_timing_n_8
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_8/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.588  1457.473    swervolf/vga/clk_31_5
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_8/C
                         clock pessimism              0.000  1457.473    
                         clock uncertainty           -0.441  1457.032    
    SLICE_X87Y117        FDSE (Setup_fdse_C_S)       -0.429  1456.603    swervolf/vga/vga_r_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                       1456.603    
                         arrival time                       -1474.691    
  -------------------------------------------------------------------
                         slack                                -18.087    

Slack (VIOLATED) :        -18.076ns  (required time - arrival time)
  Source:                 swervolf/vga/reg_ship_bullet_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.314ns  (logic 1.478ns (34.262%)  route 2.836ns (65.738%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -13.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 1457.471 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 1470.363 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.702  1470.363    swervolf/vga/clk_core_BUFG
    SLICE_X79Y114        FDRE                                         r  swervolf/vga/reg_ship_bullet_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456  1470.819 r  swervolf/vga/reg_ship_bullet_y_reg[5]/Q
                         net (fo=6, routed)           0.805  1471.624    swervolf/vga/VGA_timing/reg_ship_bullet_y[5]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.124  1471.748 r  swervolf/vga/VGA_timing/vga_r[3]_i_76/O
                         net (fo=1, routed)           0.000  1471.748    swervolf/vga/VGA_timing/vga_r[3]_i_76_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1472.281 r  swervolf/vga/VGA_timing/vga_r_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000  1472.281    swervolf/vga/VGA_timing/vga_r_reg[3]_i_24_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.398 f  swervolf/vga/VGA_timing/vga_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.886  1473.284    swervolf/vga/VGA_timing/vga_r_reg[3]_i_5_n_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.124  1473.408 f  swervolf/vga/VGA_timing/vga_r[3]_i_7_replica_comp/O
                         net (fo=1, routed)           0.789  1474.198    swervolf/vga/VGA_timing/vga_r[3]_i_7_n_0_repN_1
    SLICE_X85Y117        LUT6 (Prop_lut6_I5_O)        0.124  1474.322 r  swervolf/vga/VGA_timing/vga_r[3]_i_1_comp/O
                         net (fo=12, routed)          0.355  1474.677    swervolf/vga/VGA_timing_n_8
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.586  1457.471    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]/C
                         clock pessimism              0.000  1457.471    
                         clock uncertainty           -0.441  1457.030    
    SLICE_X83Y117        FDSE (Setup_fdse_C_S)       -0.429  1456.601    swervolf/vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                       1456.601    
                         arrival time                       -1474.677    
  -------------------------------------------------------------------
                         slack                                -18.076    

Slack (VIOLATED) :        -18.076ns  (required time - arrival time)
  Source:                 swervolf/vga/reg_ship_bullet_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_11/S
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.314ns  (logic 1.478ns (34.262%)  route 2.836ns (65.738%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -13.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 1457.471 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 1470.363 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.702  1470.363    swervolf/vga/clk_core_BUFG
    SLICE_X79Y114        FDRE                                         r  swervolf/vga/reg_ship_bullet_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456  1470.819 r  swervolf/vga/reg_ship_bullet_y_reg[5]/Q
                         net (fo=6, routed)           0.805  1471.624    swervolf/vga/VGA_timing/reg_ship_bullet_y[5]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.124  1471.748 r  swervolf/vga/VGA_timing/vga_r[3]_i_76/O
                         net (fo=1, routed)           0.000  1471.748    swervolf/vga/VGA_timing/vga_r[3]_i_76_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1472.281 r  swervolf/vga/VGA_timing/vga_r_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000  1472.281    swervolf/vga/VGA_timing/vga_r_reg[3]_i_24_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.398 f  swervolf/vga/VGA_timing/vga_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.886  1473.284    swervolf/vga/VGA_timing/vga_r_reg[3]_i_5_n_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.124  1473.408 f  swervolf/vga/VGA_timing/vga_r[3]_i_7_replica_comp/O
                         net (fo=1, routed)           0.789  1474.198    swervolf/vga/VGA_timing/vga_r[3]_i_7_n_0_repN_1
    SLICE_X85Y117        LUT6 (Prop_lut6_I5_O)        0.124  1474.322 r  swervolf/vga/VGA_timing/vga_r[3]_i_1_comp/O
                         net (fo=12, routed)          0.355  1474.677    swervolf/vga/VGA_timing_n_8
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_11/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.586  1457.471    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_11/C
                         clock pessimism              0.000  1457.471    
                         clock uncertainty           -0.441  1457.030    
    SLICE_X83Y117        FDSE (Setup_fdse_C_S)       -0.429  1456.601    swervolf/vga/vga_r_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                       1456.601    
                         arrival time                       -1474.677    
  -------------------------------------------------------------------
                         slack                                -18.076    

Slack (VIOLATED) :        -18.076ns  (required time - arrival time)
  Source:                 swervolf/vga/reg_ship_bullet_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.314ns  (logic 1.478ns (34.262%)  route 2.836ns (65.738%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -13.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 1457.471 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 1470.363 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.702  1470.363    swervolf/vga/clk_core_BUFG
    SLICE_X79Y114        FDRE                                         r  swervolf/vga/reg_ship_bullet_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456  1470.819 r  swervolf/vga/reg_ship_bullet_y_reg[5]/Q
                         net (fo=6, routed)           0.805  1471.624    swervolf/vga/VGA_timing/reg_ship_bullet_y[5]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.124  1471.748 r  swervolf/vga/VGA_timing/vga_r[3]_i_76/O
                         net (fo=1, routed)           0.000  1471.748    swervolf/vga/VGA_timing/vga_r[3]_i_76_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1472.281 r  swervolf/vga/VGA_timing/vga_r_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000  1472.281    swervolf/vga/VGA_timing/vga_r_reg[3]_i_24_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.398 f  swervolf/vga/VGA_timing/vga_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.886  1473.284    swervolf/vga/VGA_timing/vga_r_reg[3]_i_5_n_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.124  1473.408 f  swervolf/vga/VGA_timing/vga_r[3]_i_7_replica_comp/O
                         net (fo=1, routed)           0.789  1474.198    swervolf/vga/VGA_timing/vga_r[3]_i_7_n_0_repN_1
    SLICE_X85Y117        LUT6 (Prop_lut6_I5_O)        0.124  1474.322 r  swervolf/vga/VGA_timing/vga_r[3]_i_1_comp/O
                         net (fo=12, routed)          0.355  1474.677    swervolf/vga/VGA_timing_n_8
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.586  1457.471    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000  1457.471    
                         clock uncertainty           -0.441  1457.030    
    SLICE_X83Y117        FDSE (Setup_fdse_C_S)       -0.429  1456.601    swervolf/vga/vga_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1456.601    
                         arrival time                       -1474.677    
  -------------------------------------------------------------------
                         slack                                -18.076    

Slack (VIOLATED) :        -18.076ns  (required time - arrival time)
  Source:                 swervolf/vga/reg_ship_bullet_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_5/S
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.314ns  (logic 1.478ns (34.262%)  route 2.836ns (65.738%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -13.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 1457.471 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 1470.363 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.702  1470.363    swervolf/vga/clk_core_BUFG
    SLICE_X79Y114        FDRE                                         r  swervolf/vga/reg_ship_bullet_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456  1470.819 r  swervolf/vga/reg_ship_bullet_y_reg[5]/Q
                         net (fo=6, routed)           0.805  1471.624    swervolf/vga/VGA_timing/reg_ship_bullet_y[5]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.124  1471.748 r  swervolf/vga/VGA_timing/vga_r[3]_i_76/O
                         net (fo=1, routed)           0.000  1471.748    swervolf/vga/VGA_timing/vga_r[3]_i_76_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1472.281 r  swervolf/vga/VGA_timing/vga_r_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000  1472.281    swervolf/vga/VGA_timing/vga_r_reg[3]_i_24_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.398 f  swervolf/vga/VGA_timing/vga_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.886  1473.284    swervolf/vga/VGA_timing/vga_r_reg[3]_i_5_n_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.124  1473.408 f  swervolf/vga/VGA_timing/vga_r[3]_i_7_replica_comp/O
                         net (fo=1, routed)           0.789  1474.198    swervolf/vga/VGA_timing/vga_r[3]_i_7_n_0_repN_1
    SLICE_X85Y117        LUT6 (Prop_lut6_I5_O)        0.124  1474.322 r  swervolf/vga/VGA_timing/vga_r[3]_i_1_comp/O
                         net (fo=12, routed)          0.355  1474.677    swervolf/vga/VGA_timing_n_8
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_5/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.586  1457.471    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_5/C
                         clock pessimism              0.000  1457.471    
                         clock uncertainty           -0.441  1457.030    
    SLICE_X83Y117        FDSE (Setup_fdse_C_S)       -0.429  1456.601    swervolf/vga/vga_r_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                       1456.601    
                         arrival time                       -1474.677    
  -------------------------------------------------------------------
                         slack                                -18.076    

Slack (VIOLATED) :        -18.076ns  (required time - arrival time)
  Source:                 swervolf/vga/reg_ship_bullet_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_6/S
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_31_5_clk_wiz_0 rise@1460.317ns - clk_core rise@1460.000ns)
  Data Path Delay:        4.314ns  (logic 1.478ns (34.262%)  route 2.836ns (65.738%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -13.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 1457.471 - 1460.317 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 1470.363 - 1460.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   1460.000  1460.000 r  
    E3                                                0.000  1460.000 r  clk (IN)
                         net (fo=0)                   0.000  1460.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1461.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  1462.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088  1462.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713  1464.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1464.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832  1466.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  1466.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012  1468.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1468.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.702  1470.363    swervolf/vga/clk_core_BUFG
    SLICE_X79Y114        FDRE                                         r  swervolf/vga/reg_ship_bullet_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.456  1470.819 r  swervolf/vga/reg_ship_bullet_y_reg[5]/Q
                         net (fo=6, routed)           0.805  1471.624    swervolf/vga/VGA_timing/reg_ship_bullet_y[5]
    SLICE_X80Y113        LUT4 (Prop_lut4_I2_O)        0.124  1471.748 r  swervolf/vga/VGA_timing/vga_r[3]_i_76/O
                         net (fo=1, routed)           0.000  1471.748    swervolf/vga/VGA_timing/vga_r[3]_i_76_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1472.281 r  swervolf/vga/VGA_timing/vga_r_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000  1472.281    swervolf/vga/VGA_timing/vga_r_reg[3]_i_24_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1472.398 f  swervolf/vga/VGA_timing/vga_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.886  1473.284    swervolf/vga/VGA_timing/vga_r_reg[3]_i_5_n_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.124  1473.408 f  swervolf/vga/VGA_timing/vga_r[3]_i_7_replica_comp/O
                         net (fo=1, routed)           0.789  1474.198    swervolf/vga/VGA_timing/vga_r[3]_i_7_n_0_repN_1
    SLICE_X85Y117        LUT6 (Prop_lut6_I5_O)        0.124  1474.322 r  swervolf/vga/VGA_timing/vga_r[3]_i_1_comp/O
                         net (fo=12, routed)          0.355  1474.677    swervolf/vga/VGA_timing_n_8
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_6/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                   1460.317  1460.317 r  
    E3                   IBUF                         0.000  1460.317 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162  1461.479    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324  1454.155 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639  1455.794    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091  1455.885 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          1.586  1457.471    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_6/C
                         clock pessimism              0.000  1457.471    
                         clock uncertainty           -0.441  1457.030    
    SLICE_X83Y117        FDSE (Setup_fdse_C_S)       -0.429  1456.601    swervolf/vga/vga_r_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                       1456.601    
                         arrival time                       -1474.677    
  -------------------------------------------------------------------
                         slack                                -18.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.905ns  (arrival time - required time)
  Source:                 swervolf/vga/reg_ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.276ns (29.626%)  route 0.656ns (70.374%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.599     3.246    swervolf/vga/clk_core_BUFG
    SLICE_X89Y114        FDRE                                         r  swervolf/vga/reg_ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     3.387 r  swervolf/vga/reg_ship_x_reg[4]/Q
                         net (fo=5, routed)           0.151     3.539    swervolf/vga/VGA_timing/vga_r_reg[3]_i_194_0
    SLICE_X87Y114        LUT5 (Prop_lut5_I0_O)        0.045     3.584 r  swervolf/vga/VGA_timing/vga_r[3]_i_43/O
                         net (fo=1, routed)           0.194     3.778    swervolf/vga/VGA_timing/vga_r[3]_i_43_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.045     3.823 r  swervolf/vga/VGA_timing/vga_r[3]_i_8_comp/O
                         net (fo=1, routed)           0.140     3.963    swervolf/vga/VGA_timing/vga_r[3]_i_8_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I2_O)        0.045     4.008 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.170     4.178    swervolf/vga/VGA_timing_n_9
    SLICE_X85Y116        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.865    -1.246    swervolf/vga/clk_31_5
    SLICE_X85Y116        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_10/C
                         clock pessimism              0.000    -1.246    
                         clock uncertainty            0.441    -0.805    
    SLICE_X85Y116        FDSE (Hold_fdse_C_D)         0.078    -0.727    swervolf/vga/vga_r_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                           4.178    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.954ns  (arrival time - required time)
  Source:                 swervolf/vga/reg_ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.276ns (28.139%)  route 0.705ns (71.861%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.599     3.246    swervolf/vga/clk_core_BUFG
    SLICE_X89Y114        FDRE                                         r  swervolf/vga/reg_ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     3.387 r  swervolf/vga/reg_ship_x_reg[4]/Q
                         net (fo=5, routed)           0.151     3.539    swervolf/vga/VGA_timing/vga_r_reg[3]_i_194_0
    SLICE_X87Y114        LUT5 (Prop_lut5_I0_O)        0.045     3.584 r  swervolf/vga/VGA_timing/vga_r[3]_i_43/O
                         net (fo=1, routed)           0.194     3.778    swervolf/vga/VGA_timing/vga_r[3]_i_43_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.045     3.823 r  swervolf/vga/VGA_timing/vga_r[3]_i_8_comp/O
                         net (fo=1, routed)           0.140     3.963    swervolf/vga/VGA_timing/vga_r[3]_i_8_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I2_O)        0.045     4.008 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.219     4.227    swervolf/vga/VGA_timing_n_9
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.864    -1.246    swervolf/vga/clk_31_5
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_4/C
                         clock pessimism              0.000    -1.246    
                         clock uncertainty            0.441    -0.805    
    SLICE_X87Y117        FDSE (Hold_fdse_C_D)         0.078    -0.727    swervolf/vga/vga_r_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                           4.227    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.955ns  (arrival time - required time)
  Source:                 swervolf/vga/reg_ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.276ns (28.346%)  route 0.698ns (71.654%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.599     3.246    swervolf/vga/clk_core_BUFG
    SLICE_X89Y114        FDRE                                         r  swervolf/vga/reg_ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     3.387 r  swervolf/vga/reg_ship_x_reg[4]/Q
                         net (fo=5, routed)           0.151     3.539    swervolf/vga/VGA_timing/vga_r_reg[3]_i_194_0
    SLICE_X87Y114        LUT5 (Prop_lut5_I0_O)        0.045     3.584 r  swervolf/vga/VGA_timing/vga_r[3]_i_43/O
                         net (fo=1, routed)           0.194     3.778    swervolf/vga/VGA_timing/vga_r[3]_i_43_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.045     3.823 r  swervolf/vga/VGA_timing/vga_r[3]_i_8_comp/O
                         net (fo=1, routed)           0.140     3.963    swervolf/vga/VGA_timing/vga_r[3]_i_8_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I2_O)        0.045     4.008 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.212     4.220    swervolf/vga/VGA_timing_n_9
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.863    -1.247    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_5/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.441    -0.806    
    SLICE_X83Y117        FDSE (Hold_fdse_C_D)         0.071    -0.735    swervolf/vga/vga_r_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.955ns  (arrival time - required time)
  Source:                 swervolf/vga/reg_ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.276ns (28.346%)  route 0.698ns (71.654%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.599     3.246    swervolf/vga/clk_core_BUFG
    SLICE_X89Y114        FDRE                                         r  swervolf/vga/reg_ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     3.387 r  swervolf/vga/reg_ship_x_reg[4]/Q
                         net (fo=5, routed)           0.151     3.539    swervolf/vga/VGA_timing/vga_r_reg[3]_i_194_0
    SLICE_X87Y114        LUT5 (Prop_lut5_I0_O)        0.045     3.584 r  swervolf/vga/VGA_timing/vga_r[3]_i_43/O
                         net (fo=1, routed)           0.194     3.778    swervolf/vga/VGA_timing/vga_r[3]_i_43_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.045     3.823 r  swervolf/vga/VGA_timing/vga_r[3]_i_8_comp/O
                         net (fo=1, routed)           0.140     3.963    swervolf/vga/VGA_timing/vga_r[3]_i_8_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I2_O)        0.045     4.008 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.212     4.220    swervolf/vga/VGA_timing_n_9
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.863    -1.247    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_6/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.441    -0.806    
    SLICE_X83Y117        FDSE (Hold_fdse_C_D)         0.071    -0.735    swervolf/vga/vga_r_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.957ns  (arrival time - required time)
  Source:                 swervolf/vga/reg_ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.276ns (28.294%)  route 0.699ns (71.706%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.599     3.246    swervolf/vga/clk_core_BUFG
    SLICE_X89Y114        FDRE                                         r  swervolf/vga/reg_ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     3.387 r  swervolf/vga/reg_ship_x_reg[4]/Q
                         net (fo=5, routed)           0.151     3.539    swervolf/vga/VGA_timing/vga_r_reg[3]_i_194_0
    SLICE_X87Y114        LUT5 (Prop_lut5_I0_O)        0.045     3.584 r  swervolf/vga/VGA_timing/vga_r[3]_i_43/O
                         net (fo=1, routed)           0.194     3.778    swervolf/vga/VGA_timing/vga_r[3]_i_43_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.045     3.823 r  swervolf/vga/VGA_timing/vga_r[3]_i_8_comp/O
                         net (fo=1, routed)           0.140     3.963    swervolf/vga/VGA_timing/vga_r[3]_i_8_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I2_O)        0.045     4.008 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.214     4.222    swervolf/vga/VGA_timing_n_9
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.863    -1.247    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.441    -0.806    
    SLICE_X83Y117        FDSE (Hold_fdse_C_D)         0.071    -0.735    swervolf/vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           4.222    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.958ns  (arrival time - required time)
  Source:                 swervolf/vga/reg_ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.276ns (28.346%)  route 0.698ns (71.654%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.599     3.246    swervolf/vga/clk_core_BUFG
    SLICE_X89Y114        FDRE                                         r  swervolf/vga/reg_ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     3.387 r  swervolf/vga/reg_ship_x_reg[4]/Q
                         net (fo=5, routed)           0.151     3.539    swervolf/vga/VGA_timing/vga_r_reg[3]_i_194_0
    SLICE_X87Y114        LUT5 (Prop_lut5_I0_O)        0.045     3.584 r  swervolf/vga/VGA_timing/vga_r[3]_i_43/O
                         net (fo=1, routed)           0.194     3.778    swervolf/vga/VGA_timing/vga_r[3]_i_43_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.045     3.823 r  swervolf/vga/VGA_timing/vga_r[3]_i_8_comp/O
                         net (fo=1, routed)           0.140     3.963    swervolf/vga/VGA_timing/vga_r[3]_i_8_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I2_O)        0.045     4.008 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.212     4.220    swervolf/vga/VGA_timing_n_9
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.863    -1.247    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_7/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.441    -0.806    
    SLICE_X83Y117        FDSE (Hold_fdse_C_D)         0.068    -0.738    swervolf/vga/vga_r_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.960ns  (arrival time - required time)
  Source:                 swervolf/vga/reg_ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.276ns (28.138%)  route 0.705ns (71.862%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.599     3.246    swervolf/vga/clk_core_BUFG
    SLICE_X89Y114        FDRE                                         r  swervolf/vga/reg_ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     3.387 r  swervolf/vga/reg_ship_x_reg[4]/Q
                         net (fo=5, routed)           0.151     3.539    swervolf/vga/VGA_timing/vga_r_reg[3]_i_194_0
    SLICE_X87Y114        LUT5 (Prop_lut5_I0_O)        0.045     3.584 r  swervolf/vga/VGA_timing/vga_r[3]_i_43/O
                         net (fo=1, routed)           0.194     3.778    swervolf/vga/VGA_timing/vga_r[3]_i_43_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.045     3.823 r  swervolf/vga/VGA_timing/vga_r[3]_i_8_comp/O
                         net (fo=1, routed)           0.140     3.963    swervolf/vga/VGA_timing/vga_r[3]_i_8_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I2_O)        0.045     4.008 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.219     4.227    swervolf/vga/VGA_timing_n_9
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.863    -1.247    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.441    -0.806    
    SLICE_X83Y117        FDSE (Hold_fdse_C_D)         0.073    -0.733    swervolf/vga/vga_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                           4.227    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.961ns  (arrival time - required time)
  Source:                 swervolf/vga/reg_ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.276ns (28.294%)  route 0.699ns (71.706%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.599     3.246    swervolf/vga/clk_core_BUFG
    SLICE_X89Y114        FDRE                                         r  swervolf/vga/reg_ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     3.387 r  swervolf/vga/reg_ship_x_reg[4]/Q
                         net (fo=5, routed)           0.151     3.539    swervolf/vga/VGA_timing/vga_r_reg[3]_i_194_0
    SLICE_X87Y114        LUT5 (Prop_lut5_I0_O)        0.045     3.584 r  swervolf/vga/VGA_timing/vga_r[3]_i_43/O
                         net (fo=1, routed)           0.194     3.778    swervolf/vga/VGA_timing/vga_r[3]_i_43_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.045     3.823 r  swervolf/vga/VGA_timing/vga_r[3]_i_8_comp/O
                         net (fo=1, routed)           0.140     3.963    swervolf/vga/VGA_timing/vga_r[3]_i_8_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I2_O)        0.045     4.008 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.214     4.222    swervolf/vga/VGA_timing_n_9
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.863    -1.247    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_11/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.441    -0.806    
    SLICE_X83Y117        FDSE (Hold_fdse_C_D)         0.067    -0.739    swervolf/vga/vga_r_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                           4.222    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.962ns  (arrival time - required time)
  Source:                 swervolf/vga/reg_ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.276ns (28.138%)  route 0.705ns (71.862%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.599     3.246    swervolf/vga/clk_core_BUFG
    SLICE_X89Y114        FDRE                                         r  swervolf/vga/reg_ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     3.387 r  swervolf/vga/reg_ship_x_reg[4]/Q
                         net (fo=5, routed)           0.151     3.539    swervolf/vga/VGA_timing/vga_r_reg[3]_i_194_0
    SLICE_X87Y114        LUT5 (Prop_lut5_I0_O)        0.045     3.584 r  swervolf/vga/VGA_timing/vga_r[3]_i_43/O
                         net (fo=1, routed)           0.194     3.778    swervolf/vga/VGA_timing/vga_r[3]_i_43_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.045     3.823 r  swervolf/vga/VGA_timing/vga_r[3]_i_8_comp/O
                         net (fo=1, routed)           0.140     3.963    swervolf/vga/VGA_timing/vga_r[3]_i_8_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I2_O)        0.045     4.008 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.219     4.227    swervolf/vga/VGA_timing_n_9
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.863    -1.247    swervolf/vga/clk_31_5
    SLICE_X83Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_9/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.441    -0.806    
    SLICE_X83Y117        FDSE (Hold_fdse_C_D)         0.071    -0.735    swervolf/vga/vga_r_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           4.227    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             4.964ns  (arrival time - required time)
  Source:                 swervolf/vga/reg_ship_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDSE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.276ns (28.093%)  route 0.706ns (71.907%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.599     3.246    swervolf/vga/clk_core_BUFG
    SLICE_X89Y114        FDRE                                         r  swervolf/vga/reg_ship_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     3.387 r  swervolf/vga/reg_ship_x_reg[4]/Q
                         net (fo=5, routed)           0.151     3.539    swervolf/vga/VGA_timing/vga_r_reg[3]_i_194_0
    SLICE_X87Y114        LUT5 (Prop_lut5_I0_O)        0.045     3.584 r  swervolf/vga/VGA_timing/vga_r[3]_i_43/O
                         net (fo=1, routed)           0.194     3.778    swervolf/vga/VGA_timing/vga_r[3]_i_43_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.045     3.823 r  swervolf/vga/VGA_timing/vga_r[3]_i_8_comp/O
                         net (fo=1, routed)           0.140     3.963    swervolf/vga/VGA_timing/vga_r[3]_i_8_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I2_O)        0.045     4.008 r  swervolf/vga/VGA_timing/vga_r[3]_i_2_comp/O
                         net (fo=12, routed)          0.221     4.229    swervolf/vga/VGA_timing_n_9
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    instance_name/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  instance_name/inst/clkout1_buf/O
                         net (fo=39, routed)          0.864    -1.246    swervolf/vga/clk_31_5
    SLICE_X87Y117        FDSE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.000    -1.246    
                         clock uncertainty            0.441    -0.805    
    SLICE_X87Y117        FDSE (Hold_fdse_C_D)         0.070    -0.735    swervolf/vga/vga_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           4.229    
  -------------------------------------------------------------------
                         slack                                  4.964    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.419ns (21.379%)  route 1.541ns (78.621%))
  Logic Levels:           0  
  Clock Path Skew:        -4.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 15.912 - 10.000 ) 
    Source Clock Delay      (SCD):    10.273ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.611    10.273    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X57Y70         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDCE (Prop_fdce_C_Q)         0.419    10.692 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[1]/Q
                         net (fo=75, routed)          1.541    12.232    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X65Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.511    15.912    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X65Y57         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.144    
                         clock uncertainty           -0.172    15.971    
    SLICE_X65Y57         FDCE (Setup_fdce_C_D)       -0.256    15.715    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.715    
                         arrival time                         -12.232    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.774ns (36.266%)  route 1.360ns (63.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 15.895 - 10.000 ) 
    Source Clock Delay      (SCD):    10.272ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.610    10.272    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X62Y75         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.478    10.750 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][55]/Q
                         net (fo=1, routed)           1.360    12.110    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][23]
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.296    12.406 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[55]_i_1/O
                         net (fo=1, routed)           0.000    12.406    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[23]
    SLICE_X59Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.494    15.895    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism              0.232    16.127    
                         clock uncertainty           -0.172    15.954    
    SLICE_X59Y76         FDCE (Setup_fdce_C_D)        0.031    15.985    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         15.985    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.642ns (31.488%)  route 1.397ns (68.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 15.895 - 10.000 ) 
    Source Clock Delay      (SCD):    10.272ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.610    10.272    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X62Y75         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.518    10.790 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][23]/Q
                         net (fo=1, routed)           1.397    12.186    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][0]
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.124    12.310 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[23]_i_1/O
                         net (fo=1, routed)           0.000    12.310    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[0]
    SLICE_X59Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.494    15.895    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism              0.232    16.127    
                         clock uncertainty           -0.172    15.954    
    SLICE_X59Y76         FDCE (Setup_fdce_C_D)        0.031    15.985    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.985    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.818%)  route 1.414ns (73.182%))
  Logic Levels:           0  
  Clock Path Skew:        -4.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 15.913 - 10.000 ) 
    Source Clock Delay      (SCD):    10.292ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.630    10.292    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X62Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDCE (Prop_fdce_C_Q)         0.518    10.810 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[0]/Q
                         net (fo=7, routed)           1.414    12.223    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/wptr_q__2[0]
    SLICE_X62Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.512    15.913    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/user_clk
    SLICE_X62Y50         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.145    
                         clock uncertainty           -0.172    15.972    
    SLICE_X62Y50         FDCE (Setup_fdce_C_D)       -0.058    15.914    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.914    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][67]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.773ns (37.712%)  route 1.277ns (62.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 15.911 - 10.000 ) 
    Source Clock Delay      (SCD):    10.292ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.630    10.292    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X66Y91         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.478    10.770 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][67]/Q
                         net (fo=1, routed)           1.277    12.046    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][67]
    SLICE_X66Y90         LUT4 (Prop_lut4_I0_O)        0.295    12.341 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[67]_i_1/O
                         net (fo=1, routed)           0.000    12.341    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[66]
    SLICE_X66Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.510    15.911    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism              0.232    16.143    
                         clock uncertainty           -0.172    15.970    
    SLICE_X66Y90         FDCE (Setup_fdce_C_D)        0.079    16.049    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                         -12.341    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][73]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.779ns (41.082%)  route 1.117ns (58.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 15.911 - 10.000 ) 
    Source Clock Delay      (SCD):    10.292ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.630    10.292    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X66Y91         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.478    10.770 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][73]/Q
                         net (fo=1, routed)           1.117    11.887    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][73]
    SLICE_X67Y90         LUT4 (Prop_lut4_I0_O)        0.301    12.188 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[73]_i_1/O
                         net (fo=1, routed)           0.000    12.188    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[72]
    SLICE_X67Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.510    15.911    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X67Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism              0.232    16.143    
                         clock uncertainty           -0.172    15.970    
    SLICE_X67Y90         FDCE (Setup_fdce_C_D)        0.032    16.002    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         16.002    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.773ns (39.900%)  route 1.164ns (60.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 15.893 - 10.000 ) 
    Source Clock Delay      (SCD):    10.270ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.608    10.270    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X60Y74         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.478    10.748 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][53]/Q
                         net (fo=1, routed)           1.164    11.912    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[21]
    SLICE_X60Y75         LUT4 (Prop_lut4_I1_O)        0.295    12.207 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[53]_i_1/O
                         net (fo=1, routed)           0.000    12.207    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[21]
    SLICE_X60Y75         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.492    15.893    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X60Y75         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism              0.232    16.125    
                         clock uncertainty           -0.172    15.952    
    SLICE_X60Y75         FDCE (Setup_fdce_C_D)        0.079    16.031    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         16.031    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.456ns (26.267%)  route 1.280ns (73.733%))
  Logic Levels:           0  
  Clock Path Skew:        -4.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 15.911 - 10.000 ) 
    Source Clock Delay      (SCD):    10.281ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.619    10.281    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X69Y69         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y69         FDCE (Prop_fdce_C_Q)         0.456    10.737 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/Q
                         net (fo=75, routed)          1.280    12.017    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X71Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.510    15.911    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X71Y60         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.143    
                         clock uncertainty           -0.172    15.970    
    SLICE_X71Y60         FDCE (Setup_fdce_C_D)       -0.103    15.867    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.867    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][50]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.773ns (41.703%)  route 1.081ns (58.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 15.909 - 10.000 ) 
    Source Clock Delay      (SCD):    10.286ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.624    10.286    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X60Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.478    10.764 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][50]/Q
                         net (fo=1, routed)           1.081    11.844    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][50]
    SLICE_X62Y88         LUT4 (Prop_lut4_I0_O)        0.295    12.139 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[50]_i_1/O
                         net (fo=1, routed)           0.000    12.139    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[49]
    SLICE_X62Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.508    15.909    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism              0.232    16.141    
                         clock uncertainty           -0.172    15.968    
    SLICE_X62Y88         FDCE (Setup_fdce_C_D)        0.079    16.047    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         16.047    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][70]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.779ns (43.623%)  route 1.007ns (56.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 15.908 - 10.000 ) 
    Source Clock Delay      (SCD):    10.288ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.626    10.288    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X70Y86         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.478    10.766 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][70]/Q
                         net (fo=1, routed)           1.007    11.772    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[33]
    SLICE_X69Y86         LUT4 (Prop_lut4_I1_O)        0.301    12.073 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[70]_i_1/O
                         net (fo=1, routed)           0.000    12.073    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[33]
    SLICE_X69Y86         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.507    15.908    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X69Y86         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism              0.232    16.140    
                         clock uncertainty           -0.172    15.967    
    SLICE_X69Y86         FDCE (Setup_fdce_C_D)        0.031    15.998    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         15.998    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  3.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.554     3.201    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X68Y76         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.141     3.342 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][51]/Q
                         net (fo=1, routed)           0.054     3.396    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[19]
    SLICE_X69Y76         LUT4 (Prop_lut4_I1_O)        0.045     3.441 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[51]_i_1/O
                         net (fo=1, routed)           0.000     3.441    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[19]
    SLICE_X69Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.825     2.385    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X69Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism             -0.280     2.104    
                         clock uncertainty            0.172     2.277    
    SLICE_X69Y76         FDCE (Hold_fdce_C_D)         0.091     2.368    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           3.441    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][56]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.563     3.210    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X61Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     3.351 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][56]/Q
                         net (fo=1, routed)           0.087     3.438    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][56]
    SLICE_X60Y92         LUT4 (Prop_lut4_I3_O)        0.045     3.483 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[56]_i_1/O
                         net (fo=1, routed)           0.000     3.483    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[55]
    SLICE_X60Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.836     2.396    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X60Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism             -0.280     2.115    
                         clock uncertainty            0.172     2.288    
    SLICE_X60Y92         FDCE (Hold_fdce_C_D)         0.120     2.408    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.552     3.199    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X61Y73         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     3.340 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][27]/Q
                         net (fo=1, routed)           0.087     3.427    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[3]
    SLICE_X60Y73         LUT4 (Prop_lut4_I1_O)        0.045     3.472 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[27]_i_1/O
                         net (fo=1, routed)           0.000     3.472    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[3]
    SLICE_X60Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.822     2.382    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X60Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]/C
                         clock pessimism             -0.280     2.101    
                         clock uncertainty            0.172     2.274    
    SLICE_X60Y73         FDCE (Hold_fdce_C_D)         0.120     2.394    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.565     3.212    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X65Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     3.353 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][57]/Q
                         net (fo=1, routed)           0.099     3.453    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][57]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.045     3.498 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[57]_i_1/O
                         net (fo=1, routed)           0.000     3.498    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[56]
    SLICE_X66Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.839     2.399    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism             -0.280     2.118    
                         clock uncertainty            0.172     2.291    
    SLICE_X66Y92         FDCE (Hold_fdce_C_D)         0.121     2.412    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.564     3.211    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X64Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.141     3.352 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][52]/Q
                         net (fo=1, routed)           0.102     3.454    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][52]
    SLICE_X66Y88         LUT4 (Prop_lut4_I3_O)        0.045     3.499 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[52]_i_1/O
                         net (fo=1, routed)           0.000     3.499    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[51]
    SLICE_X66Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.838     2.398    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism             -0.280     2.117    
                         clock uncertainty            0.172     2.290    
    SLICE_X66Y88         FDCE (Hold_fdce_C_D)         0.121     2.411    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][50]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.563     3.210    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X56Y56         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDRE (Prop_fdre_C_Q)         0.164     3.374 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][50]/Q
                         net (fo=1, routed)           0.049     3.423    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[24]
    SLICE_X57Y56         LUT4 (Prop_lut4_I1_O)        0.045     3.468 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[50]_i_1/O
                         net (fo=1, routed)           0.000     3.468    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[24]
    SLICE_X57Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.835     2.395    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X57Y56         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism             -0.280     2.114    
                         clock uncertainty            0.172     2.287    
    SLICE_X57Y56         FDCE (Hold_fdce_C_D)         0.092     2.379    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.301%)  route 0.103ns (35.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.563     3.210    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X64Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141     3.351 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][30]/Q
                         net (fo=1, routed)           0.103     3.455    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][30]
    SLICE_X66Y88         LUT4 (Prop_lut4_I0_O)        0.045     3.500 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[30]_i_1/O
                         net (fo=1, routed)           0.000     3.500    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[29]
    SLICE_X66Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.838     2.398    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism             -0.280     2.117    
                         clock uncertainty            0.172     2.290    
    SLICE_X66Y88         FDCE (Hold_fdce_C_D)         0.120     2.410    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.561     3.208    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X58Y62         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.164     3.372 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][44]/Q
                         net (fo=1, routed)           0.050     3.422    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][18]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.045     3.467 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[44]_i_1/O
                         net (fo=1, routed)           0.000     3.467    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[18]
    SLICE_X59Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.833     2.393    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X59Y62         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.280     2.112    
                         clock uncertainty            0.172     2.285    
    SLICE_X59Y62         FDCE (Hold_fdce_C_D)         0.092     2.377    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.564     3.211    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X68Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.141     3.352 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/Q
                         net (fo=1, routed)           0.085     3.437    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][43]
    SLICE_X69Y88         LUT4 (Prop_lut4_I0_O)        0.045     3.482 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[43]_i_1/O
                         net (fo=1, routed)           0.000     3.482    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[42]
    SLICE_X69Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.838     2.398    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.280     2.117    
                         clock uncertainty            0.172     2.290    
    SLICE_X69Y88         FDCE (Hold_fdce_C_D)         0.092     2.382    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.564     3.211    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X68Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.141     3.352 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][26]/Q
                         net (fo=1, routed)           0.086     3.438    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][26]
    SLICE_X69Y88         LUT4 (Prop_lut4_I0_O)        0.045     3.483 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[26]_i_1/O
                         net (fo=1, routed)           0.000     3.483    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[25]
    SLICE_X69Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.838     2.398    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism             -0.280     2.117    
                         clock uncertainty            0.172     2.290    
    SLICE_X69Y88         FDCE (Hold_fdce_C_D)         0.091     2.381    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  1.102    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        11.225ns  (logic 0.580ns (5.167%)  route 10.645ns (94.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.690ns = ( 29.690 - 20.000 ) 
    Source Clock Delay      (SCD):    6.249ns = ( 16.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.616    16.249    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X61Y71         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456    16.705 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/Q
                         net (fo=1, routed)          10.645    27.350    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][34]
    SLICE_X60Y72         LUT4 (Prop_lut4_I0_O)        0.124    27.474 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[34]_i_1__0/O
                         net (fo=1, routed)           0.000    27.474    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[31]
    SLICE_X60Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.492    29.690    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y72         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism              0.232    29.922    
                         clock uncertainty           -0.173    29.749    
    SLICE_X60Y72         FDCE (Setup_fdce_C_D)        0.081    29.830    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         29.830    
                         arrival time                         -27.474    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][61]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        10.358ns  (logic 0.642ns (6.198%)  route 9.716ns (93.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.695ns = ( 29.695 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 16.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.619    16.252    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X66Y78         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.518    16.770 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][61]/Q
                         net (fo=1, routed)           9.716    26.485    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][61]
    SLICE_X62Y79         LUT4 (Prop_lut4_I3_O)        0.124    26.609 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[61]_i_1__0/O
                         net (fo=1, routed)           0.000    26.609    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[58]
    SLICE_X62Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.497    29.695    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism              0.232    29.927    
                         clock uncertainty           -0.173    29.754    
    SLICE_X62Y79         FDCE (Setup_fdce_C_D)        0.079    29.833    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                         29.833    
                         arrival time                         -26.609    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.732ns  (logic 0.642ns (6.597%)  route 9.090ns (93.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.692ns = ( 29.692 - 20.000 ) 
    Source Clock Delay      (SCD):    6.251ns = ( 16.251 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.618    16.251    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X62Y71         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.518    16.769 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][6]/Q
                         net (fo=1, routed)           9.090    25.859    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][6]
    SLICE_X60Y71         LUT4 (Prop_lut4_I3_O)        0.124    25.983 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    25.983    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[3]
    SLICE_X60Y71         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.494    29.692    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y71         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism              0.232    29.924    
                         clock uncertainty           -0.173    29.751    
    SLICE_X60Y71         FDCE (Setup_fdce_C_D)        0.079    29.830    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         29.830    
                         arrival time                         -25.983    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.234ns  (logic 0.580ns (6.281%)  route 8.654ns (93.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.695ns = ( 29.695 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 16.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.619    16.252    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X65Y78         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456    16.708 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/Q
                         net (fo=1, routed)           8.654    25.361    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][63]
    SLICE_X63Y79         LUT4 (Prop_lut4_I0_O)        0.124    25.485 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[63]_i_1__0/O
                         net (fo=1, routed)           0.000    25.485    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[60]
    SLICE_X63Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.497    29.695    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X63Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.232    29.927    
                         clock uncertainty           -0.173    29.754    
    SLICE_X63Y79         FDCE (Setup_fdce_C_D)        0.031    29.785    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         29.785    
                         arrival time                         -25.485    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.226ns  (logic 0.580ns (6.287%)  route 8.646ns (93.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.691ns = ( 29.691 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 16.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.619    16.252    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X64Y78         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.456    16.708 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][21]/Q
                         net (fo=1, routed)           8.646    25.354    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][21]
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.124    25.478 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    25.478    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[18]
    SLICE_X62Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.493    29.691    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism              0.232    29.923    
                         clock uncertainty           -0.173    29.750    
    SLICE_X62Y76         FDCE (Setup_fdce_C_D)        0.077    29.827    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         29.827    
                         arrival time                         -25.478    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.103ns  (logic 0.580ns (6.371%)  route 8.523ns (93.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.790ns = ( 29.790 - 20.000 ) 
    Source Clock Delay      (SCD):    6.347ns = ( 16.347 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.714    16.347    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X75Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.456    16.803 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][6]/Q
                         net (fo=1, routed)           8.523    25.326    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][5]
    SLICE_X77Y90         LUT4 (Prop_lut4_I0_O)        0.124    25.450 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[6]_i_1/O
                         net (fo=1, routed)           0.000    25.450    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[5]
    SLICE_X77Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.592    29.790    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X77Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]/C
                         clock pessimism              0.232    30.022    
                         clock uncertainty           -0.173    29.849    
    SLICE_X77Y90         FDCE (Setup_fdce_C_D)        0.029    29.878    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         29.878    
                         arrival time                         -25.450    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.920ns  (logic 0.642ns (7.198%)  route 8.278ns (92.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.685ns = ( 29.685 - 20.000 ) 
    Source Clock Delay      (SCD):    6.245ns = ( 16.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.612    16.245    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X58Y76         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.518    16.763 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][19]/Q
                         net (fo=1, routed)           8.278    25.040    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][19]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.124    25.164 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[19]_i_1__0/O
                         net (fo=1, routed)           0.000    25.164    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[16]
    SLICE_X53Y77         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.487    29.685    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X53Y77         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                         clock pessimism              0.232    29.917    
                         clock uncertainty           -0.173    29.744    
    SLICE_X53Y77         FDCE (Setup_fdce_C_D)        0.029    29.773    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         29.773    
                         arrival time                         -25.164    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.758ns  (logic 0.642ns (7.330%)  route 8.116ns (92.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.790ns = ( 29.790 - 20.000 ) 
    Source Clock Delay      (SCD):    6.348ns = ( 16.348 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.715    16.348    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X74Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.518    16.866 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][5]/Q
                         net (fo=1, routed)           8.116    24.982    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][4]
    SLICE_X75Y90         LUT4 (Prop_lut4_I0_O)        0.124    25.106 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000    25.106    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[4]
    SLICE_X75Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.592    29.790    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X75Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism              0.232    30.022    
                         clock uncertainty           -0.173    29.849    
    SLICE_X75Y90         FDCE (Setup_fdce_C_D)        0.031    29.880    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         29.880    
                         arrival time                         -25.106    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.641ns  (logic 0.580ns (6.712%)  route 8.061ns (93.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.689ns = ( 29.689 - 20.000 ) 
    Source Clock Delay      (SCD):    6.249ns = ( 16.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.616    16.249    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X64Y72         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456    16.705 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][18]/Q
                         net (fo=1, routed)           8.061    24.766    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][18]
    SLICE_X58Y73         LUT4 (Prop_lut4_I0_O)        0.124    24.890 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[18]_i_1__0/O
                         net (fo=1, routed)           0.000    24.890    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[15]
    SLICE_X58Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.491    29.689    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y73         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism              0.232    29.921    
                         clock uncertainty           -0.173    29.748    
    SLICE_X58Y73         FDCE (Setup_fdce_C_D)        0.081    29.829    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         29.829    
                         arrival time                         -24.890    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][67]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.576ns  (logic 0.580ns (6.763%)  route 7.996ns (93.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.695ns = ( 29.695 - 20.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 16.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.619    16.252    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X65Y78         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456    16.708 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][67]/Q
                         net (fo=1, routed)           7.996    24.704    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][67]
    SLICE_X63Y79         LUT4 (Prop_lut4_I0_O)        0.124    24.828 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[67]_i_1__0/O
                         net (fo=1, routed)           0.000    24.828    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[64]
    SLICE_X63Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.497    29.695    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X63Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism              0.232    29.927    
                         clock uncertainty           -0.173    29.754    
    SLICE_X63Y79         FDCE (Setup_fdce_C_D)        0.031    29.785    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                         29.785    
                         arrival time                         -24.828    
  -------------------------------------------------------------------
                         slack                                  4.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 0.467ns (9.930%)  route 4.236ns (90.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.279ns
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.498     5.899    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X65Y77         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.367     6.266 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][5]/Q
                         net (fo=1, routed)           4.236    10.501    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][5]
    SLICE_X62Y79         LUT4 (Prop_lut4_I0_O)        0.100    10.601 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    10.601    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[2]
    SLICE_X62Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.617    10.279    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism             -0.232    10.046    
                         clock uncertainty            0.173    10.219    
    SLICE_X62Y79         FDCE (Hold_fdce_C_D)         0.331    10.550    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.550    
                         arrival time                          10.601    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.518ns (11.157%)  route 4.125ns (88.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.375ns
    Source Clock Delay      (SCD):    5.996ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.595     5.996    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X74Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.418     6.414 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][2]/Q
                         net (fo=1, routed)           4.125    10.538    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][1]
    SLICE_X75Y90         LUT4 (Prop_lut4_I0_O)        0.100    10.638 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.638    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[1]
    SLICE_X75Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.713    10.375    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X75Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]/C
                         clock pessimism             -0.232    10.142    
                         clock uncertainty            0.173    10.315    
    SLICE_X75Y90         FDCE (Hold_fdce_C_D)         0.271    10.586    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.586    
                         arrival time                          10.638    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][41]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.623ns (13.434%)  route 4.015ns (86.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.268ns
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.494     5.895    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X58Y76         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.385     6.280 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][41]/Q
                         net (fo=1, routed)           4.015    10.294    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][41]
    SLICE_X57Y76         LUT4 (Prop_lut4_I0_O)        0.238    10.532 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[41]_i_1__0/O
                         net (fo=1, routed)           0.000    10.532    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[38]
    SLICE_X57Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.606    10.268    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X57Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism             -0.232    10.035    
                         clock uncertainty            0.173    10.208    
    SLICE_X57Y76         FDCE (Hold_fdce_C_D)         0.270    10.478    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                        -10.478    
                         arrival time                          10.532    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 0.518ns (11.145%)  route 4.130ns (88.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.375ns
    Source Clock Delay      (SCD):    5.996ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.595     5.996    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X74Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.418     6.414 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/Q
                         net (fo=1, routed)           4.130    10.544    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][0]
    SLICE_X75Y90         LUT4 (Prop_lut4_I0_O)        0.100    10.644 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.644    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[0]
    SLICE_X75Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.713    10.375    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X75Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism             -0.232    10.142    
                         clock uncertainty            0.173    10.315    
    SLICE_X75Y90         FDCE (Hold_fdce_C_D)         0.269    10.584    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.584    
                         arrival time                          10.644    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][69]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.467ns (10.038%)  route 4.185ns (89.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.288ns
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.509     5.910    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y59         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.367     6.277 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][69]/Q
                         net (fo=1, routed)           4.185    10.462    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][69]
    SLICE_X61Y59         LUT4 (Prop_lut4_I0_O)        0.100    10.562 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[69]_i_1__0/O
                         net (fo=1, routed)           0.000    10.562    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[66]
    SLICE_X61Y59         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.626    10.288    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X61Y59         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/C
                         clock pessimism             -0.232    10.055    
                         clock uncertainty            0.173    10.228    
    SLICE_X61Y59         FDCE (Hold_fdce_C_D)         0.269    10.497    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]
  -------------------------------------------------------------------
                         required time                        -10.497    
                         arrival time                          10.562    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.467ns (10.020%)  route 4.194ns (89.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.282ns
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.501     5.902    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X68Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDRE (Prop_fdre_C_Q)         0.367     6.269 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][55]/Q
                         net (fo=1, routed)           4.194    10.462    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][55]
    SLICE_X68Y81         LUT4 (Prop_lut4_I0_O)        0.100    10.562 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[55]_i_1__0/O
                         net (fo=1, routed)           0.000    10.562    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[52]
    SLICE_X68Y81         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.620    10.282    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y81         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism             -0.232    10.049    
                         clock uncertainty            0.173    10.222    
    SLICE_X68Y81         FDCE (Hold_fdce_C_D)         0.270    10.492    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                        -10.492    
                         arrival time                          10.562    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.467ns (10.006%)  route 4.200ns (89.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.281ns
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.501     5.902    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X65Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.367     6.269 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][11]/Q
                         net (fo=1, routed)           4.200    10.469    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][11]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.100    10.569 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000    10.569    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[8]
    SLICE_X64Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.619    10.281    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X64Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism             -0.232    10.048    
                         clock uncertainty            0.173    10.221    
    SLICE_X64Y80         FDCE (Hold_fdce_C_D)         0.269    10.490    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.490    
                         arrival time                          10.569    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.578ns (12.357%)  route 4.099ns (87.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.281ns
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.501     5.902    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X65Y80         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.337     6.239 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][45]/Q
                         net (fo=1, routed)           4.099    10.338    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][45]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.241    10.579 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[45]_i_1__0/O
                         net (fo=1, routed)           0.000    10.579    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[42]
    SLICE_X64Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.619    10.281    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X64Y80         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism             -0.232    10.048    
                         clock uncertainty            0.173    10.221    
    SLICE_X64Y80         FDCE (Hold_fdce_C_D)         0.270    10.491    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                        -10.491    
                         arrival time                          10.579    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][40]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.467ns (9.967%)  route 4.219ns (90.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.273ns
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.494     5.895    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X57Y69         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.367     6.262 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][40]/Q
                         net (fo=1, routed)           4.219    10.480    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][40]
    SLICE_X57Y70         LUT4 (Prop_lut4_I0_O)        0.100    10.580 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[40]_i_1__0/O
                         net (fo=1, routed)           0.000    10.580    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[37]
    SLICE_X57Y70         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.611    10.273    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X57Y70         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.232    10.040    
                         clock uncertainty            0.173    10.213    
    SLICE_X57Y70         FDCE (Hold_fdce_C_D)         0.270    10.483    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                        -10.483    
                         arrival time                          10.580    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 0.578ns (12.301%)  route 4.121ns (87.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.279ns
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.498     5.899    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X65Y77         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.337     6.236 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][63]/Q
                         net (fo=1, routed)           4.121    10.357    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][63]
    SLICE_X63Y79         LUT4 (Prop_lut4_I3_O)        0.241    10.598 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[63]_i_1__0/O
                         net (fo=1, routed)           0.000    10.598    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[60]
    SLICE_X63Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.617    10.279    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X63Y79         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism             -0.232    10.046    
                         clock uncertainty            0.173    10.219    
    SLICE_X63Y79         FDCE (Hold_fdce_C_D)         0.270    10.489    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                        -10.489    
                         arrival time                          10.598    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       12.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.144ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        13.691ns  (logic 0.456ns (3.331%)  route 13.235ns (96.669%))
  Logic Levels:           0  
  Clock Path Skew:        6.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 29.703 - 20.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.901     1.901    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.997 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.628     3.625    tap/dtmcs_tck
    SLICE_X44Y63         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     4.081 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          13.235    17.316    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X48Y63         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.505    29.703    tap/clk_core_BUFG
    SLICE_X48Y63         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.703    
                         clock uncertainty           -0.140    29.563    
    SLICE_X48Y63         FDCE (Setup_fdce_C_D)       -0.103    29.460    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.460    
                         arrival time                         -17.316    
  -------------------------------------------------------------------
                         slack                                 12.144    

Slack (MET) :             12.206ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        13.452ns  (logic 0.419ns (3.115%)  route 13.033ns (96.885%))
  Logic Levels:           0  
  Clock Path Skew:        6.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 29.703 - 20.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.901     1.901    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.997 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.628     3.625    tap/dtmcs_tck
    SLICE_X44Y63         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.419     4.044 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          13.033    17.077    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X48Y63         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.505    29.703    tap/clk_core_BUFG
    SLICE_X48Y63         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.703    
                         clock uncertainty           -0.140    29.563    
    SLICE_X48Y63         FDCE (Setup_fdce_C_D)       -0.280    29.283    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         29.283    
                         arrival time                         -17.077    
  -------------------------------------------------------------------
                         slack                                 12.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.520ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 0.141ns (2.566%)  route 5.355ns (97.434%))
  Logic Levels:           0  
  Clock Path Skew:        2.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.730     0.730    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.317    tap/dtmcs_tck
    SLICE_X44Y63         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141     1.458 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           5.355     6.813    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X48Y63         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.830     4.091    tap/clk_core_BUFG
    SLICE_X48Y63         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     4.091    
                         clock uncertainty            0.140     4.231    
    SLICE_X48Y63         FDCE (Hold_fdce_C_D)         0.063     4.294    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.294    
                         arrival time                           6.813    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.817ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.128ns (2.231%)  route 5.610ns (97.769%))
  Logic Levels:           0  
  Clock Path Skew:        2.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.730     0.730    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.317    tap/dtmcs_tck
    SLICE_X44Y63         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.128     1.445 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           5.610     7.055    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X48Y63         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.830     4.091    tap/clk_core_BUFG
    SLICE_X48Y63         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     4.091    
                         clock uncertainty            0.140     4.231    
    SLICE_X48Y63         FDCE (Hold_fdce_C_D)         0.007     4.238    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           7.055    
  -------------------------------------------------------------------
                         slack                                  2.817    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       10.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.998ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.821ns  (logic 0.642ns (35.253%)  route 1.179ns (64.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 103.209 - 100.000 ) 
    Source Clock Delay      (SCD):    10.282ns = ( 90.282 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.620    90.281    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X58Y66         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDCE (Prop_fdce_C_Q)         0.518    90.799 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           1.179    91.979    tap/dmi_reg_rdata[12]
    SLICE_X52Y68         LUT3 (Prop_lut3_I0_O)        0.124    92.103 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000    92.103    tap/dtmcs[14]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.491   103.209    tap/dtmcs_tck
    SLICE_X52Y68         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000   103.209    
                         clock uncertainty           -0.140   103.069    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.031   103.100    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        103.100    
                         arrival time                         -92.103    
  -------------------------------------------------------------------
                         slack                                 10.998    

Slack (MET) :             11.097ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.775ns  (logic 0.642ns (36.174%)  route 1.133ns (63.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    10.282ns = ( 90.282 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.620    90.281    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X58Y66         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDCE (Prop_fdce_C_Q)         0.518    90.799 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           1.133    91.932    tap/dmi_reg_rdata[14]
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.124    92.056 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000    92.056    tap/dtmcs[16]_i_1_n_0
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.496   103.214    tap/dtmcs_tck
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000   103.214    
                         clock uncertainty           -0.140   103.074    
    SLICE_X54Y64         FDRE (Setup_fdre_C_D)        0.079   103.153    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        103.153    
                         arrival time                         -92.056    
  -------------------------------------------------------------------
                         slack                                 11.097    

Slack (MET) :             11.272ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.591ns  (logic 0.671ns (42.170%)  route 0.920ns (57.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    10.287ns = ( 90.286 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.625    90.286    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y63         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDCE (Prop_fdce_C_Q)         0.518    90.804 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           0.920    91.725    tap/dmi_reg_rdata[7]
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.153    91.878 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000    91.878    tap/dtmcs[9]_i_1_n_0
    SLICE_X55Y63         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.496   103.214    tap/dtmcs_tck
    SLICE_X55Y63         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000   103.214    
                         clock uncertainty           -0.140   103.074    
    SLICE_X55Y63         FDRE (Setup_fdre_C_D)        0.075   103.149    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        103.149    
                         arrival time                         -91.878    
  -------------------------------------------------------------------
                         slack                                 11.272    

Slack (MET) :             11.285ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.598ns  (logic 0.642ns (40.186%)  route 0.956ns (59.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 103.215 - 100.000 ) 
    Source Clock Delay      (SCD):    10.274ns = ( 90.273 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.612    90.273    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    90.791 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.956    91.747    tap/dmi_reg_rdata[20]
    SLICE_X50Y69         LUT3 (Prop_lut3_I0_O)        0.124    91.871 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000    91.871    tap/dtmcs[22]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.215    tap/dtmcs_tck
    SLICE_X50Y69         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000   103.215    
                         clock uncertainty           -0.140   103.075    
    SLICE_X50Y69         FDRE (Setup_fdre_C_D)        0.081   103.156    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        103.156    
                         arrival time                         -91.871    
  -------------------------------------------------------------------
                         slack                                 11.285    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.591ns  (logic 0.609ns (38.276%)  route 0.982ns (61.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 103.215 - 100.000 ) 
    Source Clock Delay      (SCD):    10.277ns = ( 90.277 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.615    90.276    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDCE (Prop_fdce_C_Q)         0.456    90.732 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.982    91.715    tap/dmi_reg_rdata[25]
    SLICE_X50Y69         LUT3 (Prop_lut3_I0_O)        0.153    91.868 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000    91.868    tap/dtmcs[27]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.215    tap/dtmcs_tck
    SLICE_X50Y69         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000   103.215    
                         clock uncertainty           -0.140   103.075    
    SLICE_X50Y69         FDRE (Setup_fdre_C_D)        0.118   103.193    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                        103.193    
                         arrival time                         -91.868    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.330ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.586ns  (logic 0.608ns (38.327%)  route 0.978ns (61.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 103.215 - 100.000 ) 
    Source Clock Delay      (SCD):    10.277ns = ( 90.277 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.615    90.276    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDCE (Prop_fdce_C_Q)         0.456    90.732 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.978    91.711    tap/dmi_reg_rdata[23]
    SLICE_X50Y69         LUT3 (Prop_lut3_I0_O)        0.152    91.863 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000    91.863    tap/dtmcs[25]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.215    tap/dtmcs_tck
    SLICE_X50Y69         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000   103.215    
                         clock uncertainty           -0.140   103.075    
    SLICE_X50Y69         FDRE (Setup_fdre_C_D)        0.118   103.193    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.193    
                         arrival time                         -91.863    
  -------------------------------------------------------------------
                         slack                                 11.330    

Slack (MET) :             11.361ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.459ns  (logic 0.642ns (44.005%)  route 0.817ns (55.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 103.212 - 100.000 ) 
    Source Clock Delay      (SCD):    10.282ns = ( 90.282 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.620    90.281    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X58Y66         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDCE (Prop_fdce_C_Q)         0.518    90.799 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/Q
                         net (fo=1, routed)           0.817    91.616    tap/dmi_reg_rdata[16]
    SLICE_X55Y66         LUT3 (Prop_lut3_I0_O)        0.124    91.740 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000    91.740    tap/dtmcs[18]_i_1_n_0
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.494   103.212    tap/dtmcs_tck
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000   103.212    
                         clock uncertainty           -0.140   103.072    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)        0.029   103.101    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                        103.101    
                         arrival time                         -91.740    
  -------------------------------------------------------------------
                         slack                                 11.361    

Slack (MET) :             11.363ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.525ns  (logic 0.580ns (38.039%)  route 0.945ns (61.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    10.268ns = ( 90.268 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.606    90.267    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X52Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDCE (Prop_fdce_C_Q)         0.456    90.723 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.945    91.668    tap/dmi_reg_rdata[26]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.124    91.792 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000    91.792    tap/dtmcs[28]_i_1_n_0
    SLICE_X50Y71         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.496   103.214    tap/dtmcs_tck
    SLICE_X50Y71         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000   103.214    
                         clock uncertainty           -0.140   103.074    
    SLICE_X50Y71         FDRE (Setup_fdre_C_D)        0.081   103.155    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                        103.155    
                         arrival time                         -91.792    
  -------------------------------------------------------------------
                         slack                                 11.363    

Slack (MET) :             11.411ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.460ns  (logic 0.668ns (45.748%)  route 0.792ns (54.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 103.209 - 100.000 ) 
    Source Clock Delay      (SCD):    10.274ns = ( 90.273 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.612    90.273    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y68         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    90.791 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[19]/Q
                         net (fo=1, routed)           0.792    91.584    tap/dmi_reg_rdata[19]
    SLICE_X52Y68         LUT3 (Prop_lut3_I0_O)        0.150    91.734 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000    91.734    tap/dtmcs[21]_i_1_n_0
    SLICE_X52Y68         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.491   103.209    tap/dtmcs_tck
    SLICE_X52Y68         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000   103.209    
                         clock uncertainty           -0.140   103.069    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.075   103.144    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        103.144    
                         arrival time                         -91.734    
  -------------------------------------------------------------------
                         slack                                 11.411    

Slack (MET) :             11.447ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.384ns  (logic 0.580ns (41.911%)  route 0.804ns (58.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.218ns = ( 103.218 - 100.000 ) 
    Source Clock Delay      (SCD):    10.277ns = ( 90.277 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.615    90.276    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDCE (Prop_fdce_C_Q)         0.456    90.732 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/Q
                         net (fo=1, routed)           0.804    91.536    tap/dmi_reg_rdata[30]
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.124    91.660 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000    91.660    tap/dtmcs[32]_i_1_n_0
    SLICE_X44Y71         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.627   101.627    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.718 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.500   103.218    tap/dtmcs_tck
    SLICE_X44Y71         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000   103.218    
                         clock uncertainty           -0.140   103.078    
    SLICE_X44Y71         FDRE (Setup_fdre_C_D)        0.029   103.107    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                        103.107    
                         arrival time                         -91.660    
  -------------------------------------------------------------------
                         slack                                 11.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.505ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.558     3.205    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X55Y64         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDCE (Prop_fdce_C_Q)         0.141     3.346 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.087     3.433    tap/dmi_reg_rdata[11]
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.048     3.481 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     3.481    tap/dtmcs[13]_i_1_n_0
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.705    tap/dtmcs_tck
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.705    
                         clock uncertainty            0.140     1.845    
    SLICE_X54Y64         FDRE (Hold_fdre_C_D)         0.131     1.976    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.558     3.205    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X55Y64         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDCE (Prop_fdce_C_Q)         0.141     3.346 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           0.089     3.435    tap/dmi_reg_rdata[1]
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.049     3.484 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     3.484    tap/dtmcs[3]_i_1_n_0
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.705    tap/dtmcs_tck
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000     1.705    
                         clock uncertainty            0.140     1.845    
    SLICE_X54Y64         FDRE (Hold_fdre_C_D)         0.131     1.976    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.548ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.557     3.204    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y66         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.164     3.368 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.082     3.450    tap/dmi_reg_rdata[3]
    SLICE_X55Y66         LUT3 (Prop_lut3_I0_O)        0.048     3.498 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     3.498    tap/dtmcs[5]_i_1_n_0
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.825     1.703    tap/dtmcs_tck
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     1.703    
                         clock uncertainty            0.140     1.843    
    SLICE_X55Y66         FDRE (Hold_fdre_C_D)         0.107     1.950    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.551ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.215ns (72.365%)  route 0.082ns (27.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.557     3.204    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y66         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.164     3.368 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.082     3.450    tap/dmi_reg_rdata[6]
    SLICE_X55Y66         LUT3 (Prop_lut3_I0_O)        0.051     3.501 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     3.501    tap/dtmcs[8]_i_1_n_0
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.825     1.703    tap/dtmcs_tck
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000     1.703    
                         clock uncertainty            0.140     1.843    
    SLICE_X55Y66         FDRE (Hold_fdre_C_D)         0.107     1.950    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.572ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.430%)  route 0.152ns (44.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.554     3.201    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.141     3.342 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           0.152     3.494    tap/dmi_reg_rdata[27]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.048     3.542 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     3.542    tap/dtmcs[29]_i_1_n_0
    SLICE_X50Y71         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.699    tap/dtmcs_tck
    SLICE_X50Y71         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000     1.699    
                         clock uncertainty            0.140     1.839    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.131     1.970    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.565%)  route 0.155ns (45.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.554     3.201    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.141     3.342 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.155     3.497    tap/dmi_reg_rdata[28]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.045     3.542 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     3.542    tap/dtmcs[30]_i_1_n_0
    SLICE_X50Y71         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.821     1.699    tap/dtmcs_tck
    SLICE_X50Y71         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000     1.699    
                         clock uncertainty            0.140     1.839    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.121     1.960    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.598ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.645%)  route 0.142ns (43.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.557     3.204    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X57Y67         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.141     3.345 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/Q
                         net (fo=1, routed)           0.142     3.488    tap/dmi_reg_rdata[17]
    SLICE_X55Y66         LUT3 (Prop_lut3_I0_O)        0.045     3.533 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     3.533    tap/dtmcs[19]_i_1_n_0
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.825     1.703    tap/dtmcs_tck
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000     1.703    
                         clock uncertainty            0.140     1.843    
    SLICE_X55Y66         FDRE (Hold_fdre_C_D)         0.092     1.935    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.598ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.557     3.204    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y66         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.164     3.368 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.135     3.503    tap/dmi_reg_rdata[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I0_O)        0.045     3.548 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     3.548    tap/dtmcs[6]_i_1_n_0
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.825     1.703    tap/dtmcs_tck
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000     1.703    
                         clock uncertainty            0.140     1.843    
    SLICE_X55Y66         FDRE (Hold_fdre_C_D)         0.107     1.950    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.614ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.557     3.204    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y66         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.164     3.368 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.136     3.504    tap/dmi_reg_rdata[5]
    SLICE_X55Y66         LUT3 (Prop_lut3_I0_O)        0.045     3.549 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     3.549    tap/dtmcs[7]_i_1_n_0
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.825     1.703    tap/dtmcs_tck
    SLICE_X55Y66         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000     1.703    
                         clock uncertainty            0.140     1.843    
    SLICE_X55Y66         FDRE (Hold_fdre_C_D)         0.092     1.935    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.619ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.335%)  route 0.178ns (45.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.558     3.205    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X54Y65         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDCE (Prop_fdce_C_Q)         0.164     3.369 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/Q
                         net (fo=1, routed)           0.178     3.548    tap/dmi_reg_rdata[2]
    SLICE_X54Y64         LUT3 (Prop_lut3_I0_O)        0.048     3.596 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     3.596    tap/dtmcs[4]_i_1_n_0
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.850     0.850    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.879 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.827     1.705    tap/dtmcs_tck
    SLICE_X54Y64         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000     1.705    
                         clock uncertainty            0.140     1.845    
    SLICE_X54Y64         FDRE (Hold_fdre_C_D)         0.131     1.976    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  1.619    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.447ns  (logic 0.574ns (3.973%)  route 13.873ns (96.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.711ns = ( 29.711 - 20.000 ) 
    Source Clock Delay      (SCD):    10.391ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.729    10.391    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456    10.847 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        6.057    16.904    clk_gen/rst_core
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.118    17.022 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        7.816    24.837    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[7]_1
    SLICE_X39Y89         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.513    29.711    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/clk_core_BUFG
    SLICE_X39Y89         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]/C
                         clock pessimism              0.472    30.183    
                         clock uncertainty           -0.062    30.120    
    SLICE_X39Y89         FDCE (Recov_fdce_C_CLR)     -0.607    29.513    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         29.513    
                         arrival time                         -24.837    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.447ns  (logic 0.574ns (3.973%)  route 13.873ns (96.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.711ns = ( 29.711 - 20.000 ) 
    Source Clock Delay      (SCD):    10.391ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.729    10.391    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456    10.847 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        6.057    16.904    clk_gen/rst_core
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.118    17.022 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        7.816    24.837    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[7]_1
    SLICE_X39Y89         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.513    29.711    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/clk_core_BUFG
    SLICE_X39Y89         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[5]/C
                         clock pessimism              0.472    30.183    
                         clock uncertainty           -0.062    30.120    
    SLICE_X39Y89         FDCE (Recov_fdce_C_CLR)     -0.607    29.513    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         29.513    
                         arrival time                         -24.837    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dffs/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.410ns  (logic 0.574ns (3.983%)  route 13.836ns (96.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.706ns = ( 29.706 - 20.000 ) 
    Source Clock Delay      (SCD):    10.391ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.729    10.391    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456    10.847 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        6.057    16.904    clk_gen/rst_core
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.118    17.022 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        7.778    24.800    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X28Y100        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.509    29.706    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism              0.464    30.170    
                         clock uncertainty           -0.062    30.108    
    SLICE_X28Y100        FDCE (Recov_fdce_C_CLR)     -0.607    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_addrff/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -24.800    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_szff/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.410ns  (logic 0.574ns (3.983%)  route 13.836ns (96.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.706ns = ( 29.706 - 20.000 ) 
    Source Clock Delay      (SCD):    10.391ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.729    10.391    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456    10.847 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        6.057    16.904    clk_gen/rst_core
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.118    17.022 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        7.778    24.800    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_szff/dffs/dout_reg[0]_0
    SLICE_X28Y100        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_szff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.509    29.706    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_szff/dffs/clk_core_BUFG
    SLICE_X28Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_szff/dffs/dout_reg[0]/C
                         clock pessimism              0.464    30.170    
                         clock uncertainty           -0.062    30.108    
    SLICE_X28Y100        FDCE (Recov_fdce_C_CLR)     -0.607    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_szff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -24.800    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_unsignff/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.410ns  (logic 0.574ns (3.983%)  route 13.836ns (96.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.706ns = ( 29.706 - 20.000 ) 
    Source Clock Delay      (SCD):    10.391ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.729    10.391    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456    10.847 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        6.057    16.904    clk_gen/rst_core
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.118    17.022 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        7.778    24.800    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_unsignff/dffs/dout_reg[0]_1
    SLICE_X28Y100        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_unsignff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.509    29.706    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_unsignff/dffs/clk_core_BUFG
    SLICE_X28Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_unsignff/dffs/dout_reg[0]/C
                         clock pessimism              0.464    30.170    
                         clock uncertainty           -0.062    30.108    
    SLICE_X28Y100        FDCE (Recov_fdce_C_CLR)     -0.607    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_unsignff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -24.800    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dffs/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.406ns  (logic 0.574ns (3.985%)  route 13.832ns (96.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.706ns = ( 29.706 - 20.000 ) 
    Source Clock Delay      (SCD):    10.391ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.729    10.391    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456    10.847 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        6.057    16.904    clk_gen/rst_core
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.118    17.022 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        7.774    24.796    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dffs/dout_reg[31]_0
    SLICE_X29Y100        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.509    29.706    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism              0.464    30.170    
                         clock uncertainty           -0.062    30.108    
    SLICE_X29Y100        FDCE (Recov_fdce_C_CLR)     -0.607    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_addrff/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -24.796    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_szff/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.406ns  (logic 0.574ns (3.985%)  route 13.832ns (96.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.706ns = ( 29.706 - 20.000 ) 
    Source Clock Delay      (SCD):    10.391ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.729    10.391    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456    10.847 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        6.057    16.904    clk_gen/rst_core
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.118    17.022 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        7.774    24.796    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_szff/dffs/dout_reg[0]_0
    SLICE_X29Y100        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_szff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.509    29.706    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_szff/dffs/clk_core_BUFG
    SLICE_X29Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_szff/dffs/dout_reg[0]/C
                         clock pessimism              0.464    30.170    
                         clock uncertainty           -0.062    30.108    
    SLICE_X29Y100        FDCE (Recov_fdce_C_CLR)     -0.607    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_szff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -24.796    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_unsignff/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.406ns  (logic 0.574ns (3.985%)  route 13.832ns (96.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.706ns = ( 29.706 - 20.000 ) 
    Source Clock Delay      (SCD):    10.391ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.729    10.391    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456    10.847 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        6.057    16.904    clk_gen/rst_core
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.118    17.022 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        7.774    24.796    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_unsignff/dffs/dout_reg[0]_1
    SLICE_X29Y100        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_unsignff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.509    29.706    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_unsignff/dffs/clk_core_BUFG
    SLICE_X29Y100        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_unsignff/dffs/dout_reg[0]/C
                         clock pessimism              0.464    30.170    
                         clock uncertainty           -0.062    30.108    
    SLICE_X29Y100        FDCE (Recov_fdce_C_CLR)     -0.607    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_unsignff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -24.796    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.496ns  (logic 0.574ns (3.960%)  route 13.922ns (96.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.710ns = ( 29.710 - 20.000 ) 
    Source Clock Delay      (SCD):    10.391ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.729    10.391    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456    10.847 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        6.057    16.904    clk_gen/rst_core
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.118    17.022 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        7.865    24.886    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[7]_1
    SLICE_X38Y88         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.512    29.710    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/clk_core_BUFG
    SLICE_X38Y88         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16]/C
                         clock pessimism              0.472    30.182    
                         clock uncertainty           -0.062    30.119    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.521    29.598    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         29.598    
                         arrival time                         -24.886    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.496ns  (logic 0.574ns (3.960%)  route 13.922ns (96.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.710ns = ( 29.710 - 20.000 ) 
    Source Clock Delay      (SCD):    10.391ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.729    10.391    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.456    10.847 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        6.057    16.904    clk_gen/rst_core
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.118    17.022 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9060, routed)        7.865    24.886    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[7]_1
    SLICE_X38Y88         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       1.512    29.710    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/clk_core_BUFG
    SLICE_X38Y88         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18]/C
                         clock pessimism              0.472    30.182    
                         clock uncertainty           -0.062    30.119    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.521    29.598    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         29.598    
                         arrival time                         -24.886    
  -------------------------------------------------------------------
                         slack                                  4.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.196%)  route 0.524ns (78.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.605     3.252    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.141     3.393 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        0.524     3.918    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/rst_core
    SLICE_X74Y49         FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.929     4.190    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/clk_core_BUFG
    SLICE_X74Y49         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[1]/C
                         clock pessimism             -0.618     3.571    
    SLICE_X74Y49         FDCE (Remov_fdce_C_CLR)     -0.067     3.504    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.984%)  route 0.402ns (74.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.605     3.252    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.141     3.393 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        0.402     3.795    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/rst_core
    SLICE_X74Y50         FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.869     4.130    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/clk_core_BUFG
    SLICE_X74Y50         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[0]/C
                         clock pessimism             -0.847     3.282    
    SLICE_X74Y50         FDCE (Remov_fdce_C_CLR)     -0.067     3.215    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.984%)  route 0.402ns (74.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.605     3.252    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.141     3.393 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        0.402     3.795    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/rst_core
    SLICE_X74Y50         FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.869     4.130    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/clk_core_BUFG
    SLICE_X74Y50         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[2]/C
                         clock pessimism             -0.847     3.282    
    SLICE_X74Y50         FDCE (Remov_fdce_C_CLR)     -0.067     3.215    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.984%)  route 0.402ns (74.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.605     3.252    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.141     3.393 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        0.402     3.795    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/rst_core
    SLICE_X74Y50         FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.869     4.130    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/clk_core_BUFG
    SLICE_X74Y50         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[3]/C
                         clock pessimism             -0.847     3.282    
    SLICE_X74Y50         FDCE (Remov_fdce_C_CLR)     -0.067     3.215    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[1].i_in_flight_cnt/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.984%)  route 0.402ns (74.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.605     3.252    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.141     3.393 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        0.402     3.795    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/rst_core
    SLICE_X75Y50         FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.869     4.130    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/clk_core_BUFG
    SLICE_X75Y50         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[0]/C
                         clock pessimism             -0.847     3.282    
    SLICE_X75Y50         FDCE (Remov_fdce_C_CLR)     -0.092     3.190    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.984%)  route 0.402ns (74.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.605     3.252    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.141     3.393 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        0.402     3.795    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/rst_core
    SLICE_X75Y50         FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.869     4.130    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/clk_core_BUFG
    SLICE_X75Y50         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[1]/C
                         clock pessimism             -0.847     3.282    
    SLICE_X75Y50         FDCE (Remov_fdce_C_CLR)     -0.092     3.190    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.984%)  route 0.402ns (74.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.605     3.252    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.141     3.393 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        0.402     3.795    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/rst_core
    SLICE_X75Y50         FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.869     4.130    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/clk_core_BUFG
    SLICE_X75Y50         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[2]/C
                         clock pessimism             -0.847     3.282    
    SLICE_X75Y50         FDCE (Remov_fdce_C_CLR)     -0.092     3.190    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.984%)  route 0.402ns (74.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.605     3.252    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.141     3.393 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        0.402     3.795    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/rst_core
    SLICE_X75Y50         FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.869     4.130    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/clk_core_BUFG
    SLICE_X75Y50         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[3]/C
                         clock pessimism             -0.847     3.282    
    SLICE_X75Y50         FDCE (Remov_fdce_C_CLR)     -0.092     3.190    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.984%)  route 0.402ns (74.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.605     3.252    clk_gen/clk_core_BUFG
    SLICE_X83Y50         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDRE (Prop_fdre_C_Q)         0.141     3.393 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2908, routed)        0.402     3.795    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/rst_core
    SLICE_X75Y50         FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.869     4.130    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/clk_core_BUFG
    SLICE_X75Y50         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[4]/C
                         clock pessimism             -0.847     3.282    
    SLICE_X75Y50         FDCE (Remov_fdce_C_CLR)     -0.092     3.190    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.206ns (26.717%)  route 0.565ns (73.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.090ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.559     3.206    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X54Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDCE (Prop_fdce_C_Q)         0.164     3.370 r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/Q
                         net (fo=3, routed)           0.232     3.603    clk_gen/dmcontrol_reg_0
    SLICE_X55Y61         LUT2 (Prop_lut2_I1_O)        0.042     3.645 f  clk_gen/dout[31]_i_2__128/O
                         net (fo=258, routed)         0.333     3.977    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[31]_2
    SLICE_X50Y62         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16818, routed)       0.829     4.090    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y62         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism             -0.618     3.471    
    SLICE_X50Y62         FDCE (Remov_fdce_C_CLR)     -0.129     3.342    swervolf/swerv_eh1/swerv/dbg/dbg_data1_reg/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.977    
  -------------------------------------------------------------------
                         slack                                  0.635    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        4.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.951ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 0.419ns (8.306%)  route 4.625ns (91.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 15.905 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.419     6.777 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.625    11.402    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X64Y82         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.504    15.905    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/C
                         clock pessimism              0.311    16.216    
                         clock uncertainty           -0.057    16.159    
    SLICE_X64Y82         FDCE (Recov_fdce_C_CLR)     -0.578    15.581    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg
  -------------------------------------------------------------------
                         required time                         15.581    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.419ns (8.252%)  route 4.659ns (91.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 15.905 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.419     6.777 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.659    11.435    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X62Y66         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.504    15.905    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X62Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism              0.311    16.216    
                         clock uncertainty           -0.057    16.159    
    SLICE_X62Y66         FDCE (Recov_fdce_C_CLR)     -0.492    15.667    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.419ns (8.252%)  route 4.659ns (91.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 15.905 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.419     6.777 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.659    11.435    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X62Y66         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.504    15.905    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X62Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism              0.311    16.216    
                         clock uncertainty           -0.057    16.159    
    SLICE_X62Y66         FDCE (Recov_fdce_C_CLR)     -0.492    15.667    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.419ns (8.252%)  route 4.659ns (91.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 15.905 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.419     6.777 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.659    11.435    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X62Y66         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.504    15.905    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X62Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism              0.311    16.216    
                         clock uncertainty           -0.057    16.159    
    SLICE_X62Y66         FDCE (Recov_fdce_C_CLR)     -0.492    15.667    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 0.419ns (8.252%)  route 4.659ns (91.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 15.905 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.419     6.777 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.659    11.435    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X62Y66         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.504    15.905    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X62Y66         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism              0.311    16.216    
                         clock uncertainty           -0.057    16.159    
    SLICE_X62Y66         FDCE (Recov_fdce_C_CLR)     -0.492    15.667    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.419ns (8.407%)  route 4.565ns (91.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 15.908 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.419     6.777 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.565    11.342    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X65Y64         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.507    15.908    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X65Y64         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/C
                         clock pessimism              0.311    16.219    
                         clock uncertainty           -0.057    16.162    
    SLICE_X65Y64         FDCE (Recov_fdce_C_CLR)     -0.578    15.584    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg
  -------------------------------------------------------------------
                         required time                         15.584    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.419ns (8.428%)  route 4.553ns (91.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 15.906 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.419     6.777 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.553    11.329    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X59Y87         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.505    15.906    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X59Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/C
                         clock pessimism              0.311    16.217    
                         clock uncertainty           -0.057    16.160    
    SLICE_X59Y87         FDCE (Recov_fdce_C_CLR)     -0.578    15.582    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.419ns (8.428%)  route 4.553ns (91.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 15.906 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.419     6.777 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.553    11.329    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X59Y87         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.505    15.906    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X59Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism              0.311    16.217    
                         clock uncertainty           -0.057    16.160    
    SLICE_X59Y87         FDCE (Recov_fdce_C_CLR)     -0.578    15.582    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.419ns (8.428%)  route 4.553ns (91.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 15.906 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.419     6.777 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.553    11.329    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X59Y87         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.505    15.906    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X59Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism              0.311    16.217    
                         clock uncertainty           -0.057    16.160    
    SLICE_X59Y87         FDCE (Recov_fdce_C_CLR)     -0.578    15.582    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.419ns (8.428%)  route 4.553ns (91.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 15.906 - 10.000 ) 
    Source Clock Delay      (SCD):    6.358ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.725     6.358    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.419     6.777 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        4.553    11.329    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X59Y87         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.505    15.906    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X59Y87         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism              0.311    16.217    
                         clock uncertainty           -0.057    16.160    
    SLICE_X59Y87         FDCE (Recov_fdce_C_CLR)     -0.578    15.582    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  4.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.128ns (14.938%)  route 0.729ns (85.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.729     2.739    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X74Y83         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.863     2.423    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/C
                         clock pessimism             -0.514     1.908    
    SLICE_X74Y83         FDCE (Remov_fdce_C_CLR)     -0.120     1.788    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.128ns (14.274%)  route 0.769ns (85.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.769     2.779    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X66Y76         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.825     2.385    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X66Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg/C
                         clock pessimism             -0.514     1.870    
    SLICE_X66Y76         FDCE (Remov_fdce_C_CLR)     -0.120     1.750    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_full_q_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[11]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.917%)  route 0.792ns (86.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.792     2.802    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y82         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.859     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[11]/C
                         clock pessimism             -0.514     1.904    
    SLICE_X72Y82         FDCE (Remov_fdce_C_CLR)     -0.145     1.759    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[22]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.917%)  route 0.792ns (86.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.792     2.802    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y82         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.859     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[22]/C
                         clock pessimism             -0.514     1.904    
    SLICE_X72Y82         FDCE (Remov_fdce_C_CLR)     -0.145     1.759    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.917%)  route 0.792ns (86.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.792     2.802    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y82         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.859     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]/C
                         clock pessimism             -0.514     1.904    
    SLICE_X72Y82         FDCE (Remov_fdce_C_CLR)     -0.145     1.759    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.917%)  route 0.792ns (86.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.792     2.802    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X72Y82         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.859     2.419    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y82         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]/C
                         clock pessimism             -0.514     1.904    
    SLICE_X72Y82         FDCE (Remov_fdce_C_CLR)     -0.145     1.759    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.128ns (14.088%)  route 0.781ns (85.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.781     2.791    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X69Y76         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.825     2.385    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X69Y76         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism             -0.514     1.870    
    SLICE_X69Y76         FDCE (Remov_fdce_C_CLR)     -0.145     1.725    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.128ns (12.593%)  route 0.888ns (87.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.888     2.899    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X66Y74         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.824     2.384    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X66Y74         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]/C
                         clock pessimism             -0.514     1.869    
    SLICE_X66Y74         FDCE (Remov_fdce_C_CLR)     -0.120     1.749    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[39]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.128ns (12.593%)  route 0.888ns (87.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.888     2.899    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X66Y74         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.824     2.384    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X66Y74         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[39]/C
                         clock pessimism             -0.514     1.869    
    SLICE_X66Y74         FDCE (Remov_fdce_C_CLR)     -0.120     1.749    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.128ns (12.593%)  route 0.888ns (87.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     1.882    ddr2/ldc/clk_0
    SLICE_X86Y84         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_fdpe_C_Q)         0.128     2.010 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.888     2.899    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X66Y74         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.824     2.384    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X66Y74         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/C
                         clock pessimism             -0.514     1.869    
    SLICE_X66Y74         FDCE (Remov_fdce_C_CLR)     -0.120     1.749    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  1.149    





