5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd race6.vcd -o race6.cdd -v race6.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" race6.v 12 41 1
2 1 19 110015 4 1 c 0 0 clock
2 2 19 9000f 0 2a 1000 0 0 1 34 2
2 3 19 90015 7 27 100a 1 2 1 34 2
2 4 20 20004 2 3d 5002 0 0 1 34 2 $u0
1 clock 14 3000a 1 0 0 0 1 33 1102
1 a 15 3000a 1 0 3 0 4 33 9aa
1 b 16 3000a 1 0 7 0 8 33 9aa 6aa
1 i 17 83000a 1 0 31 0 32 97 77aa aa aa aa aa aa aa aa
4 4 6 3 0
4 3 1 4 0
3 1 main.$u0 "main.$u0" race6.v 0 0 1
2 5 20 90009 1 0 1004 0 0 32 96 0 0 0 0 0 0 0 0
2 6 20 70007 0 1 400 0 0 i
2 7 20 70009 2 37 6 5 6
2 8 20 e000e 1 0 1008 0 0 32 96 10 0 0 0 0 0 0 0
2 9 20 c000c a 1 c 0 0 i
2 10 20 c000e a d 128e 8 9 1 98 1102
2 11 21 e000e 8 1 1c 0 0 i
2 12 21 c000f 8 23 1c 0 11 b
2 13 21 60006 0 1 400 0 0 i
2 14 21 40007 0 23 400 0 13 a
2 15 21 4000f 8 38 2e 12 14
2 16 20 150015 1 0 1008 0 0 32 96 1 0 0 0 0 0 0 0
2 17 20 130013 8 1 1c 0 0 i
2 18 20 130015 8 6 1298 16 17 32 98 121eaa faa faa faa faa faa faa faa
2 19 20 110011 0 1 400 0 0 i
2 20 20 110015 8 37 2a 18 19
4 20 6 10 10
4 15 0 20 20
4 10 0 15 0
4 7 11 10 10
3 1 main.$u1 "main.$u1" race6.v 0 39 1
