Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon Jun 20 12:49:08 2016
| Host         : GonzaloUC3M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_design_wrapper_control_sets_placed.rpt
| Design       : top_design_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    86 |
| Unused register locations in slices containing registers |   133 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             604 |          164 |
| No           | No                    | Yes                    |              34 |           12 |
| No           | Yes                   | No                     |             238 |           73 |
| Yes          | No                    | No                     |            1145 |          276 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |             361 |           92 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                           Enable Signal                                                                          |                                                                                 Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                                                 |                1 |              2 |
|  top_design_i/ad7476_IF_0/clk_div_BUFG            |                                                                                                                                                                  | top_design_i/ad7476_IF_0/U0/clk_counter[2]_i_2_n_2                                                                                                                              |                1 |              2 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/ad7476_IF_0/U0/clk_counter[2]_i_2_n_2                                                                                                                              |                1 |              3 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                      |                3 |              4 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                     |                1 |              4 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                       |                1 |              4 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                      |                3 |              4 |
|  top_design_i/ad7476_IF_0/clk_div_BUFG            | top_design_i/ad7476_IF_0/U0/shiftCounter[4]_i_1_n_2                                                                                                              | top_design_i/ad7476_IF_0/U0/clk_counter[2]_i_2_n_2                                                                                                                              |                2 |              5 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                   |                3 |              5 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | top_design_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                             |                2 |              6 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out__0     |                2 |              7 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out__0     |                2 |              7 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/Dig_compensator_AXILiteS_s_axi_U/aw_hs                                                                                         |                                                                                                                                                                                 |                2 |              7 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/slv_reg1[31]_i_1_n_2                                                                     | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/slv_reg1[7]_i_1_n_2                                                                      | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/slv_reg3[0]_i_1_n_2                                                                      | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/slv_reg3[23]_i_1_n_2                                                                     | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/slv_reg3[31]_i_1_n_2                                                                     | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                2 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/slv_reg1[23]_i_1_n_2                                                                     | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/p_1_in[15]                                                                               | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/p_1_in[23]                                                                               | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/p_1_in[31]                                                                               | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                2 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                                 |                2 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                                 |                2 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/p_1_in[0]                                                                                | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                                                 |                3 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                                                 |                3 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                     |                2 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/slv_reg3[15]_i_1_n_2                                                                     | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/slv_reg0[15]_i_1_n_2                                                                     | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/slv_reg0[23]_i_1_n_2                                                                     | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/slv_reg0[31]_i_1_n_2                                                                     | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/slv_reg0[7]_i_1_n_2                                                                      | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/slv_reg1[15]_i_1_n_2                                                                     | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                1 |              8 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/ap_sig_291                                                                                                                     | top_design_i/Dig_compensator_0/U0/tmp_26_reg_739[9]_i_1_n_2                                                                                                                     |                4 |              9 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/u_1_data_reg[9]_i_2_n_2                                                                                                        | top_design_i/Dig_compensator_0/U0/u_1_data_reg[9]_i_1_n_2                                                                                                                       |                3 |              9 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                         |                4 |             11 |
|  top_design_i/ad7476_IF_0/clk_div_BUFG            | top_design_i/ad7476_IF_0/U0/temp0                                                                                                                                |                                                                                                                                                                                 |                3 |             12 |
|  top_design_i/ad7476_IF_0/clk_div_BUFG            | top_design_i/ad7476_IF_0/U0/DATA0                                                                                                                                |                                                                                                                                                                                 |                2 |             12 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                                                 |                4 |             13 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                                                 |                2 |             14 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                                 |                3 |             14 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/dPWM_0/U0/ramp[15]_i_2_n_2                                                                                                                                         |                5 |             16 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                                                 |                6 |             16 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                                                 |                5 |             16 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/Dig_compensator_0/U0/Dig_compensator_sitofp_32ns_32_6_U3/din0_buf1[31]_i_1_n_2                                                                                     |                4 |             20 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2      |                                                                                                                                                                                 |                5 |             20 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]           |                7 |             22 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/Dig_compensator_0/U0/Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2/Dig_compensator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]           |                7 |             22 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/Dig_compensator_0/U0/Dig_compensator_sitofp_32ns_32_6_U3/Dig_compensator_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0] |                7 |             22 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |                8 |             22 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | top_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                         |                7 |             23 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/ap_sig_272                                                                                                                     |                                                                                                                                                                                 |                7 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/ap_sig_272                                                                                                                     | top_design_i/Dig_compensator_0/U0/Dig_compensator_fcmp_32ns_32ns_1_1_U4/Dig_compensator_ap_fcmp_0_no_dsp_32_u/SR[0]                                                             |               10 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/e_20                                                                                                                           |                                                                                                                                                                                 |                7 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/e_load_s_fu_110[31]_i_1_n_2                                                                                                    |                                                                                                                                                                                 |               16 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/reg_2410                                                                                                                       |                                                                                                                                                                                 |                9 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/reg_2520                                                                                                                       |                                                                                                                                                                                 |                8 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/y_load_s_fu_114[31]_i_1_n_2                                                                                                    |                                                                                                                                                                                 |               11 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/rdata_data_reg[31]_i_5_n_2                                                                                                        |                                                                                                                                                                                 |                6 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/reg_241_reg[31]_i_3_n_2                                                                                                           |                                                                                                                                                                                 |               10 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/reg_2460                                                                                                                       |                                                                                                                                                                                 |                5 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/Dig_compensator_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_2                                                                        |                                                                                                                                                                                 |               10 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/Dig_compensator_AXILiteS_s_axi_U/p_0_in                                                                                        |                                                                                                                                                                                 |                7 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/Dig_compensator_AXILiteS_s_axi_U/p_0_in13_out                                                                                  |                                                                                                                                                                                 |                5 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/Dig_compensator_AXILiteS_s_axi_U/p_0_in15_out                                                                                  |                                                                                                                                                                                 |                6 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/ap_sig_149                                                                                                                     |                                                                                                                                                                                 |                9 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                                                 |               12 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/ap_sig_166                                                                                                                     |                                                                                                                                                                                 |                6 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/ap_sig_219                                                                                                                     |                                                                                                                                                                                 |                5 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/axi_rdata[31]_i_1_n_2                                                                    | top_design_i/system_controller_0/U0/system_controller_v3_0_S00_AXI_inst/system_controller_core0/FSM_sequential_current_state_reg[2]_0                                           |               11 |             32 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/ap_sig_291                                                                                                                     |                                                                                                                                                                                 |                9 |             33 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                                                 |               10 |             34 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                                                 |               11 |             35 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                                                 |                8 |             44 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                                                 |                8 |             44 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                                 |                8 |             44 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                                 |                8 |             44 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/Dig_compensator_0/U0/Dig_compensator_AXILiteS_s_axi_U/SR[0]                                                                                                        |               16 |             46 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                                                 |                8 |             47 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                                 |                9 |             47 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | top_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                           |               12 |             59 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/y_1[31]_i_1_n_2                                                                                                                |                                                                                                                                                                                 |               17 |             64 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/params_vRef_read_reg_6460                                                                                                      |                                                                                                                                                                                 |               18 |             76 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 | top_design_i/Dig_compensator_0/U0/Dig_compensator_AXILiteS_s_axi_U/E[0]                                                                                          | top_design_i/Dig_compensator_0/U0/Dig_compensator_AXILiteS_s_axi_U/SR[0]                                                                                                        |               33 |            106 |
|  top_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                                                 |              166 |            606 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


