'\" t
.nh
.TH "X86-FDIVR-FDIVRP-FIDIVR" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
FDIVR-FDIVRP-FIDIVR - REVERSE DIVIDE
.TS
allbox;
l l l l l 
l l l l l .
\fBOpcode\fP	\fBInstruction\fP	\fB64-Bit Mode\fP	\fBCompat/Leg Mode\fP	\fBDescription\fP
D8 /7	FDIVR m32fp	Valid	Valid	T{
Divide m32fp by ST(0) and store result in ST(0).
T}
DC /7	FDIVR m64fp	Valid	Valid	T{
Divide m64fp by ST(0) and store result in ST(0).
T}
D8 F8+i	FDIVR ST(0), ST(i)	Valid	Valid	T{
Divide ST(i) by ST(0) and store result in ST(0).
T}
DC F0+i	FDIVR ST(i), ST(0)	Valid	Valid	T{
Divide ST(0) by ST(i) and store result in ST(i).
T}
DE F0+i	FDIVRP ST(i), ST(0)	Valid	Valid	T{
Divide ST(0) by ST(i), store result in ST(i), and pop the register stack.
T}
DE F1	FDIVRP	Valid	Valid	T{
Divide ST(0) by ST(1), store result in ST(1), and pop the register stack.
T}
DA /7	FIDIVR m32int	Valid	Valid	T{
Divide m32int by ST(0) and store result in ST(0).
T}
DE /7	FIDIVR m16int	Valid	Valid	T{
Divide m16int by ST(0) and store result in ST(0).
T}
.TE

.SH DESCRIPTION
Divides the source operand by the destination operand and stores the
result in the destination location. The destination operand (divisor) is
always in an FPU register; the source operand (dividend) can be a
register or a memory location. Source operands in memory can be in
single precision or double precision floating-point format, word or
doubleword integer format.

.PP
These instructions perform the reverse operations of the FDIV, FDIVP,
and FIDIV instructions. They are provided to support more efficient
coding.

.PP
The no-operand version of the instruction divides the contents of the
ST(0) register by the contents of the ST(1) register. The one-operand
version divides the contents of a memory location (either a
floating-point or an integer value) by the contents of the ST(0)
register. The two-operand version, divides the contents of the ST(i)
register by the contents of the ST(0) register or vice versa.

.PP
The FDIVRP instructions perform the additional operation of popping the
FPU register stack after storing the result. To pop the register stack,
the processor marks the ST(0) register as empty and increments the stack
pointer (TOP) by 1. The no-operand version of the floating-point divide
instructions always results in the register stack being popped. In some
assemblers, the mnemonic for this instruction is FDIVR rather than
FDIVRP.

.PP
The FIDIVR instructions convert an integer source operand to double
extended-precision floating-point format before performing the division.

.PP
If an unmasked divide-by-zero exception (#Z) is generated, no result is
stored; if the exception is masked, an ∞ of the appropriate sign is
stored in the destination operand.

.PP
The following table shows the results obtained when dividing various
classes of numbers, assuming that neither overflow nor underflow occurs.

.PP
.RS

.PP
F Means finite floating-point value.

.PP
I Means integer.

.PP
* Indicatesfloating-pointinvalid-arithmetic-operand(#IA)exception.

.PP
** Indicates floating-point zero-divide (#Z) exception.

.RE

.PP
When the source operand is an integer 0, it is treated as a +0. This
instruction’s operation is the same in non-64-bit modes and 64-bit mode.

.SH OPERATION
.EX
IF DEST = 0
    THEN
        #Z;
    ELSE
        IF Instruction = FIDIVR
            THEN
                DEST := ConvertToDoubleExtendedPrecisionFP(SRC) / DEST;
            ELSE (* Source operand is floating-point value *)
                DEST := SRC / DEST;
        FI;
FI;
IF Instruction = FDIVRP
    THEN
        PopRegisterStack;
FI;
.EE

.SH FPU FLAGS AFFECTED  href="./fdivr:fdivrp:fidivr.html#fpu-flags-affected"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
C1	T{
Set to 0 if stack underflow occurred.
T}
	T{
Set if result was rounded up; cleared otherwise.
T}
C0, C2, C3	Undefined.
.TE

.SH FLOATING-POINT EXCEPTIONS  href="./fdivr:fdivrp:fidivr.html#floating-point-exceptions"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#IS	Stack underflow occurred.
#IA	T{
Operand is an SNaN value or unsupported format.
T}
	±∞ / ±∞; ±0 / ±0
#D	Source is a denormal value.
#Z	T{
SRC / ±0, where SRC is not equal to ±0.
T}
#U	T{
Result is too small for destination format.
T}
#O	T{
Result is too large for destination format.
T}
#P	T{
Value cannot be represented exactly in destination format.
T}
.TE

.SH PROTECTED MODE EXCEPTIONS  href="./fdivr:fdivrp:fidivr.html#protected-mode-exceptions"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#GP(0)	T{
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
T}
	T{
If the DS, ES, FS, or GS register contains a NULL segment selector.
T}
#SS(0)	T{
If a memory operand effective address is outside the SS segment limit.
T}
#NM	CR0.EM[bit 2] or CR0.TS[bit 3] = 1.
#PF(fault-code)	If a page fault occurs.
#AC(0)	T{
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
T}
#UD	If the LOCK prefix is used.
.TE

.SH REAL-ADDRESS MODE EXCEPTIONS  href="./fdivr:fdivrp:fidivr.html#real-address-mode-exceptions"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#GP	T{
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
T}
#SS	T{
If a memory operand effective address is outside the SS segment limit.
T}
#NM	CR0.EM[bit 2] or CR0.TS[bit 3] = 1.
#UD	If the LOCK prefix is used.
.TE

.SH VIRTUAL-8086 MODE EXCEPTIONS  href="./fdivr:fdivrp:fidivr.html#virtual-8086-mode-exceptions"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#GP(0)	T{
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
T}
#SS(0)	T{
If a memory operand effective address is outside the SS segment limit.
T}
#NM	CR0.EM[bit 2] or CR0.TS[bit 3] = 1.
#PF(fault-code)	If a page fault occurs.
#AC(0)	T{
If alignment checking is enabled and an unaligned memory reference is made.
T}
#UD	If the LOCK prefix is used.
.TE

.SH COMPATIBILITY MODE EXCEPTIONS  href="./fdivr:fdivrp:fidivr.html#compatibility-mode-exceptions"
class="anchor">¶

.PP
Same exceptions as in protected mode.

.SH 64-BIT MODE EXCEPTIONS  href="./fdivr:fdivrp:fidivr.html#64-bit-mode-exceptions"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#SS(0)	T{
If a memory address referencing the SS segment is in a non-canonical form.
T}
#GP(0)	T{
If the memory address is in a non-canonical form.
T}
#NM	CR0.EM[bit 2] or CR0.TS[bit 3] = 1.
#MF	T{
If there is a pending x87 FPU exception.
T}
#PF(fault-code)	If a page fault occurs.
#AC(0)	T{
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
T}
#UD	If the LOCK prefix is used.
.TE

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
