Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb 16 12:01:19 2026
| Host         : DESKTOP-6LGOCJL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file xadc_uart_stream_timing_summary_routed.rpt -pb xadc_uart_stream_timing_summary_routed.pb -rpx xadc_uart_stream_timing_summary_routed.rpx -warn_on_violation
| Design       : xadc_uart_stream
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.899        0.000                      0                  237        0.143        0.000                      0                  237        3.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.899        0.000                      0                  237        0.143        0.000                      0                  237        3.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.828ns (21.552%)  route 3.014ns (78.448%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 12.865 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.640     5.309    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  wait_cnt_reg[5]/Q
                         net (fo=2, routed)           1.262     7.027    wait_cnt_reg_n_0_[5]
    SLICE_X19Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.151 f  state[2]_i_4/O
                         net (fo=1, routed)           0.597     7.748    state[2]_i_4_n_0
    SLICE_X19Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  state[2]_i_2/O
                         net (fo=4, routed)           0.485     8.357    state[2]_i_2_n_0
    SLICE_X16Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.481 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.670     9.151    wait_cnt[13]_i_2_n_0
    SLICE_X18Y77         FDRE                                         r  wait_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.473    12.865    clk_IBUF_BUFG
    SLICE_X18Y77         FDRE                                         r  wait_cnt_reg[13]/C
                         clock pessimism              0.425    13.290    
                         clock uncertainty           -0.035    13.254    
    SLICE_X18Y77         FDRE (Setup_fdre_C_CE)      -0.205    13.049    wait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.828ns (22.327%)  route 2.881ns (77.673%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.640     5.309    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  wait_cnt_reg[5]/Q
                         net (fo=2, routed)           1.262     7.027    wait_cnt_reg_n_0_[5]
    SLICE_X19Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.151 f  state[2]_i_4/O
                         net (fo=1, routed)           0.597     7.748    state[2]_i_4_n_0
    SLICE_X19Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  state[2]_i_2/O
                         net (fo=4, routed)           0.485     8.357    state[2]_i_2_n_0
    SLICE_X16Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.481 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.536     9.017    wait_cnt[13]_i_2_n_0
    SLICE_X19Y74         FDRE                                         r  wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.470    12.862    clk_IBUF_BUFG
    SLICE_X19Y74         FDRE                                         r  wait_cnt_reg[0]/C
                         clock pessimism              0.391    13.253    
                         clock uncertainty           -0.035    13.217    
    SLICE_X19Y74         FDRE (Setup_fdre_C_CE)      -0.205    13.012    wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.828ns (22.366%)  route 2.874ns (77.634%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 12.864 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.640     5.309    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  wait_cnt_reg[5]/Q
                         net (fo=2, routed)           1.262     7.027    wait_cnt_reg_n_0_[5]
    SLICE_X19Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.151 f  state[2]_i_4/O
                         net (fo=1, routed)           0.597     7.748    state[2]_i_4_n_0
    SLICE_X19Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  state[2]_i_2/O
                         net (fo=4, routed)           0.485     8.357    state[2]_i_2_n_0
    SLICE_X16Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.481 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.530     9.011    wait_cnt[13]_i_2_n_0
    SLICE_X18Y76         FDRE                                         r  wait_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.472    12.864    clk_IBUF_BUFG
    SLICE_X18Y76         FDRE                                         r  wait_cnt_reg[10]/C
                         clock pessimism              0.425    13.289    
                         clock uncertainty           -0.035    13.253    
    SLICE_X18Y76         FDRE (Setup_fdre_C_CE)      -0.205    13.048    wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.828ns (22.366%)  route 2.874ns (77.634%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 12.864 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.640     5.309    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  wait_cnt_reg[5]/Q
                         net (fo=2, routed)           1.262     7.027    wait_cnt_reg_n_0_[5]
    SLICE_X19Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.151 f  state[2]_i_4/O
                         net (fo=1, routed)           0.597     7.748    state[2]_i_4_n_0
    SLICE_X19Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  state[2]_i_2/O
                         net (fo=4, routed)           0.485     8.357    state[2]_i_2_n_0
    SLICE_X16Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.481 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.530     9.011    wait_cnt[13]_i_2_n_0
    SLICE_X18Y76         FDRE                                         r  wait_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.472    12.864    clk_IBUF_BUFG
    SLICE_X18Y76         FDRE                                         r  wait_cnt_reg[11]/C
                         clock pessimism              0.425    13.289    
                         clock uncertainty           -0.035    13.253    
    SLICE_X18Y76         FDRE (Setup_fdre_C_CE)      -0.205    13.048    wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.828ns (22.366%)  route 2.874ns (77.634%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 12.864 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.640     5.309    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  wait_cnt_reg[5]/Q
                         net (fo=2, routed)           1.262     7.027    wait_cnt_reg_n_0_[5]
    SLICE_X19Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.151 f  state[2]_i_4/O
                         net (fo=1, routed)           0.597     7.748    state[2]_i_4_n_0
    SLICE_X19Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  state[2]_i_2/O
                         net (fo=4, routed)           0.485     8.357    state[2]_i_2_n_0
    SLICE_X16Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.481 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.530     9.011    wait_cnt[13]_i_2_n_0
    SLICE_X18Y76         FDRE                                         r  wait_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.472    12.864    clk_IBUF_BUFG
    SLICE_X18Y76         FDRE                                         r  wait_cnt_reg[12]/C
                         clock pessimism              0.425    13.289    
                         clock uncertainty           -0.035    13.253    
    SLICE_X18Y76         FDRE (Setup_fdre_C_CE)      -0.205    13.048    wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.828ns (22.366%)  route 2.874ns (77.634%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 12.864 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.640     5.309    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  wait_cnt_reg[5]/Q
                         net (fo=2, routed)           1.262     7.027    wait_cnt_reg_n_0_[5]
    SLICE_X19Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.151 f  state[2]_i_4/O
                         net (fo=1, routed)           0.597     7.748    state[2]_i_4_n_0
    SLICE_X19Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  state[2]_i_2/O
                         net (fo=4, routed)           0.485     8.357    state[2]_i_2_n_0
    SLICE_X16Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.481 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.530     9.011    wait_cnt[13]_i_2_n_0
    SLICE_X18Y76         FDRE                                         r  wait_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.472    12.864    clk_IBUF_BUFG
    SLICE_X18Y76         FDRE                                         r  wait_cnt_reg[9]/C
                         clock pessimism              0.425    13.289    
                         clock uncertainty           -0.035    13.253    
    SLICE_X18Y76         FDRE (Setup_fdre_C_CE)      -0.205    13.048    wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.048    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.828ns (22.454%)  route 2.860ns (77.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.640     5.309    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  wait_cnt_reg[5]/Q
                         net (fo=2, routed)           1.262     7.027    wait_cnt_reg_n_0_[5]
    SLICE_X19Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.151 f  state[2]_i_4/O
                         net (fo=1, routed)           0.597     7.748    state[2]_i_4_n_0
    SLICE_X19Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  state[2]_i_2/O
                         net (fo=4, routed)           0.485     8.357    state[2]_i_2_n_0
    SLICE_X16Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.481 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.515     8.996    wait_cnt[13]_i_2_n_0
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.470    12.862    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[5]/C
                         clock pessimism              0.447    13.309    
                         clock uncertainty           -0.035    13.273    
    SLICE_X18Y75         FDRE (Setup_fdre_C_CE)      -0.205    13.068    wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.828ns (22.454%)  route 2.860ns (77.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.640     5.309    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  wait_cnt_reg[5]/Q
                         net (fo=2, routed)           1.262     7.027    wait_cnt_reg_n_0_[5]
    SLICE_X19Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.151 f  state[2]_i_4/O
                         net (fo=1, routed)           0.597     7.748    state[2]_i_4_n_0
    SLICE_X19Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  state[2]_i_2/O
                         net (fo=4, routed)           0.485     8.357    state[2]_i_2_n_0
    SLICE_X16Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.481 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.515     8.996    wait_cnt[13]_i_2_n_0
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.470    12.862    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[6]/C
                         clock pessimism              0.447    13.309    
                         clock uncertainty           -0.035    13.273    
    SLICE_X18Y75         FDRE (Setup_fdre_C_CE)      -0.205    13.068    wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.828ns (22.454%)  route 2.860ns (77.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.640     5.309    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  wait_cnt_reg[5]/Q
                         net (fo=2, routed)           1.262     7.027    wait_cnt_reg_n_0_[5]
    SLICE_X19Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.151 f  state[2]_i_4/O
                         net (fo=1, routed)           0.597     7.748    state[2]_i_4_n_0
    SLICE_X19Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  state[2]_i_2/O
                         net (fo=4, routed)           0.485     8.357    state[2]_i_2_n_0
    SLICE_X16Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.481 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.515     8.996    wait_cnt[13]_i_2_n_0
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.470    12.862    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[7]/C
                         clock pessimism              0.447    13.309    
                         clock uncertainty           -0.035    13.273    
    SLICE_X18Y75         FDRE (Setup_fdre_C_CE)      -0.205    13.068    wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wait_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.828ns (22.454%)  route 2.860ns (77.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.640     5.309    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  wait_cnt_reg[5]/Q
                         net (fo=2, routed)           1.262     7.027    wait_cnt_reg_n_0_[5]
    SLICE_X19Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.151 f  state[2]_i_4/O
                         net (fo=1, routed)           0.597     7.748    state[2]_i_4_n_0
    SLICE_X19Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.872 r  state[2]_i_2/O
                         net (fo=4, routed)           0.485     8.357    state[2]_i_2_n_0
    SLICE_X16Y74         LUT4 (Prop_lut4_I1_O)        0.124     8.481 r  wait_cnt[13]_i_2/O
                         net (fo=14, routed)          0.515     8.996    wait_cnt[13]_i_2_n_0
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.470    12.862    clk_IBUF_BUFG
    SLICE_X18Y75         FDRE                                         r  wait_cnt_reg[8]/C
                         clock pessimism              0.447    13.309    
                         clock uncertainty           -0.035    13.273    
    SLICE_X18Y75         FDRE (Setup_fdre_C_CE)      -0.205    13.068    wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  4.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 myuart/inst/Uart_tx/RxD_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myuart/inst/Uart_tx/RxD_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     1.461    myuart/inst/Uart_tx/sys_clk
    SLICE_X13Y75         FDRE                                         r  myuart/inst/Uart_tx/RxD_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  myuart/inst/Uart_tx/RxD_buff_reg[3]/Q
                         net (fo=1, routed)           0.091     1.693    myuart/inst/Uart_tx/RxD_buff_reg_n_0_[3]
    SLICE_X12Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.738 r  myuart/inst/Uart_tx/RxD_buff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.738    myuart/inst/Uart_tx/RxD_buff[2]_i_1_n_0
    SLICE_X12Y75         FDRE                                         r  myuart/inst/Uart_tx/RxD_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.815     1.974    myuart/inst/Uart_tx/sys_clk
    SLICE_X12Y75         FDRE                                         r  myuart/inst/Uart_tx/RxD_buff_reg[2]/C
                         clock pessimism             -0.500     1.474    
    SLICE_X12Y75         FDRE (Hold_fdre_C_D)         0.121     1.595    myuart/inst/Uart_tx/RxD_buff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            latched_adc12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.578%)  route 0.122ns (46.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.546     1.458    clk_IBUF_BUFG
    SLICE_X15Y75         FDRE                                         r  data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  data_reg[5]/Q
                         net (fo=2, routed)           0.122     1.721    adc12[1]
    SLICE_X16Y75         FDRE                                         r  latched_adc12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.812     1.971    clk_IBUF_BUFG
    SLICE_X16Y75         FDRE                                         r  latched_adc12_reg[1]/C
                         clock pessimism             -0.481     1.490    
    SLICE_X16Y75         FDRE (Hold_fdre_C_D)         0.076     1.566    latched_adc12_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            latched_adc12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.210%)  route 0.124ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.546     1.458    clk_IBUF_BUFG
    SLICE_X15Y75         FDRE                                         r  data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  data_reg[4]/Q
                         net (fo=2, routed)           0.124     1.723    adc12[0]
    SLICE_X16Y75         FDRE                                         r  latched_adc12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.812     1.971    clk_IBUF_BUFG
    SLICE_X16Y75         FDRE                                         r  latched_adc12_reg[0]/C
                         clock pessimism             -0.481     1.490    
    SLICE_X16Y75         FDRE (Hold_fdre_C_D)         0.059     1.549    latched_adc12_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 myuart/inst/baudgen/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myuart/inst/baudgen/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.552     1.464    myuart/inst/baudgen/sys_clk
    SLICE_X11Y72         FDRE                                         r  myuart/inst/baudgen/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  myuart/inst/baudgen/cnt_reg[3]/Q
                         net (fo=6, routed)           0.124     1.730    myuart/inst/baudgen/cnt[3]
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.775 r  myuart/inst/baudgen/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.775    myuart/inst/baudgen/p_1_in[5]
    SLICE_X10Y72         FDRE                                         r  myuart/inst/baudgen/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.818     1.977    myuart/inst/baudgen/sys_clk
    SLICE_X10Y72         FDRE                                         r  myuart/inst/baudgen/cnt_reg[5]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.121     1.598    myuart/inst/baudgen/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            latched_adc12_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.615%)  route 0.122ns (46.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.546     1.458    clk_IBUF_BUFG
    SLICE_X15Y75         FDRE                                         r  data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  data_reg[10]/Q
                         net (fo=2, routed)           0.122     1.721    adc12[6]
    SLICE_X14Y75         FDRE                                         r  latched_adc12_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.812     1.971    clk_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  latched_adc12_reg[6]/C
                         clock pessimism             -0.500     1.471    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.072     1.543    latched_adc12_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.546     1.458    clk_IBUF_BUFG
    SLICE_X15Y74         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  next_state_reg[1]/Q
                         net (fo=1, routed)           0.098     1.697    next_state_reg_n_0_[1]
    SLICE_X14Y74         LUT5 (Prop_lut5_I0_O)        0.045     1.742 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.742    state[1]_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.812     1.971    clk_IBUF_BUFG
    SLICE_X14Y74         FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.500     1.471    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.092     1.563    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 myuart/inst/Uart_tx/RxD_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myuart/inst/Uart_tx/TxD_ser_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.306%)  route 0.138ns (39.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     1.461    myuart/inst/Uart_tx/sys_clk
    SLICE_X12Y75         FDRE                                         r  myuart/inst/Uart_tx/RxD_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  myuart/inst/Uart_tx/RxD_buff_reg[0]/Q
                         net (fo=1, routed)           0.138     1.763    myuart/inst/Uart_tx/RxD_buff_reg_n_0_[0]
    SLICE_X12Y74         LUT5 (Prop_lut5_I0_O)        0.045     1.808 r  myuart/inst/Uart_tx/TxD_ser_i_1/O
                         net (fo=1, routed)           0.000     1.808    myuart/inst/Uart_tx/TxD_ser_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  myuart/inst/Uart_tx/TxD_ser_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.815     1.974    myuart/inst/Uart_tx/sys_clk
    SLICE_X12Y74         FDRE                                         r  myuart/inst/Uart_tx/TxD_ser_reg/C
                         clock pessimism             -0.481     1.493    
    SLICE_X12Y74         FDRE (Hold_fdre_C_D)         0.120     1.613    myuart/inst/Uart_tx/TxD_ser_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            latched_adc12_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.403%)  route 0.127ns (43.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.547     1.459    clk_IBUF_BUFG
    SLICE_X16Y76         FDRE                                         r  data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.164     1.623 r  data_reg[15]/Q
                         net (fo=2, routed)           0.127     1.750    led_OBUF[2]
    SLICE_X14Y75         FDRE                                         r  latched_adc12_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.812     1.971    clk_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  latched_adc12_reg[11]/C
                         clock pessimism             -0.481     1.490    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.047     1.537    latched_adc12_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.685%)  route 0.144ns (43.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.546     1.458    clk_IBUF_BUFG
    SLICE_X14Y74         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  state_reg[0]/Q
                         net (fo=16, routed)          0.144     1.744    state[0]
    SLICE_X15Y74         LUT2 (Prop_lut2_I0_O)        0.048     1.792 r  next_state[2]_i_2/O
                         net (fo=1, routed)           0.000     1.792    next_state[2]_i_2_n_0
    SLICE_X15Y74         FDRE                                         r  next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.812     1.971    clk_IBUF_BUFG
    SLICE_X15Y74         FDRE                                         r  next_state_reg[2]/C
                         clock pessimism             -0.500     1.471    
    SLICE_X15Y74         FDRE (Hold_fdre_C_D)         0.107     1.578    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 myuart/inst/baudgen/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myuart/inst/baudgen/tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.550     1.462    myuart/inst/baudgen/sys_clk
    SLICE_X10Y73         FDRE                                         r  myuart/inst/baudgen/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.164     1.626 f  myuart/inst/baudgen/cnt_reg[6]/Q
                         net (fo=7, routed)           0.116     1.743    myuart/inst/baudgen/cnt[6]
    SLICE_X11Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.788 r  myuart/inst/baudgen/tick_i_1/O
                         net (fo=1, routed)           0.000     1.788    myuart/inst/baudgen/tick_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  myuart/inst/baudgen/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.816     1.975    myuart/inst/baudgen/sys_clk
    SLICE_X11Y73         FDRE                                         r  myuart/inst/baudgen/tick_reg/C
                         clock pessimism             -0.500     1.475    
    SLICE_X11Y73         FDRE (Hold_fdre_C_D)         0.091     1.566    myuart/inst/baudgen/tick_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         8.000       4.000      XADC_X0Y0       myxadc/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X16Y73    _drdy_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X16Y73    _drdy_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X15Y75    data_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X15Y75    data_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X16Y74    data_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X16Y74    data_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X16Y76    data_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X19Y76    data_reg[14]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y73    _drdy_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y73    _drdy_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y73    _drdy_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y73    _drdy_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X15Y75    data_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X15Y75    data_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X15Y75    data_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X15Y75    data_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y74    data_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y74    data_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y73    _drdy_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y73    _drdy_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y73    _drdy_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y73    _drdy_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X15Y75    data_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X15Y75    data_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X15Y75    data_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X15Y75    data_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y74    data_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X16Y74    data_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.049ns  (logic 4.305ns (47.574%)  route 4.744ns (52.426%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.640     5.309    clk_IBUF_BUFG
    SLICE_X16Y74         FDRE                                         r  data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y74         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  data_reg[13]/Q
                         net (fo=2, routed)           1.303     7.129    adc12[9]
    SLICE_X15Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.253 r  led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.670     7.924    led_OBUF[1]_inst_i_2_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.048 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.771    10.819    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    14.358 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.358    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myuart/inst/Uart_tx/TxD_ser_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 4.135ns (50.688%)  route 4.023ns (49.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.647     5.316    myuart/inst/Uart_tx/sys_clk
    SLICE_X12Y74         FDRE                                         r  myuart/inst/Uart_tx/TxD_ser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     5.834 r  myuart/inst/Uart_tx/TxD_ser_reg/Q
                         net (fo=1, routed)           4.023     9.857    TX_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.617    13.475 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000    13.475    TX
    W15                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 3.941ns (55.280%)  route 3.189ns (44.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.642     5.311    clk_IBUF_BUFG
    SLICE_X19Y76         FDRE                                         r  data_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y76         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  data_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           3.189     8.955    data_reg[15]_lopt_replica_1
    G14                  OBUF (Prop_obuf_I_O)         3.485    12.441 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.441    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 3.966ns (55.849%)  route 3.135ns (44.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.642     5.311    clk_IBUF_BUFG
    SLICE_X19Y76         FDRE                                         r  data_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y76         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  data_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           3.135     8.902    data_reg[14]_lopt_replica_1
    D18                  OBUF (Prop_obuf_I_O)         3.510    12.412 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.412    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.126ns  (logic 4.049ns (66.094%)  route 2.077ns (33.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.660     5.329    clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     5.847 r  led_reg[0]/Q
                         net (fo=2, routed)           2.077     7.924    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.455 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.455    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.287%)  route 0.535ns (27.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.471    clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  led_reg[0]/Q
                         net (fo=2, routed)           0.535     2.171    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.403 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.403    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.426ns (59.779%)  route 0.959ns (40.221%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.546     1.458    clk_IBUF_BUFG
    SLICE_X15Y75         FDRE                                         r  data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  data_reg[5]/Q
                         net (fo=2, routed)           0.170     1.770    adc12[1]
    SLICE_X15Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.789     2.604    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.844 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.844    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.328ns (55.317%)  route 1.073ns (44.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.547     1.459    clk_IBUF_BUFG
    SLICE_X19Y76         FDRE                                         r  data_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y76         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  data_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           1.073     2.673    data_reg[15]_lopt_replica_1
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.860 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.860    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.352ns (56.280%)  route 1.050ns (43.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.547     1.459    clk_IBUF_BUFG
    SLICE_X19Y76         FDRE                                         r  data_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y76         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  data_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.050     2.651    data_reg[14]_lopt_replica_1
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.862 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.862    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myuart/inst/Uart_tx/TxD_ser_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.481ns (50.740%)  route 1.438ns (49.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.549     1.461    myuart/inst/Uart_tx/sys_clk
    SLICE_X12Y74         FDRE                                         r  myuart/inst/Uart_tx/TxD_ser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  myuart/inst/Uart_tx/TxD_ser_reg/Q
                         net (fo=1, routed)           1.438     3.064    TX_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.317     4.381 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     4.381    TX
    W15                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------





