#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 14 18:24:02 2016
# Process ID: 25553
# Log file: /home/ilim/arm_core_load_single_channle/a.runs/Drivverr/design_1_wrapper.vds
# Journal file: /home/ilim/arm_core_load_single_channle/a.runs/Drivverr/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ilim/arm_core_load_single_channle/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z030fbg676-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
CRITICAL WARNING: [filemgmt 20-1741] File 'axis_register_slice_v1_1_axisc_register_slice.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_axis_dwidth_converter_0_0 (/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v)
* dw_conv_axis_dwidth_converter_0_0 (/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v)
* design_1_bus_doubler_0_0 (/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/axis_register_slice_v1_1/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module axis_register_slice_v1_1_axisc_register_slice [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/axis_register_slice_v1_1/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.629 ; gain = 218.949 ; free physical = 2168 ; free virtual = 12322
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-638] synthesizing module 'design_1_address_gen_param_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/synth/design_1_address_gen_param_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'address_gen_param' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/sources_1/new/adress_gen.v:22]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/sources_1/new/adress_gen.v:43]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/sources_1/new/adress_gen.v:44]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/sources_1/new/adress_gen.v:45]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/sources_1/new/adress_gen.v:46]
INFO: [Synth 8-256] done synthesizing module 'address_gen_param' (3#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/sources_1/new/adress_gen.v:22]
INFO: [Synth 8-256] done synthesizing module 'design_1_address_gen_param_0_0' (4#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/synth/design_1_address_gen_param_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:449]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:626]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (5#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (6#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003]
INFO: [Synth 8-256] done synthesizing module 'FDR' (7#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (8#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (9#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (10#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16678' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35694' bound to instance 'XORCY_I' of component 'XORCY' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016' bound to instance 'FDRE_I' of component 'FDRE' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (11#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34538' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (12#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (13#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (14#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (15#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (16#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (17#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (18#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_1_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/3dec2f5b/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_1_0' (19#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (20#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (20#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (20#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (20#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (21#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (22#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (23#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (24#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (25#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (26#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (27#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (27#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (27#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (27#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_1_0' (28#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_2_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/synth/design_1_axi_gpio_2_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/synth/design_1_axi_gpio_2_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (28#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (28#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_2_0' (29#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/synth/design_1_axi_gpio_2_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:1043]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:2460]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (30#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:2460]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_3HM21E' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:2718]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_3HM21E' (31#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:2718]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1RU8VXS' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:2976]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (32#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (33#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (33#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (33#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (33#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (34#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (35#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (36#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (37#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (38#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (39#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (40#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (41#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (41#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (42#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (43#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (44#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (44#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (44#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (45#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (45#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (45#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (45#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (45#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (45#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (45#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (45#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (45#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (46#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (47#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (48#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 60 connections, but only 58 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:3215]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1RU8VXS' (49#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:2976]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_2KOEHD' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:3276]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (50#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 60 connections, but only 58 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:3515]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_2KOEHD' (51#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:3276]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1SHHK51' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:3576]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (52#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_2' requires 60 connections, but only 58 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:3815]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1SHHK51' (53#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:3576]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:3876]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (53#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_3' (54#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_3' requires 79 connections, but only 77 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:4191]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (55#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:3876]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (56#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (57#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (57#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (57#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (57#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (57#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (58#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_arbiter_resp' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_arbiter_resp' (59#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16764]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (60#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16764]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (61#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (62#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (63#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (64#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (65#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (65#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (65#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (66#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (66#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (66#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' (66#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' (66#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (67#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (68#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized10' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized10' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized11' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized11' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized12' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized12' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized13' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized13' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized14' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized14' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized15' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized15' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized16' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized16' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized17' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized17' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized18' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized18' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized19' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized19' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized20' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized20' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized21' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized21' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized22' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized22' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized23' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized23' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized24' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized24' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized25' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized25' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized26' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized26' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized27' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized27' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized28' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized28' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized29' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized29' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized30' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized30' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized31' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized31' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized32' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized32' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized33' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized33' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized34' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized34' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized35' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized35' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized4' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized36' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized36' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized37' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized37' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized38' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized38' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized39' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized39' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized40' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized40' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized41' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized41' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized42' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized42' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized43' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized43' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized4' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized5' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized44' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized44' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized45' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized45' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized46' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized46' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized47' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized47' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized48' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized48' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized49' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized49' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized50' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized50' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized51' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized51' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized5' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' (69#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (70#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (71#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (72#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (73#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (74#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (75#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:1043]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/synth/design_1_axis_dwidth_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axis_dwidth_converter' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axis_register_slice' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' (76#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axisc_register_slice' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/axis_register_slice_v1_1/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axisc_register_slice' (77#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/axis_register_slice_v1_1/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' (78#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axis_register_slice' (79#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axisc_upsizer' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axisc_upsizer' (80#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axisc_downsizer' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axisc_downsizer' (81#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized0' (81#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/axis_register_slice_v1_1/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized0' (81#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/axis_register_slice_v1_1/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized0' (81#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized0' (81#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axis_dwidth_converter' (82#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_dwidth_converter_0_0' (83#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/synth/design_1_axis_dwidth_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:243]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (84#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'bindec' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5118]
INFO: [Synth 8-256] done synthesizing module 'bindec' (85#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5118]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (86#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized15' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized15' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized16' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized16' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized17' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized17' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized18' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized18' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized19' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized19' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized20' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized20' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized21' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized21' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized22' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized22' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized23' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Common 17-14] Message 'Synth 8-3919' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized23' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized24' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized24' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized25' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized25' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized26' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12542]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized26' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized27' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized27' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized28' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized28' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized29' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized29' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized30' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized30' (87#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (88#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (88#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (89#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (90#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (91#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (92#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (93#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (94#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_1_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/synth/design_1_blk_mem_gen_1_0.vhd:73]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/synth/design_1_blk_mem_gen_1_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (94#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized31' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' (94#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized31' (94#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized32' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' (94#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized32' (94#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized1' (94#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized2' (94#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (94#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (94#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (94#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (94#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized1' (94#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_1_0' (95#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/synth/design_1_blk_mem_gen_1_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/synth/design_1_blk_mem_gen_0_1.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/synth/design_1_blk_mem_gen_0_1.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_1' (96#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/synth/design_1_blk_mem_gen_0_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'design_1_bram_mask_1_1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bram_mask_1_1/synth/design_1_bram_mask_1_1.v:56]
INFO: [Synth 8-638] synthesizing module 'bram_mask' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/user.org/bram_mask_v1_0/da22b225/src/top.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/user.org/bram_mask_v1_0/da22b225/src/top.sv:40]
INFO: [Synth 8-256] done synthesizing module 'bram_mask' (97#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/user.org/bram_mask_v1_0/da22b225/src/top.sv:1]
INFO: [Synth 8-256] done synthesizing module 'design_1_bram_mask_1_1' (98#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bram_mask_1_1/synth/design_1_bram_mask_1_1.v:56]
WARNING: [Synth 8-350] instance 'bram_mask_1' of module 'design_1_bram_mask_1_1' requires 28 connections, but only 25 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:804]
INFO: [Synth 8-638] synthesizing module 'design_1_bus_doubler_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/synth/design_1_bus_doubler_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bus_doubler' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/bus_doubler.v:1]
INFO: [Synth 8-638] synthesizing module 'dw_conv_wrapper' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/imports/hdl/dw_conv_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'dw_conv' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/hdl/dw_conv.v:12]
INFO: [Synth 8-638] synthesizing module 'dw_conv_axis_dwidth_converter_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/ip/dw_conv_axis_dwidth_converter_0_0/synth/dw_conv_axis_dwidth_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axis_dwidth_converter__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized1' (98#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/axis_register_slice_v1_1/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized1' (98#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/axis_register_slice_v1_1/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized1' (98#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized1' (98#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axisc_upsizer__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axisc_upsizer__parameterized0' (98#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized2' (98#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/axis_register_slice_v1_1/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized2' (98#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/axis_register_slice_v1_1/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized2' (98#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized2' (98#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axis_dwidth_converter__parameterized0' (98#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-256] done synthesizing module 'dw_conv_axis_dwidth_converter_0_0' (99#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/ip/dw_conv_axis_dwidth_converter_0_0/synth/dw_conv_axis_dwidth_converter_0_0.v:57]
WARNING: [Synth 8-350] instance 'axis_dwidth_converter_0' of module 'dw_conv_axis_dwidth_converter_0_0' requires 8 connections, but only 7 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/hdl/dw_conv.v:40]
INFO: [Synth 8-638] synthesizing module 'dw_conv_xlconstant_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/ip/dw_conv_xlconstant_0_0/sim/dw_conv_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (100#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'dw_conv_xlconstant_0_0' (101#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/ip/dw_conv_xlconstant_0_0/sim/dw_conv_xlconstant_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'dw_conv' (102#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/hdl/dw_conv.v:12]
INFO: [Synth 8-256] done synthesizing module 'dw_conv_wrapper' (103#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/imports/hdl/dw_conv_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'bus_doubler' (104#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/bus_doubler.v:1]
INFO: [Synth 8-256] done synthesizing module 'design_1_bus_doubler_0_0' (105#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/synth/design_1_bus_doubler_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:67]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:109' bound to instance 'U0' of component 'c_shift_ram_v12_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:148]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_viv' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2485' bound to instance 'i_synth' of component 'c_shift_ram_v12_0_viv' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy' (106#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv' (107#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0' (108#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_0_0' (109#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_1_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/synth/design_1_c_shift_ram_1_0.vhd:67]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:109' bound to instance 'U0' of component 'c_shift_ram_v12_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/synth/design_1_c_shift_ram_1_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:148]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_viv' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2485' bound to instance 'i_synth' of component 'c_shift_ram_v12_0_viv' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2062]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' (109#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' (109#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0__parameterized1' (109#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_1_0' (110#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/synth/design_1_c_shift_ram_1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_cameralink_to_axis_1_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/synth/design_1_cameralink_to_axis_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'cameralink_to_axis' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/cameralink_to_axis.sv:1]
INFO: [Synth 8-638] synthesizing module 'top_lvds_4x3_7to1_sdr_rx' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/top_lvds_4x3_7to1_sdr_rx.v:59]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10653]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (111#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10653]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12250]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (112#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12250]
INFO: [Synth 8-638] synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_sdr' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/n_x_serdes_1_to_7_mmcm_idelay_sdr.v:59]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_mmcm_idelay_sdr' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/serdes_1_to_7_mmcm_idelay_sdr.v:62]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS_DIFF_OUT' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10680]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS_DIFF_OUT' (113#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10680]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (114#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (115#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15999]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (116#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15999]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (117#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'delay_controller_wrap' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/delay_controller_wrap.v:59]
INFO: [Synth 8-256] done synthesizing module 'delay_controller_wrap' (118#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/delay_controller_wrap.v:59]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_DIFF_OUT' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10324]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_DIFF_OUT' (119#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10324]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized0' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized0' (119#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized0' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized0' (119#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized1' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized1' (119#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized2' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized2' (119#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized1' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized1' (119#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized3' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized3' (119#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized4' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized4' (119#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized2' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized2' (119#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized5' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized5' (119#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized6' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized6' (119#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized3' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized3' (119#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized7' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized7' (119#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_mmcm_idelay_sdr' (120#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/serdes_1_to_7_mmcm_idelay_sdr.v:62]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_slave_idelay_sdr' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/serdes_1_to_7_slave_idelay_sdr.v:62]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS__parameterized0' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10653]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS__parameterized0' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10653]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized4' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized4' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized8' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized8' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized5' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized5' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized9' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized9' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized10' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized10' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized6' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized6' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized11' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized11' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized12' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized12' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized7' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized7' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized13' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized13' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized14' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized14' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized8' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized8' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized15' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized15' (120#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_slave_idelay_sdr' (121#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/serdes_1_to_7_slave_idelay_sdr.v:62]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_slave_idelay_sdr_zchannel' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/n_x_serdes_1_to_7_mmcm_idelay_sdr.v:197]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS__parameterized1' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10653]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS__parameterized1' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10653]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized9' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized9' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized16' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized16' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized10' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized10' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized17' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized17' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized18' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized18' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized11' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized11' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized19' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized19' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized20' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized20' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized12' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized12' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized21' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized21' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized22' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized22' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized13' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized13' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized23' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized23' (121#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_slave_idelay_sdr_zchannel' (122#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/n_x_serdes_1_to_7_mmcm_idelay_sdr.v:197]
INFO: [Synth 8-256] done synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_sdr' (123#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/n_x_serdes_1_to_7_mmcm_idelay_sdr.v:59]
WARNING: [Synth 8-350] instance 'rx0' of module 'n_x_serdes_1_to_7_mmcm_idelay_sdr' requires 21 connections, but only 18 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/top_lvds_4x3_7to1_sdr_rx.v:137]
INFO: [Synth 8-256] done synthesizing module 'top_lvds_4x3_7to1_sdr_rx' (124#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/top_lvds_4x3_7to1_sdr_rx.v:59]
INFO: [Synth 8-638] synthesizing module 'cameralink_decode' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/cameralink_decode.v:1]
INFO: [Synth 8-256] done synthesizing module 'cameralink_decode' (125#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/cameralink_decode.v:1]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/synth/v_vid_in_axi4s_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_axi4s_top' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v:61]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_formatter' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_formatter' (126#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v:63]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_in_coupler' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:70]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:105]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:106]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:109]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:110]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:67]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:97]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:98]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:99]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:100]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:121]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:122]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:123]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:124]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:129]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2' (127#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:67]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_in_coupler' (128#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:70]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_axi4s_top' (129#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_0' (130#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/synth/v_vid_in_axi4s_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'cameralink_to_axis' (131#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/cameralink_to_axis.sv:1]
INFO: [Synth 8-256] done synthesizing module 'design_1_cameralink_to_axis_1_0' (132#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/synth/design_1_cameralink_to_axis_1_0.v:57]
WARNING: [Synth 8-350] instance 'cameralink_to_axis_1' of module 'design_1_cameralink_to_axis_1_0' requires 34 connections, but only 24 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:850]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10256]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (133#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:10256]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26066]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (134#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26066]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (135#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (136#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:73]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12449]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12452]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12769]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12770]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12771]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (137#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (138#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized4' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (138#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized33' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' (138#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized33' (138#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (138#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (138#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (138#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (138#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized4' (138#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory' (139#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4792]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (140#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (141#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (142#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare' (143#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (144#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (145#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (146#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (147#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (148#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (149#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (150#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (151#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (152#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (153#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (154#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:73]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:881]
INFO: [Synth 8-638] synthesizing module 'design_1_hls_threshold_1_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_hls_threshold_1_0/synth/design_1_hls_threshold_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'hls_threshold' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx/hls_threshold_v1_0/eb0b4ba6/Threshold/Threshold.srcs/sources_1/new/threshold.v:11]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx/hls_threshold_v1_0/eb0b4ba6/Threshold/Threshold.srcs/sources_1/new/threshold.v:82]
INFO: [Synth 8-256] done synthesizing module 'hls_threshold' (155#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx/hls_threshold_v1_0/eb0b4ba6/Threshold/Threshold.srcs/sources_1/new/threshold.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_hls_threshold_1_0' (156#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_hls_threshold_1_0/synth/design_1_hls_threshold_1_0.v:56]
WARNING: [Synth 8-350] instance 'hls_threshold_1' of module 'design_1_hls_threshold_1_0' requires 21 connections, but only 16 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:889]
INFO: [Synth 8-638] synthesizing module 'design_1_homography_latest_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/synth/design_1_homography_latest_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'homography_latest' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:31]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:32]
INFO: [Synth 8-638] synthesizing module 'lut_bram' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/lut_bram.v:1]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/lut_bram.v:7]
INFO: [Synth 8-3876] $readmem data file '/home/ilim/arm_core_load_single_channle/homography_luts/lut_bram-flipped.txt' is read successfully [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/lut_bram.v:62]
INFO: [Synth 8-256] done synthesizing module 'lut_bram' (157#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/lut_bram.v:1]
INFO: [Synth 8-638] synthesizing module 'lut_offsets' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/lut_bram.v:66]
INFO: [Synth 8-3876] $readmem data file '/home/ilim/arm_core_load_single_channle/homography_luts/lut_offsets-flipped.txt' is read successfully [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/lut_bram.v:90]
INFO: [Synth 8-256] done synthesizing module 'lut_offsets' (158#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/lut_bram.v:66]
INFO: [Synth 8-638] synthesizing module 'doLookUp' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:228]
INFO: [Synth 8-638] synthesizing module 'prio_encoder' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:190]
INFO: [Synth 8-256] done synthesizing module 'prio_encoder' (159#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:190]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:689]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:689]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:689]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:689]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:689]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:689]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:689]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:689]
WARNING: [Synth 8-3848] Net addr_image_out_b in module/entity doLookUp does not have driver. [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:271]
WARNING: [Synth 8-3848] Net din_image_out_b in module/entity doLookUp does not have driver. [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:273]
INFO: [Synth 8-256] done synthesizing module 'doLookUp' (160#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:228]
WARNING: [Synth 8-3848] Net dout_lut_b in module/entity homography_latest does not have driver. [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:119]
INFO: [Synth 8-256] done synthesizing module 'homography_latest' (161#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:1]
INFO: [Synth 8-256] done synthesizing module 'design_1_homography_latest_0_0' (162#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/synth/design_1_homography_latest_0_0.v:56]
WARNING: [Synth 8-350] instance 'homography_latest_0' of module 'design_1_homography_latest_0_0' requires 11 connections, but only 10 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:906]
INFO: [Synth 8-638] synthesizing module 'design_1_line_buf_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_line_buf_0_0/synth/design_1_line_buf_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'line_buf' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_line_buf_0_0/line_buf.v:23]
INFO: [Synth 8-256] done synthesizing module 'line_buf' (163#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_line_buf_0_0/line_buf.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_line_buf_0_0' (164#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_line_buf_0_0/synth/design_1_line_buf_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (165#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (165#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (165#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (166#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (167#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (168#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (169#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (170#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 7 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:928]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_1_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_1_0' (171#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'design_1_proc_sys_reset_1_0' requires 10 connections, but only 7 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:936]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1350]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1351]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (172#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'PS7' (173#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (174#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:372]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (175#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 87 connections, but only 67 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:946]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (176#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 7 given [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:1014]
INFO: [Synth 8-638] synthesizing module 'design_1_util_reduced_logic_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/synth/design_1_util_reduced_logic_0_0.vhd:66]
INFO: [Synth 8-3491] module 'util_reduced_logic' declared at '/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/util_reduced_logic_v2_0/hdl/util_reduced_logic.vhd:76' bound to instance 'U0' of component 'util_reduced_logic' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/synth/design_1_util_reduced_logic_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'util_reduced_logic' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/util_reduced_logic_v2_0/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'util_reduced_logic' (177#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/util_reduced_logic_v2_0/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_reduced_logic_0_0' (178#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/synth/design_1_util_reduced_logic_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/work/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (179#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/work/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (180#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (180#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (181#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_1' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_1_1' (182#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (183#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:17326]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (184#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:17326]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (185#1) [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:54 ; elapsed = 00:03:55 . Memory (MB): peak = 1400.598 ; gain = 587.918 ; free physical = 1646 ; free virtual = 11878
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
WARNING: [Synth 8-3295] tying undriven pin rx0:enable_monitor to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/top_lvds_4x3_7to1_sdr_rx.v:137]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[30] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[29] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[28] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[27] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[22] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[21] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[20] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[19] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[18] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[13] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[12] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[11] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[10] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[9] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[4] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[3] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[2] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[1] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[31] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[30] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[29] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[28] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[27] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[22] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[21] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[20] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[19] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[18] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[13] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[12] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[11] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[10] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[9] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[4] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[3] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[2] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[1] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[63] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[62] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[61] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[60] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[59] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[58] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[57] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[56] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[55] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[54] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[53] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[52] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[51] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[50] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[49] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[48] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[47] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[46] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[45] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[44] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[43] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[42] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[41] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[40] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
WARNING: [Synth 8-3295] tying undriven pin doLookUpInst:dout_lut_b[39] to constant 0 [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:158]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:56 ; elapsed = 00:03:56 . Memory (MB): peak = 1400.598 ; gain = 587.918 ; free physical = 1645 ; free virtual = 11878
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 338 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z030fbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'design_1_i/clk_wiz_0/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:81]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:30]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_design_1_clk_wiz_0_0'. [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:30]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:30]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_design_1_clk_wiz_0_0'. [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:30]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:30]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_design_1_clk_wiz_0_0'. [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:32]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:32]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_design_1_clk_wiz_0_0'. [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:32]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:32]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_design_1_clk_wiz_0_0'. [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:268]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:268]
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/ilim/arm_core_load_single_channle/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.runs/Drivverr/dont_touch.xdc]
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.runs/Drivverr/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ilim/arm_core_load_single_channle/a.runs/Drivverr/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst'
Finished Parsing XDC File [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 205 instances were transformed.
  FDR => FDRE: 158 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS => IBUFDS: 3 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  MUXCY_L => MUXCY: 8 instances
  OBUFDS => OBUFDS: 20 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1599.605 ; gain = 0.000 ; free physical = 1648 ; free virtual = 11872
CRITICAL WARNING: [filemgmt 20-1741] File 'axis_register_slice_v1_1_axisc_register_slice.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_axis_dwidth_converter_0_0 (/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v)
* dw_conv_axis_dwidth_converter_0_0 (/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v)
* design_1_bus_doubler_0_0 (/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/axis_register_slice_v1_1/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:27 ; elapsed = 00:04:25 . Memory (MB): peak = 1599.609 ; gain = 786.930 ; free physical = 1670 ; free virtual = 11876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:27 ; elapsed = 00:04:25 . Memory (MB): peak = 1599.609 ; gain = 786.930 ; free physical = 1670 ; free virtual = 11876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/ilim/arm_core_load_single_channle/a.runs/Drivverr/dont_touch.xdc, line 129).
Applied set_property DONT_TOUCH = true for design_1_i/fifo_generator_0/U0. (constraint file  /home/ilim/arm_core_load_single_channle/a.runs/Drivverr/dont_touch.xdc, line 140).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  /home/ilim/arm_core_load_single_channle/a.runs/Drivverr/dont_touch.xdc, line 166).
Applied set_property DONT_TOUCH = true for design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst. (constraint file  /home/ilim/arm_core_load_single_channle/a.runs/Drivverr/dont_touch.xdc, line 182).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0/U0. (constraint file  /home/ilim/arm_core_load_single_channle/a.runs/Drivverr/dont_touch.xdc, line 191).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1/U0. (constraint file  /home/ilim/arm_core_load_single_channle/a.runs/Drivverr/dont_touch.xdc, line 199).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_2/U0. (constraint file  /home/ilim/arm_core_load_single_channle/a.runs/Drivverr/dont_touch.xdc, line 209).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/address_gen_param_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bram_mask_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bus_doubler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cameralink_to_axis_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fifo_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hls_threshold_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/homography_latest_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/line_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_reduced_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:27 ; elapsed = 00:04:26 . Memory (MB): peak = 1599.609 ; gain = 786.930 ; free physical = 1670 ; free virtual = 11876
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_dwidth_converter_v1_1_axisc_upsizer'
INFO: [Synth 8-5544] ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_dwidth_converter_v1_1_axisc_upsizer__parameterized0'
INFO: [Synth 8-5544] ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/delay_controller_wrap.v:340]
INFO: [Synth 8-5544] ROM "m_delay_val_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_delay_val_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_delay_val_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_delay_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_delay_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_run" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eye_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_delay_val_eye" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "meq_min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "m_delay_val_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_delay_val_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_delay_val_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_delay_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_delay_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_run" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eye_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_delay_val_eye" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "meq_min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_delay_1hot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "msxor_cti" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msxor_ctd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msxor_ctix" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msxor_ctdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "action" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "match" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "match" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/serdes_1_to_7_mmcm_idelay_sdr.v:533]
INFO: [Synth 8-802] inferred FSM for state register 'state2_reg' in module 'serdes_1_to_7_mmcm_idelay_sdr'
INFO: [Synth 8-5544] ROM "bslip" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bsstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bsstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_delay_in_target" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_iserdes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chfoundc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "locked_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bslip" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bsstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bsstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_delay_in_target" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_iserdes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chfoundc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "locked_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/n_x_serdes_1_to_7_mmcm_idelay_sdr.v:460]
INFO: [Synth 8-5544] ROM "bslip" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bsstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bsstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "locked_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chfoundc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_delay_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/cameralink_to_axis_v1_0/86fb9019/imports/CameraLinkDecaMode/serdes_1_to_7_slave_idelay_sdr.v:325]
INFO: [Synth 8-5544] ROM "bslip" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bsstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bsstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "locked_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chfoundc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_delay_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_lut_a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "en_lut_offsets" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lut_ptr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "x_pos1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x_pos_q" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "first_valid_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_y_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "we_image_out_a_temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "img_ptr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "img_ptr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "hsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hsync" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "line_counter_homography" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "vsync" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "hsync_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/ilim/arm_core_load_single_channle/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:222]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            00010 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            01000 |                              101
                  SM_END |                            00100 |                              011
        SM_END_TO_ACTIVE |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_dwidth_converter_v1_1_axisc_upsizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            00010 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            01000 |                              101
                  SM_END |                            00100 |                              011
        SM_END_TO_ACTIVE |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_dwidth_converter_v1_1_axisc_upsizer__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state2_reg' using encoding 'one-hot' in module 'serdes_1_to_7_mmcm_idelay_sdr'
INFO: [Synth 8-5562] The signal RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:37 ; elapsed = 00:04:36 . Memory (MB): peak = 1599.609 ; gain = 786.930 ; free physical = 1700 ; free virtual = 11885
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |serdes_1_to_7_mmcm_idelay_sdr__GC0           |           1|      6415|
|2     |serdes_1_to_7_slave_idelay_sdr_zchannel__GC0 |           1|      6001|
|3     |serdes_1_to_7_slave_idelay_sdr__GC0          |           1|      6001|
|4     |top_lvds_4x3_7to1_sdr_rx__GC0                |           1|         4|
|5     |cameralink_to_axis__GC0                      |           1|       851|
|6     |design_1_clk_wiz_0_0_clk_wiz__GC0            |           1|         5|
|7     |design_1__GCB0                               |           1|     24239|
|8     |design_1__GCB1                               |           1|     13927|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:04:38 ; elapsed = 00:04:37 . Memory (MB): peak = 1599.609 ; gain = 786.930 ; free physical = 1700 ; free virtual = 11885
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "first_valid_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en_lut_offsets" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "line_counter_homography" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "vsync_t" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:04:44 ; elapsed = 00:04:43 . Memory (MB): peak = 1599.609 ; gain = 786.930 ; free physical = 1678 ; free virtual = 11877
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:04:44 ; elapsed = 00:04:43 . Memory (MB): peak = 1599.609 ; gain = 786.930 ; free physical = 1678 ; free virtual = 11877

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |serdes_1_to_7_mmcm_idelay_sdr__GC0           |           1|      6478|
|2     |serdes_1_to_7_slave_idelay_sdr_zchannel__GC0 |           1|      6047|
|3     |serdes_1_to_7_slave_idelay_sdr__GC0          |           1|      6047|
|4     |top_lvds_4x3_7to1_sdr_rx__GC0                |           1|         4|
|5     |cameralink_to_axis__GC0                      |           1|       934|
|6     |design_1_clk_wiz_0_0_clk_wiz__GC0            |           1|         5|
|7     |design_1__GCB0                               |           1|     26212|
|8     |design_1__GCB1                               |           1|     16196|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/\loop0[1].rxn /i_0/retry_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/\loop0[1].rxn /i_0/\bsstate_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/\loop0[1].rxn /i_0/\state2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/i_0/retry_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/i_0/\bsstate_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/i_0/\state2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/i_0/\bsstate_reg[1] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:05:09 ; elapsed = 00:05:08 . Memory (MB): peak = 1599.613 ; gain = 786.934 ; free physical = 1679 ; free virtual = 11878
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:05:09 ; elapsed = 00:05:08 . Memory (MB): peak = 1599.613 ; gain = 786.934 ; free physical = 1679 ; free virtual = 11878

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |serdes_1_to_7_mmcm_idelay_sdr__GC0           |           1|      4361|
|2     |serdes_1_to_7_slave_idelay_sdr_zchannel__GC0 |           1|      4225|
|3     |serdes_1_to_7_slave_idelay_sdr__GC0          |           1|      4225|
|4     |top_lvds_4x3_7to1_sdr_rx__GC0                |           1|         4|
|5     |cameralink_to_axis__GC0                      |           1|       883|
|6     |design_1_clk_wiz_0_0_clk_wiz__GC0            |           1|         5|
|7     |design_1__GCB0                               |           1|     22646|
|8     |design_1__GCB1                               |           1|     14167|
+------+---------------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:05:09 ; elapsed = 00:05:08 . Memory (MB): peak = 1599.613 ; gain = 786.934 ; free physical = 1679 ; free virtual = 11878
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:19 ; elapsed = 00:05:18 . Memory (MB): peak = 1859.605 ; gain = 1046.926 ; free physical = 1405 ; free virtual = 11597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:31 ; elapsed = 00:05:31 . Memory (MB): peak = 1931.766 ; gain = 1119.086 ; free physical = 1314 ; free virtual = 11502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |serdes_1_to_7_mmcm_idelay_sdr__GC0           |           1|      4361|
|2     |serdes_1_to_7_slave_idelay_sdr_zchannel__GC0 |           1|      4225|
|3     |serdes_1_to_7_slave_idelay_sdr__GC0          |           1|      4225|
|4     |top_lvds_4x3_7to1_sdr_rx__GC0                |           1|         4|
|5     |cameralink_to_axis__GC0                      |           1|       883|
|6     |design_1_clk_wiz_0_0_clk_wiz__GC0            |           1|         5|
|7     |design_1_GT0                                 |           1|     36813|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\ap_CS_fsm_reg[0] ) is unused and will be removed from module hls_threshold.
INFO: [Synth 8-3332] Sequential element (\s_axi_bresp_i_reg[0] ) is unused and will be removed from module slave_attachment__1.
INFO: [Synth 8-3332] Sequential element (\s_axi_rresp_i_reg[0] ) is unused and will be removed from module slave_attachment__1.
INFO: [Synth 8-3332] Sequential element (\s_axi_bresp_i_reg[0] ) is unused and will be removed from module slave_attachment__2.
INFO: [Synth 8-3332] Sequential element (\s_axi_rresp_i_reg[0] ) is unused and will be removed from module slave_attachment__2.
WARNING: [Synth 8-3332] Sequential element (\bram_addr0_reg[0] ) is unused and will be removed from module bram_mask.
WARNING: [Synth 8-3332] Sequential element (\bram_addr0_reg[1] ) is unused and will be removed from module bram_mask.
INFO: [Synth 8-3332] Sequential element (\axlen_cnt_reg[8] ) is unused and will be removed from module axi_protocol_converter_v2_1_b2s_incr_cmd.
INFO: [Synth 8-3332] Sequential element (\axlen_cnt_reg[4] ) is unused and will be removed from module axi_protocol_converter_v2_1_b2s_wrap_cmd.
INFO: [Synth 8-3332] Sequential element (\axlen_cnt_reg[8] ) is unused and will be removed from module axi_protocol_converter_v2_1_b2s_incr_cmd__1.
INFO: [Synth 8-3332] Sequential element (\axlen_cnt_reg[4] ) is unused and will be removed from module axi_protocol_converter_v2_1_b2s_wrap_cmd__1.
INFO: [Synth 8-3332] Sequential element (\axlen_cnt_reg[8] ) is unused and will be removed from module axi_protocol_converter_v2_1_b2s_incr_cmd__5.
INFO: [Synth 8-3332] Sequential element (\axlen_cnt_reg[4] ) is unused and will be removed from module axi_protocol_converter_v2_1_b2s_wrap_cmd__5.
INFO: [Synth 8-3332] Sequential element (\axlen_cnt_reg[8] ) is unused and will be removed from module axi_protocol_converter_v2_1_b2s_incr_cmd__4.
INFO: [Synth 8-3332] Sequential element (\axlen_cnt_reg[4] ) is unused and will be removed from module axi_protocol_converter_v2_1_b2s_wrap_cmd__4.
INFO: [Synth 8-3332] Sequential element (\axlen_cnt_reg[8] ) is unused and will be removed from module axi_protocol_converter_v2_1_b2s_incr_cmd__3.
INFO: [Synth 8-3332] Sequential element (\axlen_cnt_reg[4] ) is unused and will be removed from module axi_protocol_converter_v2_1_b2s_wrap_cmd__3.
INFO: [Synth 8-3332] Sequential element (\axlen_cnt_reg[8] ) is unused and will be removed from module axi_protocol_converter_v2_1_b2s_incr_cmd__2.
INFO: [Synth 8-3332] Sequential element (\axlen_cnt_reg[4] ) is unused and will be removed from module axi_protocol_converter_v2_1_b2s_wrap_cmd__2.
INFO: [Synth 8-3332] Sequential element (\gen_no_arbiter.m_grant_enc_i_reg[0] ) is unused and will be removed from module axi_crossbar_v2_1_addr_arbiter__1.
INFO: [Synth 8-3332] Sequential element (\gen_no_arbiter.m_grant_enc_i_reg[0] ) is unused and will be removed from module axi_crossbar_v2_1_addr_arbiter.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__9.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__9.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__9.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__9.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__9.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__10.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__10.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__10.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__10.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__10.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__11.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__11.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__11.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__11.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__11.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__12.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__12.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__12.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__12.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__12.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__13.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__13.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__13.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__13.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__13.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__14.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__14.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__14.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__14.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__14.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__15.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__15.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__15.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__15.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__15.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__1.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__2.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__2.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__2.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__2.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__2.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__3.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__3.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__3.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__3.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__3.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__4.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__4.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__4.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__4.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__4.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__5.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__5.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__5.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__5.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__5.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__6.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__6.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__6.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__6.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__6.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__7.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__7.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__7.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__7.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__7.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[3] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__8.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__8.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__8.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__8.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance fifo_ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fifo_ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fifo_ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_32 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_33 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_34 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_35 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_36 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_37 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_38 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_39 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_40 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_41 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_42 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_43 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_44 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_45 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_46 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_47 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_48 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_49 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_50 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_51 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_52 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_53 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_54 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_55 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_56 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_57 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_58 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_59 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_60 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_61 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_62 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1_63 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:56 ; elapsed = 00:05:56 . Memory (MB): peak = 1947.781 ; gain = 1135.102 ; free physical = 1315 ; free virtual = 11483
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 23 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 27 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[1]_rep__2_n_0 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 25 to 9 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[1]_rep__2_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[0]_rep__2_rep_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 22 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[1]_rep__0_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[2]_rep__0_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 23 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 27 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[1]_rep__2_n_0 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 25 to 9 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[1]_rep__2_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[0]_rep__2_rep_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 22 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[1]_rep__0_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[2]_rep__0_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 23 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 27 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[1]_rep__2_n_0 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 25 to 9 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[1]_rep__2_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[0]_rep__2_rep_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[0]. Fanout reduced from 22 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[1]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[2]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[3]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net cnt_read[4]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[1]_rep__0_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \cnt_read_reg[2]_rep__0_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:59 ; elapsed = 00:06:00 . Memory (MB): peak = 1947.781 ; gain = 1135.102 ; free physical = 1315 ; free virtual = 11483
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:00 ; elapsed = 00:06:00 . Memory (MB): peak = 1947.781 ; gain = 1135.102 ; free physical = 1315 ; free virtual = 11483
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |BIBUF            |   130|
|2     |BUFG             |     8|
|3     |CARRY4           |   377|
|4     |IDELAYCTRL       |     1|
|5     |IDELAYE2         |     4|
|6     |IDELAYE2_1       |    24|
|7     |ISERDESE2        |    27|
|8     |LUT1             |   539|
|9     |LUT2             |  1541|
|10    |LUT3             |  2681|
|11    |LUT4             |  1144|
|12    |LUT5             |  2688|
|13    |LUT6             |  3314|
|14    |MMCME2_ADV       |     1|
|15    |MUXCY_L          |   135|
|16    |MUXF7            |   152|
|17    |MUXF8            |     6|
|18    |PLLE2_ADV        |     1|
|19    |PS7              |     1|
|20    |RAM64M           |    12|
|21    |RAMB18E1         |     1|
|22    |RAMB18E1_1       |     1|
|23    |RAMB18E1_2       |     1|
|24    |RAMB18E1_3       |     1|
|25    |RAMB36E1         |     2|
|26    |RAMB36E1_1       |     2|
|27    |RAMB36E1_10      |     1|
|28    |RAMB36E1_11      |     1|
|29    |RAMB36E1_12      |     1|
|30    |RAMB36E1_13      |     1|
|31    |RAMB36E1_14      |     1|
|32    |RAMB36E1_15      |    14|
|33    |RAMB36E1_16      |    16|
|34    |RAMB36E1_17      |     1|
|35    |RAMB36E1_18      |     1|
|36    |RAMB36E1_19      |     2|
|37    |RAMB36E1_2       |    64|
|38    |RAMB36E1_20      |     2|
|39    |RAMB36E1_21      |     1|
|40    |RAMB36E1_22      |     1|
|41    |RAMB36E1_23      |     1|
|42    |RAMB36E1_24      |     1|
|43    |RAMB36E1_25      |     1|
|44    |RAMB36E1_26      |     1|
|45    |RAMB36E1_27      |     1|
|46    |RAMB36E1_28      |     1|
|47    |RAMB36E1_29      |     1|
|48    |RAMB36E1_3       |     1|
|49    |RAMB36E1_30      |     1|
|50    |RAMB36E1_31      |     2|
|51    |RAMB36E1_32      |     2|
|52    |RAMB36E1_33      |     1|
|53    |RAMB36E1_34      |     1|
|54    |RAMB36E1_35      |     1|
|55    |RAMB36E1_36      |     1|
|56    |RAMB36E1_37      |     1|
|57    |RAMB36E1_38      |     1|
|58    |RAMB36E1_39      |     1|
|59    |RAMB36E1_4       |     1|
|60    |RAMB36E1_40      |     1|
|61    |RAMB36E1_41      |     1|
|62    |RAMB36E1_42      |     2|
|63    |RAMB36E1_43      |     2|
|64    |RAMB36E1_44      |     1|
|65    |RAMB36E1_45      |     1|
|66    |RAMB36E1_46      |     1|
|67    |RAMB36E1_47      |     1|
|68    |RAMB36E1_48      |     1|
|69    |RAMB36E1_49      |     1|
|70    |RAMB36E1_5       |     2|
|71    |RAMB36E1_50      |     1|
|72    |RAMB36E1_51      |     1|
|73    |RAMB36E1_52      |     2|
|74    |RAMB36E1_53      |     2|
|75    |RAMB36E1_54      |     1|
|76    |RAMB36E1_55      |     1|
|77    |RAMB36E1_56      |     1|
|78    |RAMB36E1_57      |     1|
|79    |RAMB36E1_58      |     1|
|80    |RAMB36E1_59      |     1|
|81    |RAMB36E1_6       |     2|
|82    |RAMB36E1_60      |     1|
|83    |RAMB36E1_61      |     1|
|84    |RAMB36E1_62      |     2|
|85    |RAMB36E1_63      |     2|
|86    |RAMB36E1_64      |     1|
|87    |RAMB36E1_65      |     1|
|88    |RAMB36E1_66      |     1|
|89    |RAMB36E1_67      |     1|
|90    |RAMB36E1_68      |     1|
|91    |RAMB36E1_69      |     1|
|92    |RAMB36E1_7       |     1|
|93    |RAMB36E1_70      |     1|
|94    |RAMB36E1_71      |     1|
|95    |RAMB36E1_72      |     2|
|96    |RAMB36E1_73      |     2|
|97    |RAMB36E1_74      |     1|
|98    |RAMB36E1_75      |     1|
|99    |RAMB36E1_76      |     1|
|100   |RAMB36E1_77      |     1|
|101   |RAMB36E1_78      |     1|
|102   |RAMB36E1_79      |     1|
|103   |RAMB36E1_8       |     1|
|104   |RAMB36E1_80      |     1|
|105   |RAMB36E1_81      |     2|
|106   |RAMB36E1_82      |     2|
|107   |RAMB36E1_83      |     1|
|108   |RAMB36E1_84      |     1|
|109   |RAMB36E1_85      |     1|
|110   |RAMB36E1_86      |     1|
|111   |RAMB36E1_9       |     1|
|112   |SRL16            |     3|
|113   |SRL16E           |   170|
|114   |SRLC32E          |   153|
|115   |XORCY            |   147|
|116   |FDCE             |    52|
|117   |FDPE             |    23|
|118   |FDR              |   106|
|119   |FDRE             |  8540|
|120   |FDSE             |   341|
|121   |IBUF             |     2|
|122   |IBUFDS_DIFF_OUT  |    12|
|123   |IBUFGDS          |     3|
|124   |IBUFGDS_DIFF_OUT |     1|
|125   |OBUFDS           |    20|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:02 ; elapsed = 00:06:02 . Memory (MB): peak = 1947.781 ; gain = 1135.102 ; free physical = 1315 ; free virtual = 11483
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 809 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:22 ; elapsed = 00:05:24 . Memory (MB): peak = 1947.781 ; gain = 776.172 ; free physical = 1315 ; free virtual = 11483
Synthesis Optimization Complete : Time (s): cpu = 00:06:02 ; elapsed = 00:06:02 . Memory (MB): peak = 1947.781 ; gain = 1135.102 ; free physical = 1315 ; free virtual = 11483
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1075 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 19 inverter(s) to 85 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 199 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 38 instances
  FDR => FDRE: 106 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS => IBUFDS: 3 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 20 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances
  SRL16 => SRL16E: 3 instances
  SRLC32E => SRL16E: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
1723 Infos, 156 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:08 ; elapsed = 00:06:07 . Memory (MB): peak = 1947.781 ; gain = 983.184 ; free physical = 1304 ; free virtual = 11472
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1979.797 ; gain = 32.016 ; free physical = 1297 ; free virtual = 11471
report_utilization: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1979.797 ; gain = 0.000 ; free physical = 1296 ; free virtual = 11469
INFO: [Common 17-206] Exiting Vivado at Tue Jun 14 18:30:24 2016...
