Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 25 23:09:13 2020
| Host         : PHATLE0CD2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_FPGA_control_sets_placed.rpt
| Design       : soc_FPGA
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              11 |            6 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             141 |           51 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                      Enable Signal                     |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------+----------------+
|  clk_5KHz_BUFG                                           |                                                        |                                          |                1 |              2 |
|  clk_5KHz_BUFG                                           |                                                        | nolabel_line86/Mips/dp/pc_reg/GoPulseCmb |                1 |              2 |
|  nolabel_line86/factorial/Factorial/CU/NS_reg[1]_i_2_n_0 |                                                        |                                          |                1 |              2 |
|  clk_5KHz_BUFG                                           | nolabel_line86/Mips/dp/pc_reg/q_reg[6]_13[0]           | rst_IBUF                                 |                1 |              4 |
|  clk_5KHz_BUFG                                           |                                                        | rst_IBUF                                 |                5 |              9 |
|  clk_5KHz_BUFG                                           | nolabel_line86/Mips/dp/pc_reg/we                       |                                          |                8 |             32 |
|  clk_5KHz_BUFG                                           | nolabel_line86/Mips/dp/pc_reg/q_reg[6]_12[0]           | rst_IBUF                                 |               15 |             32 |
|  clk_5KHz_BUFG                                           | nolabel_line86/factorial/Factorial/DP/CNT/CS_reg[0][0] | rst_IBUF                                 |                9 |             32 |
|  clk_IBUF_BUFG                                           |                                                        | rst_IBUF                                 |               10 |             33 |
|  clk_5KHz_BUFG                                           | nolabel_line86/factorial/Factorial/DP/CNT/E[0]         | rst_IBUF                                 |                7 |             36 |
|  clk_5KHz_BUFG                                           | nolabel_line86/Mips/dp/pc_reg/E[0]                     | rst_IBUF                                 |               19 |             37 |
|  clk_5KHz_BUFG                                           | nolabel_line86/Mips/dp/pc_reg/we_reg                   |                                          |               12 |             96 |
+----------------------------------------------------------+--------------------------------------------------------+------------------------------------------+------------------+----------------+


