// Seed: 3834251120
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  input id_7;
  input id_6;
  output id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_8;
  always @(posedge 1 or posedge id_3) begin
    id_3 = id_4;
  end
  logic id_9;
  assign id_8 = -id_8;
endmodule
