Classic Timing Analyzer report for zjw_cunchuqi
Sun Mar 08 20:29:38 2020
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'cik_cdu'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                       ; To                                                                                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.595 ns                         ; pcld                                                                                                                       ; ram1:inst|pc[5]                                                                                                           ; --         ; cik_cdu  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.349 ns                        ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[6]                                                                                                                      ; cik_cdu    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 16.319 ns                        ; pc_bus                                                                                                                     ; d[6]                                                                                                                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.652 ns                        ; inputd[0]                                                                                                                  ; ram1:inst|ar[0]                                                                                                           ; --         ; cik_cdu  ; 0            ;
; Clock Setup: 'cik_cdu'       ; N/A   ; None          ; 197.01 MHz ( period = 5.076 ns ) ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg7  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg7 ; cik_cdu    ; cik_cdu  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                            ;                                                                                                                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; cik_cdu         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cik_cdu'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                      ; To                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0  ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg1 ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg1  ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg2 ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg2  ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg3 ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg3  ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg4 ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg4  ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg5 ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg5  ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg6 ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg6  ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; 197.01 MHz ( period = 5.076 ns )               ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg7 ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg7  ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 4.319 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[1]                                                                                                           ; ram1:inst|pc[1]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 3.072 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[3]                                                                                                           ; ram1:inst|pc[3]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[0]                                                                                                           ; ram1:inst|pc[0]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[5]                                                                                                           ; ram1:inst|pc[5]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.853 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[6]                                                                                                           ; ram1:inst|pc[6]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[2]                                                                                                           ; ram1:inst|pc[2]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.656 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[7]                                                                                                           ; ram1:inst|pc[7]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.596 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[4]                                                                                                           ; ram1:inst|pc[4]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.436 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[1]                                                                                                           ; ram1:inst|ar[1]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[6]                                                                                                           ; ram1:inst|ar[6]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.306 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[1]                                                                                                           ; ram1:inst|pc[7]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[1]                                                                                                           ; ram1:inst|pc[6]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[1]                                                                                                           ; ram1:inst|pc[5]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[2]                                                                                                           ; ram1:inst|pc[7]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.193 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[2]                                                                                                           ; ram1:inst|pc[6]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.193 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[2]                                                                                                           ; ram1:inst|pc[5]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.193 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[0]                                                                                                           ; ram1:inst|ar[0]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[0]                                                                                                           ; ram1:inst|pc[7]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[0]                                                                                                           ; ram1:inst|pc[6]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[0]                                                                                                           ; ram1:inst|pc[5]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|ar[1]                                                                                                           ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.101 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|ar[6]                                                                                                           ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.097 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|ar[0]                                                                                                           ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.095 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[1]                                                                                                           ; ram1:inst|pc[4]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[2]                                                                                                           ; ram1:inst|ar[2]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[2]                                                                                                           ; ram1:inst|pc[4]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[1]                                                                                                           ; ram1:inst|pc[3]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[0]                                                                                                           ; ram1:inst|pc[4]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[3]                                                                                                           ; ram1:inst|pc[7]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[3]                                                                                                           ; ram1:inst|pc[6]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[3]                                                                                                           ; ram1:inst|pc[5]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[4]                                                                                                           ; ram1:inst|pc[7]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[4]                                                                                                           ; ram1:inst|pc[6]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[4]                                                                                                           ; ram1:inst|pc[5]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[3]                                                                                                           ; ram1:inst|ar[3]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.930 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[6]                                                                                                           ; ram1:inst|pc[7]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.903 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[2]                                                                                                           ; ram1:inst|pc[3]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[1]                                                                                                           ; ram1:inst|pc[2]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[0]                                                                                                           ; ram1:inst|pc[3]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|ar[4]                                                                                                           ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|ar[5]                                                                                                           ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|ar[3]                                                                                                           ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|ar[2]                                                                                                           ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.771 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[5]                                                                                                           ; ram1:inst|pc[7]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[0]                                                                                                           ; ram1:inst|pc[2]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|ar[7]                                                                                                           ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[5]                                                                                                           ; ram1:inst|ar[5]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[4]                                                                                                           ; ram1:inst|ar[4]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[3]                                                                                                           ; ram1:inst|pc[4]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.732 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[5]                                                                                                           ; ram1:inst|pc[6]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[0]                                                                                                           ; ram1:inst|pc[1]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; ram1:inst|pc[7]                                                                                                           ; ram1:inst|ar[7]                                                                                                            ; cik_cdu    ; cik_cdu  ; None                        ; None                      ; 1.556 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                  ;
+-------+--------------+------------+-----------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                                                        ; To Clock ;
+-------+--------------+------------+-----------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 8.595 ns   ; pcld      ; ram1:inst|pc[7]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 8.595 ns   ; pcld      ; ram1:inst|pc[6]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 8.595 ns   ; pcld      ; ram1:inst|pc[5]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 8.382 ns   ; pcld      ; ram1:inst|pc[4]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 8.302 ns   ; pcld      ; ram1:inst|pc[3]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 8.222 ns   ; pcld      ; ram1:inst|pc[2]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 8.142 ns   ; pcld      ; ram1:inst|pc[1]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 8.039 ns   ; pcld      ; ram1:inst|pc[0]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 8.003 ns   ; inputd[1] ; ram1:inst|pc[1]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.993 ns   ; pc_bus    ; ram1:inst|pc[0]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.709 ns   ; pc_bus    ; ram1:inst|pc[1]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.683 ns   ; pc_bus    ; ram1:inst|pc[5]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.508 ns   ; pc_bus    ; ram1:inst|pc[6]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.484 ns   ; pc_bus    ; ram1:inst|pc[2]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.475 ns   ; pc_bus    ; ram1:inst|pc[4]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.438 ns   ; pc_bus    ; ram1:inst|pc[3]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.421 ns   ; pc_bus    ; ram1:inst|pc[7]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.358 ns   ; inputd[7] ; ram1:inst|pc[7]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.328 ns   ; inputd[1] ; ram1:inst|ar[1]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.318 ns   ; pc_bus    ; ram1:inst|ar[0]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.262 ns   ; rd        ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_we_reg      ; cik_cdu  ;
; N/A   ; None         ; 7.148 ns   ; inputd[5] ; ram1:inst|pc[5]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.119 ns   ; d[6]      ; ram1:inst|pc[6]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.092 ns   ; pc_bus    ; ram1:inst|ar[6]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.076 ns   ; inputd[4] ; ram1:inst|pc[4]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 7.034 ns   ; pc_bus    ; ram1:inst|ar[1]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.820 ns   ; pc_bus    ; ram1:inst|ar[2]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.817 ns   ; memenab   ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_we_reg      ; cik_cdu  ;
; N/A   ; None         ; 6.815 ns   ; pc_bus    ; ram1:inst|ar[4]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.782 ns   ; sw_bus    ; ram1:inst|pc[2]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.771 ns   ; sw_bus    ; ram1:inst|pc[4]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.720 ns   ; d[6]      ; ram1:inst|ar[6]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.631 ns   ; pc_bus    ; ram1:inst|ar[5]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.615 ns   ; inputd[3] ; ram1:inst|pc[3]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.614 ns   ; d[7]      ; ram1:inst|pc[7]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.581 ns   ; inputd[2] ; ram1:inst|pc[2]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.525 ns   ; d[4]      ; ram1:inst|pc[4]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.491 ns   ; sw_bus    ; ram1:inst|pc[5]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.487 ns   ; we        ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_we_reg      ; cik_cdu  ;
; N/A   ; None         ; 6.470 ns   ; inputd[6] ; ram1:inst|pc[6]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.441 ns   ; sw_bus    ; ram1:inst|pc[3]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.431 ns   ; d[2]      ; ram1:inst|pc[2]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.421 ns   ; sw_bus    ; ram1:inst|pc[7]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.416 ns   ; inputd[4] ; ram1:inst|ar[4]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.397 ns   ; pc_bus    ; ram1:inst|ar[3]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.381 ns   ; pc_bus    ; ram1:inst|ar[7]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.332 ns   ; d[5]      ; ram1:inst|pc[5]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.324 ns   ; d[0]      ; ram1:inst|pc[0]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.318 ns   ; inputd[7] ; ram1:inst|ar[7]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.293 ns   ; sw_bus    ; ram1:inst|pc[0]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.286 ns   ; sw_bus    ; ram1:inst|pc[1]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.118 ns   ; sw_bus    ; ram1:inst|ar[2]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.111 ns   ; sw_bus    ; ram1:inst|ar[4]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.096 ns   ; inputd[5] ; ram1:inst|ar[5]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.092 ns   ; sw_bus    ; ram1:inst|pc[6]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.056 ns   ; d[1]      ; ram1:inst|pc[1]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 6.054 ns   ; inputd[6] ; ram1:inst|ar[6]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.917 ns   ; inputd[2] ; ram1:inst|ar[2]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.916 ns   ; d[5]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg2 ; cik_cdu  ;
; N/A   ; None         ; 5.893 ns   ; d[4]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg3 ; cik_cdu  ;
; N/A   ; None         ; 5.867 ns   ; d[0]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg7 ; cik_cdu  ;
; N/A   ; None         ; 5.844 ns   ; d[4]      ; ram1:inst|ar[4]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.799 ns   ; d[3]      ; ram1:inst|pc[3]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.729 ns   ; d[2]      ; ram1:inst|ar[2]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.706 ns   ; d[1]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg6 ; cik_cdu  ;
; N/A   ; None         ; 5.676 ns   ; sw_bus    ; ram1:inst|ar[6]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.632 ns   ; d[0]      ; ram1:inst|ar[0]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.618 ns   ; sw_bus    ; ram1:inst|ar[0]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.611 ns   ; sw_bus    ; ram1:inst|ar[1]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.574 ns   ; inputd[3] ; ram1:inst|ar[3]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.565 ns   ; d[7]      ; ram1:inst|ar[7]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.558 ns   ; d[2]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg5 ; cik_cdu  ;
; N/A   ; None         ; 5.511 ns   ; d[6]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg1 ; cik_cdu  ;
; N/A   ; None         ; 5.439 ns   ; sw_bus    ; ram1:inst|ar[5]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.364 ns   ; d[1]      ; ram1:inst|ar[1]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.353 ns   ; sw_bus    ; ram1:inst|ar[3]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.334 ns   ; sw_bus    ; ram1:inst|ar[7]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.310 ns   ; d[3]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg4 ; cik_cdu  ;
; N/A   ; None         ; 5.289 ns   ; d[7]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 ; cik_cdu  ;
; N/A   ; None         ; 5.271 ns   ; d[5]      ; ram1:inst|ar[5]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.196 ns   ; ldar      ; ram1:inst|ar[6]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.185 ns   ; ldar      ; ram1:inst|ar[0]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.185 ns   ; ldar      ; ram1:inst|ar[1]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.176 ns   ; ldar      ; ram1:inst|ar[2]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.176 ns   ; ldar      ; ram1:inst|ar[3]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.176 ns   ; ldar      ; ram1:inst|ar[4]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.176 ns   ; ldar      ; ram1:inst|ar[5]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 5.176 ns   ; ldar      ; ram1:inst|ar[7]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 4.749 ns   ; d[3]      ; ram1:inst|ar[3]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 3.579 ns   ; pcen      ; ram1:inst|pc[7]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 3.579 ns   ; pcen      ; ram1:inst|pc[6]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 3.579 ns   ; pcen      ; ram1:inst|pc[5]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 3.366 ns   ; pcen      ; ram1:inst|pc[4]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 3.286 ns   ; pcen      ; ram1:inst|pc[3]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 3.206 ns   ; pcen      ; ram1:inst|pc[2]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 3.126 ns   ; pcen      ; ram1:inst|pc[1]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 3.024 ns   ; pcen      ; ram1:inst|pc[0]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 2.379 ns   ; inputd[0] ; ram1:inst|pc[0]                                                                                                           ; cik_cdu  ;
; N/A   ; None         ; 1.704 ns   ; inputd[0] ; ram1:inst|ar[0]                                                                                                           ; cik_cdu  ;
+-------+--------------+------------+-----------+---------------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                       ; To   ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 14.349 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[6] ; cik_cdu    ;
; N/A   ; None         ; 14.349 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[6] ; cik_cdu    ;
; N/A   ; None         ; 14.349 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[6] ; cik_cdu    ;
; N/A   ; None         ; 14.349 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[6] ; cik_cdu    ;
; N/A   ; None         ; 14.349 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[6] ; cik_cdu    ;
; N/A   ; None         ; 14.349 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[6] ; cik_cdu    ;
; N/A   ; None         ; 14.349 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[6] ; cik_cdu    ;
; N/A   ; None         ; 14.349 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[6] ; cik_cdu    ;
; N/A   ; None         ; 14.124 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[0] ; cik_cdu    ;
; N/A   ; None         ; 14.124 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[0] ; cik_cdu    ;
; N/A   ; None         ; 14.124 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[0] ; cik_cdu    ;
; N/A   ; None         ; 14.124 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[0] ; cik_cdu    ;
; N/A   ; None         ; 14.124 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[0] ; cik_cdu    ;
; N/A   ; None         ; 14.124 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[0] ; cik_cdu    ;
; N/A   ; None         ; 14.124 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[0] ; cik_cdu    ;
; N/A   ; None         ; 14.124 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[0] ; cik_cdu    ;
; N/A   ; None         ; 14.040 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[1] ; cik_cdu    ;
; N/A   ; None         ; 14.040 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[1] ; cik_cdu    ;
; N/A   ; None         ; 14.040 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[1] ; cik_cdu    ;
; N/A   ; None         ; 14.040 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[1] ; cik_cdu    ;
; N/A   ; None         ; 14.040 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[1] ; cik_cdu    ;
; N/A   ; None         ; 14.040 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[1] ; cik_cdu    ;
; N/A   ; None         ; 14.040 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[1] ; cik_cdu    ;
; N/A   ; None         ; 14.040 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[1] ; cik_cdu    ;
; N/A   ; None         ; 13.708 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[4] ; cik_cdu    ;
; N/A   ; None         ; 13.708 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[4] ; cik_cdu    ;
; N/A   ; None         ; 13.708 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[4] ; cik_cdu    ;
; N/A   ; None         ; 13.708 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[4] ; cik_cdu    ;
; N/A   ; None         ; 13.708 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[4] ; cik_cdu    ;
; N/A   ; None         ; 13.708 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[4] ; cik_cdu    ;
; N/A   ; None         ; 13.708 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[4] ; cik_cdu    ;
; N/A   ; None         ; 13.708 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[4] ; cik_cdu    ;
; N/A   ; None         ; 13.688 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[5] ; cik_cdu    ;
; N/A   ; None         ; 13.688 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[5] ; cik_cdu    ;
; N/A   ; None         ; 13.688 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[5] ; cik_cdu    ;
; N/A   ; None         ; 13.688 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[5] ; cik_cdu    ;
; N/A   ; None         ; 13.688 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[5] ; cik_cdu    ;
; N/A   ; None         ; 13.688 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[5] ; cik_cdu    ;
; N/A   ; None         ; 13.688 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[5] ; cik_cdu    ;
; N/A   ; None         ; 13.688 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[5] ; cik_cdu    ;
; N/A   ; None         ; 13.420 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[2] ; cik_cdu    ;
; N/A   ; None         ; 13.420 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[2] ; cik_cdu    ;
; N/A   ; None         ; 13.420 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[2] ; cik_cdu    ;
; N/A   ; None         ; 13.420 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[2] ; cik_cdu    ;
; N/A   ; None         ; 13.420 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[2] ; cik_cdu    ;
; N/A   ; None         ; 13.420 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[2] ; cik_cdu    ;
; N/A   ; None         ; 13.420 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[2] ; cik_cdu    ;
; N/A   ; None         ; 13.420 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[2] ; cik_cdu    ;
; N/A   ; None         ; 13.306 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[3] ; cik_cdu    ;
; N/A   ; None         ; 13.306 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[3] ; cik_cdu    ;
; N/A   ; None         ; 13.306 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[3] ; cik_cdu    ;
; N/A   ; None         ; 13.306 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[3] ; cik_cdu    ;
; N/A   ; None         ; 13.306 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[3] ; cik_cdu    ;
; N/A   ; None         ; 13.306 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[3] ; cik_cdu    ;
; N/A   ; None         ; 13.306 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[3] ; cik_cdu    ;
; N/A   ; None         ; 13.306 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[3] ; cik_cdu    ;
; N/A   ; None         ; 13.074 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0 ; d[7] ; cik_cdu    ;
; N/A   ; None         ; 13.074 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg1 ; d[7] ; cik_cdu    ;
; N/A   ; None         ; 13.074 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg2 ; d[7] ; cik_cdu    ;
; N/A   ; None         ; 13.074 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg3 ; d[7] ; cik_cdu    ;
; N/A   ; None         ; 13.074 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg4 ; d[7] ; cik_cdu    ;
; N/A   ; None         ; 13.074 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg5 ; d[7] ; cik_cdu    ;
; N/A   ; None         ; 13.074 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg6 ; d[7] ; cik_cdu    ;
; N/A   ; None         ; 13.074 ns  ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg7 ; d[7] ; cik_cdu    ;
; N/A   ; None         ; 11.794 ns  ; ram1:inst|pc[6]                                                                                                            ; d[6] ; cik_cdu    ;
; N/A   ; None         ; 10.815 ns  ; ram1:inst|pc[4]                                                                                                            ; d[4] ; cik_cdu    ;
; N/A   ; None         ; 10.800 ns  ; ram1:inst|pc[5]                                                                                                            ; d[5] ; cik_cdu    ;
; N/A   ; None         ; 10.700 ns  ; ram1:inst|pc[2]                                                                                                            ; d[2] ; cik_cdu    ;
; N/A   ; None         ; 10.646 ns  ; ram1:inst|pc[0]                                                                                                            ; d[0] ; cik_cdu    ;
; N/A   ; None         ; 10.421 ns  ; ram1:inst|pc[1]                                                                                                            ; d[1] ; cik_cdu    ;
; N/A   ; None         ; 10.163 ns  ; ram1:inst|pc[3]                                                                                                            ; d[3] ; cik_cdu    ;
; N/A   ; None         ; 9.930 ns   ; ram1:inst|pc[7]                                                                                                            ; d[7] ; cik_cdu    ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------+------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+-----------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To   ;
+-------+-------------------+-----------------+-----------+------+
; N/A   ; None              ; 16.319 ns       ; pc_bus    ; d[6] ;
; N/A   ; None              ; 15.930 ns       ; d[6]      ; d[6] ;
; N/A   ; None              ; 15.593 ns       ; pc_bus    ; d[4] ;
; N/A   ; None              ; 15.515 ns       ; pc_bus    ; d[0] ;
; N/A   ; None              ; 15.369 ns       ; pc_bus    ; d[5] ;
; N/A   ; None              ; 15.281 ns       ; inputd[6] ; d[6] ;
; N/A   ; None              ; 15.267 ns       ; pc_bus    ; d[2] ;
; N/A   ; None              ; 15.194 ns       ; inputd[4] ; d[4] ;
; N/A   ; None              ; 15.091 ns       ; inputd[1] ; d[1] ;
; N/A   ; None              ; 14.903 ns       ; sw_bus    ; d[6] ;
; N/A   ; None              ; 14.889 ns       ; sw_bus    ; d[4] ;
; N/A   ; None              ; 14.834 ns       ; inputd[5] ; d[5] ;
; N/A   ; None              ; 14.797 ns       ; pc_bus    ; d[1] ;
; N/A   ; None              ; 14.643 ns       ; d[4]      ; d[4] ;
; N/A   ; None              ; 14.565 ns       ; sw_bus    ; d[2] ;
; N/A   ; None              ; 14.518 ns       ; pc_bus    ; d[3] ;
; N/A   ; None              ; 14.517 ns       ; pc_bus    ; d[7] ;
; N/A   ; None              ; 14.431 ns       ; inputd[7] ; d[7] ;
; N/A   ; None              ; 14.364 ns       ; inputd[2] ; d[2] ;
; N/A   ; None              ; 14.214 ns       ; d[2]      ; d[2] ;
; N/A   ; None              ; 14.177 ns       ; sw_bus    ; d[5] ;
; N/A   ; None              ; 14.018 ns       ; d[5]      ; d[5] ;
; N/A   ; None              ; 13.970 ns       ; rd        ; d[0] ;
; N/A   ; None              ; 13.966 ns       ; rd        ; d[6] ;
; N/A   ; None              ; 13.846 ns       ; d[0]      ; d[0] ;
; N/A   ; None              ; 13.815 ns       ; sw_bus    ; d[0] ;
; N/A   ; None              ; 13.805 ns       ; memenab   ; d[6] ;
; N/A   ; None              ; 13.687 ns       ; d[7]      ; d[7] ;
; N/A   ; None              ; 13.659 ns       ; rd        ; d[1] ;
; N/A   ; None              ; 13.546 ns       ; inputd[3] ; d[3] ;
; N/A   ; None              ; 13.528 ns       ; memenab   ; d[0] ;
; N/A   ; None              ; 13.494 ns       ; rd        ; d[4] ;
; N/A   ; None              ; 13.494 ns       ; sw_bus    ; d[7] ;
; N/A   ; None              ; 13.481 ns       ; rd        ; d[5] ;
; N/A   ; None              ; 13.374 ns       ; sw_bus    ; d[1] ;
; N/A   ; None              ; 13.372 ns       ; sw_bus    ; d[3] ;
; N/A   ; None              ; 13.333 ns       ; memenab   ; d[4] ;
; N/A   ; None              ; 13.320 ns       ; memenab   ; d[5] ;
; N/A   ; None              ; 13.217 ns       ; memenab   ; d[1] ;
; N/A   ; None              ; 13.169 ns       ; rd        ; d[2] ;
; N/A   ; None              ; 13.144 ns       ; d[1]      ; d[1] ;
; N/A   ; None              ; 13.008 ns       ; memenab   ; d[2] ;
; N/A   ; None              ; 12.830 ns       ; rd        ; d[7] ;
; N/A   ; None              ; 12.829 ns       ; rd        ; d[3] ;
; N/A   ; None              ; 12.730 ns       ; d[3]      ; d[3] ;
; N/A   ; None              ; 12.669 ns       ; memenab   ; d[7] ;
; N/A   ; None              ; 12.668 ns       ; memenab   ; d[3] ;
; N/A   ; None              ; 9.901 ns        ; inputd[0] ; d[0] ;
+-------+-------------------+-----------------+-----------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                         ;
+---------------+-------------+-----------+-----------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                                                        ; To Clock ;
+---------------+-------------+-----------+-----------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -1.652 ns ; inputd[0] ; ram1:inst|ar[0]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -2.327 ns ; inputd[0] ; ram1:inst|pc[0]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -2.450 ns ; pcen      ; ram1:inst|pc[0]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -2.972 ns ; pcen      ; ram1:inst|pc[7]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -2.972 ns ; pcen      ; ram1:inst|pc[6]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -2.972 ns ; pcen      ; ram1:inst|pc[4]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -2.972 ns ; pcen      ; ram1:inst|pc[5]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -2.972 ns ; pcen      ; ram1:inst|pc[3]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -2.972 ns ; pcen      ; ram1:inst|pc[2]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -2.972 ns ; pcen      ; ram1:inst|pc[1]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -4.645 ns ; sw_bus    ; ram1:inst|ar[6]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -4.697 ns ; d[3]      ; ram1:inst|ar[3]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -4.734 ns ; sw_bus    ; ram1:inst|ar[1]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -4.749 ns ; sw_bus    ; ram1:inst|ar[0]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -4.847 ns ; sw_bus    ; ram1:inst|ar[2]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -4.854 ns ; sw_bus    ; ram1:inst|ar[4]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.014 ns ; sw_bus    ; ram1:inst|pc[6]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.124 ns ; ldar      ; ram1:inst|ar[2]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.124 ns ; ldar      ; ram1:inst|ar[3]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.124 ns ; ldar      ; ram1:inst|ar[4]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.124 ns ; ldar      ; ram1:inst|ar[5]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.124 ns ; ldar      ; ram1:inst|ar[7]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.131 ns ; sw_bus    ; ram1:inst|ar[7]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.133 ns ; ldar      ; ram1:inst|ar[0]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.133 ns ; ldar      ; ram1:inst|ar[1]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.141 ns ; d[7]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0 ; cik_cdu  ;
; N/A           ; None        ; -5.144 ns ; ldar      ; ram1:inst|ar[6]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.153 ns ; sw_bus    ; ram1:inst|ar[3]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.162 ns ; d[3]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg4 ; cik_cdu  ;
; N/A           ; None        ; -5.219 ns ; d[5]      ; ram1:inst|ar[5]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.297 ns ; sw_bus    ; ram1:inst|ar[5]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.312 ns ; d[1]      ; ram1:inst|ar[1]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.363 ns ; d[6]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg1 ; cik_cdu  ;
; N/A           ; None        ; -5.379 ns ; sw_bus    ; ram1:inst|pc[1]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.394 ns ; sw_bus    ; ram1:inst|pc[0]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.410 ns ; d[2]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg5 ; cik_cdu  ;
; N/A           ; None        ; -5.502 ns ; sw_bus    ; ram1:inst|pc[2]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.505 ns ; sw_bus    ; ram1:inst|pc[4]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.513 ns ; d[7]      ; ram1:inst|ar[7]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.522 ns ; inputd[3] ; ram1:inst|ar[3]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.558 ns ; d[1]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg6 ; cik_cdu  ;
; N/A           ; None        ; -5.580 ns ; d[0]      ; ram1:inst|ar[0]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.677 ns ; d[2]      ; ram1:inst|ar[2]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.719 ns ; d[0]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg7 ; cik_cdu  ;
; N/A           ; None        ; -5.745 ns ; d[4]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg3 ; cik_cdu  ;
; N/A           ; None        ; -5.747 ns ; d[3]      ; ram1:inst|pc[3]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.768 ns ; d[5]      ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg2 ; cik_cdu  ;
; N/A           ; None        ; -5.792 ns ; d[4]      ; ram1:inst|ar[4]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.865 ns ; inputd[2] ; ram1:inst|ar[2]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -5.948 ns ; pc_bus    ; ram1:inst|ar[4]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.002 ns ; inputd[6] ; ram1:inst|ar[6]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.003 ns ; pc_bus    ; ram1:inst|ar[7]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.004 ns ; d[1]      ; ram1:inst|pc[1]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.010 ns ; pc_bus    ; ram1:inst|ar[2]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.015 ns ; pc_bus    ; ram1:inst|ar[5]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.018 ns ; pc_bus    ; ram1:inst|ar[3]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.044 ns ; inputd[5] ; ram1:inst|ar[5]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.052 ns ; pc_bus    ; ram1:inst|ar[6]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.159 ns ; pc_bus    ; ram1:inst|ar[1]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.161 ns ; pc_bus    ; ram1:inst|ar[0]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.171 ns ; sw_bus    ; ram1:inst|pc[7]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.194 ns ; sw_bus    ; ram1:inst|pc[3]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.266 ns ; inputd[7] ; ram1:inst|ar[7]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.272 ns ; d[0]      ; ram1:inst|pc[0]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.280 ns ; d[5]      ; ram1:inst|pc[5]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.339 ns ; we        ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_we_reg      ; cik_cdu  ;
; N/A           ; None        ; -6.364 ns ; inputd[4] ; ram1:inst|ar[4]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.379 ns ; d[2]      ; ram1:inst|pc[2]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.396 ns ; sw_bus    ; ram1:inst|pc[5]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.418 ns ; inputd[6] ; ram1:inst|pc[6]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.430 ns ; pc_bus    ; ram1:inst|pc[6]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.473 ns ; d[4]      ; ram1:inst|pc[4]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.529 ns ; inputd[2] ; ram1:inst|pc[2]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.562 ns ; d[7]      ; ram1:inst|pc[7]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.563 ns ; inputd[3] ; ram1:inst|pc[3]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.646 ns ; pc_bus    ; ram1:inst|pc[4]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.668 ns ; d[6]      ; ram1:inst|ar[6]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.669 ns ; memenab   ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_we_reg      ; cik_cdu  ;
; N/A           ; None        ; -6.695 ns ; pc_bus    ; ram1:inst|pc[2]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.813 ns ; pc_bus    ; ram1:inst|pc[1]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -6.815 ns ; pc_bus    ; ram1:inst|pc[0]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.024 ns ; inputd[4] ; ram1:inst|pc[4]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.067 ns ; d[6]      ; ram1:inst|pc[6]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.073 ns ; pc_bus    ; ram1:inst|pc[7]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.089 ns ; pc_bus    ; ram1:inst|pc[3]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.096 ns ; inputd[5] ; ram1:inst|pc[5]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.097 ns ; pc_bus    ; ram1:inst|pc[5]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.114 ns ; rd        ; ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_we_reg      ; cik_cdu  ;
; N/A           ; None        ; -7.276 ns ; inputd[1] ; ram1:inst|ar[1]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.306 ns ; inputd[7] ; ram1:inst|pc[7]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.466 ns ; pcld      ; ram1:inst|pc[0]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.951 ns ; inputd[1] ; ram1:inst|pc[1]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.987 ns ; pcld      ; ram1:inst|pc[7]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.987 ns ; pcld      ; ram1:inst|pc[6]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.987 ns ; pcld      ; ram1:inst|pc[4]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.987 ns ; pcld      ; ram1:inst|pc[5]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.987 ns ; pcld      ; ram1:inst|pc[3]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.987 ns ; pcld      ; ram1:inst|pc[2]                                                                                                           ; cik_cdu  ;
; N/A           ; None        ; -7.987 ns ; pcld      ; ram1:inst|pc[1]                                                                                                           ; cik_cdu  ;
+---------------+-------------+-----------+-----------+---------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 08 20:29:38 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_cunchuqi -c zjw_cunchuqi --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "cik_cdu" is an undefined clock
Info: Clock "cik_cdu" has Internal fmax of 197.01 MHz between source memory "ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0" and destination memory "ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0" (period= 5.076 ns)
    Info: + Longest memory to memory delay is 4.319 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y8; Fanout = 1; MEM Node = 'ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X13_Y8; Fanout = 0; MEM Node = 'ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0'
        Info: Total cell delay = 4.319 ns ( 100.00 % )
    Info: - Smallest clock skew is -0.014 ns
        Info: + Shortest clock path from clock "cik_cdu" to destination memory is 2.779 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'cik_cdu'
            Info: 2: + IC(0.602 ns) + CELL(0.708 ns) = 2.779 ns; Loc. = M4K_X13_Y8; Fanout = 0; MEM Node = 'ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_memory_reg0'
            Info: Total cell delay = 2.177 ns ( 78.34 % )
            Info: Total interconnect delay = 0.602 ns ( 21.66 % )
        Info: - Longest clock path from clock "cik_cdu" to source memory is 2.793 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'cik_cdu'
            Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y8; Fanout = 1; MEM Node = 'ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_datain_reg0'
            Info: Total cell delay = 2.191 ns ( 78.45 % )
            Info: Total interconnect delay = 0.602 ns ( 21.55 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Micro setup delay of destination is 0.093 ns
Info: tsu for register "ram1:inst|pc[7]" (data pin = "pcld", clock pin = "cik_cdu") is 8.595 ns
    Info: + Longest pin to register delay is 11.340 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 2; PIN Node = 'pcld'
        Info: 2: + IC(6.832 ns) + CELL(0.114 ns) = 8.415 ns; Loc. = LC_X21_Y8_N2; Fanout = 3; COMB Node = 'ram1:inst|seq2~1'
        Info: 3: + IC(1.110 ns) + CELL(0.564 ns) = 10.089 ns; Loc. = LC_X18_Y8_N0; Fanout = 2; COMB Node = 'ram1:inst|pc[0]~31'
        Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 10.167 ns; Loc. = LC_X18_Y8_N1; Fanout = 2; COMB Node = 'ram1:inst|pc[1]~29'
        Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 10.245 ns; Loc. = LC_X18_Y8_N2; Fanout = 2; COMB Node = 'ram1:inst|pc[2]~27'
        Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 10.323 ns; Loc. = LC_X18_Y8_N3; Fanout = 2; COMB Node = 'ram1:inst|pc[3]~25'
        Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 10.501 ns; Loc. = LC_X18_Y8_N4; Fanout = 3; COMB Node = 'ram1:inst|pc[4]~23'
        Info: 8: + IC(0.000 ns) + CELL(0.839 ns) = 11.340 ns; Loc. = LC_X18_Y8_N7; Fanout = 2; REG Node = 'ram1:inst|pc[7]'
        Info: Total cell delay = 3.398 ns ( 29.96 % )
        Info: Total interconnect delay = 7.942 ns ( 70.04 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "cik_cdu" to destination register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'cik_cdu'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X18_Y8_N7; Fanout = 2; REG Node = 'ram1:inst|pc[7]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
Info: tco from clock "cik_cdu" to destination pin "d[6]" through memory "ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0" is 14.349 ns
    Info: + Longest clock path from clock "cik_cdu" to source memory is 2.793 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'cik_cdu'
        Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y8; Fanout = 8; MEM Node = 'ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0'
        Info: Total cell delay = 2.191 ns ( 78.45 % )
        Info: Total interconnect delay = 0.602 ns ( 21.55 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Longest memory to pin delay is 10.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y8; Fanout = 8; MEM Node = 'ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|ram_block1a7~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X13_Y8; Fanout = 1; MEM Node = 'ram2:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_r6a1:auto_generated|q_a[6]'
        Info: 3: + IC(1.220 ns) + CELL(0.292 ns) = 5.820 ns; Loc. = LC_X16_Y8_N2; Fanout = 1; COMB Node = 'ram1:inst|d[6]~35'
        Info: 4: + IC(2.962 ns) + CELL(2.124 ns) = 10.906 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'd[6]'
        Info: Total cell delay = 6.724 ns ( 61.65 % )
        Info: Total interconnect delay = 4.182 ns ( 38.35 % )
Info: Longest tpd from source pin "pc_bus" to destination pin "d[6]" is 16.319 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_7; Fanout = 26; PIN Node = 'pc_bus'
    Info: 2: + IC(6.903 ns) + CELL(0.292 ns) = 8.664 ns; Loc. = LC_X18_Y8_N9; Fanout = 2; COMB Node = 'ram1:inst|bus_Reg[6]~12'
    Info: 3: + IC(0.435 ns) + CELL(0.590 ns) = 9.689 ns; Loc. = LC_X18_Y8_N8; Fanout = 2; COMB Node = 'ram1:inst|bus_Reg[6]~13'
    Info: 4: + IC(1.102 ns) + CELL(0.442 ns) = 11.233 ns; Loc. = LC_X16_Y8_N2; Fanout = 1; COMB Node = 'ram1:inst|d[6]~35'
    Info: 5: + IC(2.962 ns) + CELL(2.124 ns) = 16.319 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'd[6]'
    Info: Total cell delay = 4.917 ns ( 30.13 % )
    Info: Total interconnect delay = 11.402 ns ( 69.87 % )
Info: th for register "ram1:inst|ar[0]" (data pin = "inputd[0]", clock pin = "cik_cdu") is -1.652 ns
    Info: + Longest clock path from clock "cik_cdu" to destination register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 41; CLK Node = 'cik_cdu'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X19_Y8_N2; Fanout = 1; REG Node = 'ram1:inst|ar[0]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 4.449 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'inputd[0]'
        Info: 2: + IC(1.675 ns) + CELL(0.292 ns) = 3.436 ns; Loc. = LC_X19_Y8_N3; Fanout = 2; COMB Node = 'ram1:inst|bus_Reg[0]~24'
        Info: 3: + IC(0.406 ns) + CELL(0.607 ns) = 4.449 ns; Loc. = LC_X19_Y8_N2; Fanout = 1; REG Node = 'ram1:inst|ar[0]'
        Info: Total cell delay = 2.368 ns ( 53.23 % )
        Info: Total interconnect delay = 2.081 ns ( 46.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Sun Mar 08 20:29:38 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


