Timing Analyzer report for rgb_display
Tue May 21 00:48:27 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; rgb_display                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 112.33 MHz ; 112.33 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 191.098 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.365 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.858  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 99.720 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 191.098 ; fifo:sync_fifo|d_reg[1]                        ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.417     ; 8.486      ;
; 191.748 ; fifo:sync_fifo|d_reg[0]                        ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.417     ; 7.836      ;
; 192.602 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 7.334      ;
; 192.627 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 7.309      ;
; 192.733 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 7.174      ;
; 192.733 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 7.174      ;
; 192.797 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 7.139      ;
; 192.822 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 7.114      ;
; 192.831 ; spi_tx:spi_interface|cnt1_reg[12]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 7.076      ;
; 192.831 ; spi_tx:spi_interface|cnt1_reg[12]              ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 7.076      ;
; 192.912 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.995      ;
; 192.912 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.995      ;
; 193.006 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.901      ;
; 193.006 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.901      ;
; 193.047 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.889      ;
; 193.072 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.864      ;
; 193.075 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.832      ;
; 193.102 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.805      ;
; 193.102 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.805      ;
; 193.152 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.784      ;
; 193.153 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.783      ;
; 193.171 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.736      ;
; 193.171 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.736      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.748      ;
; 193.173 ; spi_tx:spi_interface|cnt1_reg[12]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.734      ;
; 193.177 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.759      ;
; 193.178 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.758      ;
; 193.254 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.653      ;
; 193.258 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.649      ;
; 193.258 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.649      ;
; 193.320 ; spi_tx:spi_interface|cnt1_reg[8]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.587      ;
; 193.320 ; spi_tx:spi_interface|cnt1_reg[8]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.587      ;
; 193.323 ; spi_tx:spi_interface|state.ST_SEND_PIXELS      ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.091     ; 6.587      ;
; 193.348 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.559      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.553      ;
; 193.411 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.525      ;
; 193.433 ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD   ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.487      ;
; 193.434 ; spi_tx:spi_interface|bsel_reg                  ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.091     ; 6.476      ;
; 193.436 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.500      ;
; 193.444 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.463      ;
; 193.513 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.394      ;
; 193.530 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.406      ;
; 193.549 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.371      ;
; 193.555 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.381      ;
; 193.555 ; spi_tx:spi_interface|cnt3_reg[7]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.381      ;
; 193.580 ; spi_tx:spi_interface|cnt3_reg[7]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.356      ;
; 193.600 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 6.307      ;
; 193.600 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.336      ;
; 193.606 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 6.316      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.617 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.303      ;
; 193.621 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.300      ;
; 193.625 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 6.311      ;
; 193.638 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 6.284      ;
; 193.639 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 6.283      ;
; 193.643 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.278      ;
; 193.646 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.275      ;
; 193.656 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.264      ;
; 193.656 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|cnt1_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 6.264      ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.365 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.093      ;
; 0.452 ; spi_tx:spi_interface|bsel_reg                         ; spi_tx:spi_interface|bsel_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|mosi_reg                         ; spi_tx:spi_interface|mosi_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|index_reg[2]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_interface|data_reg[8]                    ; uart_rx:uart_interface|data_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|state.ST_TFT_RST                 ; spi_tx:spi_interface|state.ST_TFT_RST                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|state.ST_TRIGGER                 ; spi_tx:spi_interface|state.ST_TRIGGER                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|state.ST_120MS                   ; spi_tx:spi_interface|state.ST_120MS                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_interface|index_reg[0]                   ; uart_rx:uart_interface|index_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_interface|index_reg[2]                   ; uart_rx:uart_interface|index_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_interface|index_reg[1]                   ; uart_rx:uart_interface|index_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_interface|index_reg[3]                   ; uart_rx:uart_interface|index_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|data_reg[7]                    ; uart_rx:uart_interface|data_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|data_reg[2]                    ; uart_rx:uart_interface|data_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|data_reg[3]                    ; uart_rx:uart_interface|data_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|data_reg[5]                    ; uart_rx:uart_interface|data_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|data_reg[1]                    ; uart_rx:uart_interface|data_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|data_reg[4]                    ; uart_rx:uart_interface|data_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|state.ST_5MS                     ; spi_tx:spi_interface|state.ST_5MS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD           ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; spi_tx:spi_interface|state.ST_DISP_ON_CMD                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|done_reg                       ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.459 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.187      ;
; 0.464 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[0]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck1_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.480 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.208      ;
; 0.486 ; uart_rx:uart_interface|state.ST_WAIT                  ; uart_rx:uart_interface|state.ST_IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.778      ;
; 0.487 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.215      ;
; 0.491 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.219      ;
; 0.491 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.785      ;
; 0.501 ; uart_rx:uart_interface|data_reg[7]                    ; encoder:colour_encoder|ascii_reg[6]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; uart_rx:uart_interface|data_reg[2]                    ; encoder:colour_encoder|ascii_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; uart_rx:uart_interface|data_reg[1]                    ; encoder:colour_encoder|ascii_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; uart_rx:uart_interface|data_reg[4]                    ; encoder:colour_encoder|ascii_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.510 ; uart_rx:uart_interface|state.ST_DONE                  ; uart_rx:uart_interface|state.ST_WAIT                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; encoder:colour_encoder|ascii_reg[0]                   ; encoder:colour_encoder|colour_reg[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.518 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.246      ;
; 0.653 ; encoder:colour_encoder|ascii_reg[3]                   ; encoder:colour_encoder|colour_reg[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.945      ;
; 0.661 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.389      ;
; 0.670 ; spi_tx:spi_interface|state.ST_BPP_SETTING             ; spi_tx:spi_interface|dcmd_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.963      ;
; 0.682 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.410      ;
; 0.683 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|cnt1_reg[12]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.976      ;
; 0.699 ; uart_rx:uart_interface|data_reg[5]                    ; encoder:colour_encoder|ascii_reg[4]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; uart_rx:uart_interface|data_reg[3]                    ; encoder:colour_encoder|ascii_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; encoder:colour_encoder|ascii_reg[7]                   ; encoder:colour_encoder|colour_reg[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.714 ; encoder:colour_encoder|colour_reg[0]                  ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.452      ;
; 0.716 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.008      ;
; 0.723 ; spi_tx:spi_interface|state.ST_BPP_SETTING             ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.016      ;
; 0.728 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.456      ;
; 0.730 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.022      ;
; 0.740 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|index_reg[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.745 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|cnt1_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; spi_tx:spi_interface|cnt3_reg[13]                     ; spi_tx:spi_interface|cnt3_reg[13]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; spi_tx:spi_interface|cnt3_reg[12]                     ; spi_tx:spi_interface|cnt3_reg[12]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; uart_rx:uart_interface|clks_reg[5]                    ; uart_rx:uart_interface|clks_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|cnt1_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|cnt1_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|cnt1_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[14]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_rx:uart_interface|clks_reg[3]                    ; uart_rx:uart_interface|clks_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|sck3_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; uart_rx:uart_interface|clks_reg[4]                    ; uart_rx:uart_interface|clks_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.751 ; encoder:colour_encoder|colour_reg[1]                  ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.489      ;
; 0.751 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.479      ;
; 0.753 ; spi_tx:spi_interface|cnt2_reg[1]                      ; spi_tx:spi_interface|cnt2_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; uart_rx:uart_interface|clks_reg[1]                    ; uart_rx:uart_interface|clks_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; uart_rx:uart_interface|clks_reg[7]                    ; uart_rx:uart_interface|clks_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.755 ; spi_tx:spi_interface|cnt2_reg[2]                      ; spi_tx:spi_interface|cnt2_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; uart_rx:uart_interface|clks_reg[2]                    ; uart_rx:uart_interface|clks_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; uart_rx:uart_interface|clks_reg[8]                    ; uart_rx:uart_interface|clks_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.050      ;
; 0.761 ; spi_tx:spi_interface|cnt2_reg[5]                      ; spi_tx:spi_interface|cnt2_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|cnt1_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|cnt1_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|cnt1_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; spi_tx:spi_interface|cnt3_reg[1]                      ; spi_tx:spi_interface|cnt3_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; spi_tx:spi_interface|cnt3_reg[5]                      ; spi_tx:spi_interface|cnt3_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; spi_tx:spi_interface|cnt3_reg[2]                      ; spi_tx:spi_interface|cnt3_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; spi_tx:spi_interface|cnt3_reg[3]                      ; spi_tx:spi_interface|cnt3_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|cnt1_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[4]                      ; spi_tx:spi_interface|cnt3_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[7]                      ; spi_tx:spi_interface|cnt3_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[9]                      ; spi_tx:spi_interface|cnt3_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[10]                     ; spi_tx:spi_interface|cnt3_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|cnt1_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|cnt1_reg[8]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|cnt1_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; spi_tx:spi_interface|cnt3_reg[6]                      ; spi_tx:spi_interface|cnt3_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 118.53 MHz ; 118.53 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 191.563 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.343 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.855  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 99.717 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 191.563 ; fifo:sync_fifo|d_reg[1]                        ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.371     ; 8.068      ;
; 192.159 ; fifo:sync_fifo|d_reg[0]                        ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.371     ; 7.472      ;
; 192.914 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 7.031      ;
; 192.935 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 7.010      ;
; 193.049 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.870      ;
; 193.049 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.870      ;
; 193.140 ; spi_tx:spi_interface|cnt1_reg[12]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.779      ;
; 193.140 ; spi_tx:spi_interface|cnt1_reg[12]              ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.779      ;
; 193.172 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.773      ;
; 193.193 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.752      ;
; 193.322 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.597      ;
; 193.322 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.597      ;
; 193.346 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.599      ;
; 193.358 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.561      ;
; 193.358 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.561      ;
; 193.365 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.554      ;
; 193.367 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.578      ;
; 193.405 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.514      ;
; 193.405 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.514      ;
; 193.456 ; spi_tx:spi_interface|cnt1_reg[12]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.463      ;
; 193.462 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.483      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.469 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.461      ;
; 193.483 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.462      ;
; 193.488 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.457      ;
; 193.509 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.436      ;
; 193.557 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.362      ;
; 193.557 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.362      ;
; 193.577 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.342      ;
; 193.577 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.342      ;
; 193.604 ; spi_tx:spi_interface|cnt1_reg[8]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.315      ;
; 193.604 ; spi_tx:spi_interface|cnt1_reg[8]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.315      ;
; 193.638 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.281      ;
; 193.674 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.245      ;
; 193.715 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.230      ;
; 193.721 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.198      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.727 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.203      ;
; 193.735 ; spi_tx:spi_interface|state.ST_SEND_PIXELS      ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.187      ;
; 193.736 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.209      ;
; 193.815 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.130      ;
; 193.836 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.109      ;
; 193.860 ; spi_tx:spi_interface|cnt3_reg[7]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.085      ;
; 193.873 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.046      ;
; 193.877 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 6.055      ;
; 193.881 ; spi_tx:spi_interface|cnt3_reg[7]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.064      ;
; 193.893 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 6.026      ;
; 193.894 ; spi_tx:spi_interface|bsel_reg                  ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 6.028      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 6.031      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 6.031      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 6.029      ;
; 193.901 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.044      ;
; 193.912 ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD   ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 6.017      ;
; 193.920 ; spi_tx:spi_interface|cnt1_reg[8]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.083     ; 5.999      ;
; 193.922 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 6.023      ;
; 193.933 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 5.999      ;
; 193.954 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 5.978      ;
; 193.989 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 5.940      ;
; 193.993 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 5.952      ;
; 193.997 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.057     ; 5.948      ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.343 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.991      ;
; 0.401 ; spi_tx:spi_interface|mosi_reg                         ; spi_tx:spi_interface|mosi_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi_tx:spi_interface|bsel_reg                         ; spi_tx:spi_interface|bsel_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi_tx:spi_interface|state.ST_120MS                   ; spi_tx:spi_interface|state.ST_120MS                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|index_reg[2]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[7]                    ; uart_rx:uart_interface|data_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[2]                    ; uart_rx:uart_interface|data_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[3]                    ; uart_rx:uart_interface|data_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[5]                    ; uart_rx:uart_interface|data_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[1]                    ; uart_rx:uart_interface|data_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[4]                    ; uart_rx:uart_interface|data_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|data_reg[8]                    ; uart_rx:uart_interface|data_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_TFT_RST                 ; spi_tx:spi_interface|state.ST_TFT_RST                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_TRIGGER                 ; spi_tx:spi_interface|state.ST_TRIGGER                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_5MS                     ; spi_tx:spi_interface|state.ST_5MS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD           ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; spi_tx:spi_interface|state.ST_DISP_ON_CMD                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|done_reg                       ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|index_reg[0]                   ; uart_rx:uart_interface|index_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|index_reg[2]                   ; uart_rx:uart_interface|index_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|index_reg[1]                   ; uart_rx:uart_interface|index_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|index_reg[3]                   ; uart_rx:uart_interface|index_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[0]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck1_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.435 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.083      ;
; 0.450 ; uart_rx:uart_interface|state.ST_WAIT                  ; uart_rx:uart_interface|state.ST_IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.717      ;
; 0.454 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.102      ;
; 0.456 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.724      ;
; 0.458 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.106      ;
; 0.460 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.108      ;
; 0.470 ; uart_rx:uart_interface|data_reg[7]                    ; encoder:colour_encoder|ascii_reg[6]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; uart_rx:uart_interface|data_reg[2]                    ; encoder:colour_encoder|ascii_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; uart_rx:uart_interface|data_reg[1]                    ; encoder:colour_encoder|ascii_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; uart_rx:uart_interface|data_reg[4]                    ; encoder:colour_encoder|ascii_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.478 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; encoder:colour_encoder|ascii_reg[0]                   ; encoder:colour_encoder|colour_reg[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; uart_rx:uart_interface|state.ST_DONE                  ; uart_rx:uart_interface|state.ST_WAIT                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.491 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.139      ;
; 0.609 ; encoder:colour_encoder|ascii_reg[3]                   ; encoder:colour_encoder|colour_reg[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.616 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.264      ;
; 0.618 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|cnt1_reg[12]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.885      ;
; 0.622 ; encoder:colour_encoder|ascii_reg[7]                   ; encoder:colour_encoder|colour_reg[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.889      ;
; 0.626 ; spi_tx:spi_interface|state.ST_BPP_SETTING             ; spi_tx:spi_interface|dcmd_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.894      ;
; 0.630 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.278      ;
; 0.645 ; uart_rx:uart_interface|data_reg[5]                    ; encoder:colour_encoder|ascii_reg[4]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.647 ; uart_rx:uart_interface|data_reg[3]                    ; encoder:colour_encoder|ascii_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.649 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.662 ; encoder:colour_encoder|colour_reg[0]                  ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.321      ;
; 0.664 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.931      ;
; 0.666 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|index_reg[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.933      ;
; 0.667 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|sck3_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.670 ; spi_tx:spi_interface|state.ST_BPP_SETTING             ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.938      ;
; 0.672 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.939      ;
; 0.677 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.325      ;
; 0.692 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|cnt1_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; spi_tx:spi_interface|cnt3_reg[13]                     ; spi_tx:spi_interface|cnt3_reg[13]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; spi_tx:spi_interface|cnt3_reg[12]                     ; spi_tx:spi_interface|cnt3_reg[12]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; encoder:colour_encoder|colour_reg[1]                  ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.354      ;
; 0.695 ; uart_rx:uart_interface|clks_reg[3]                    ; uart_rx:uart_interface|clks_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; uart_rx:uart_interface|clks_reg[5]                    ; uart_rx:uart_interface|clks_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|cnt1_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|cnt1_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[14]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; uart_rx:uart_interface|clks_reg[4]                    ; uart_rx:uart_interface|clks_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|cnt1_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.346      ;
; 0.699 ; spi_tx:spi_interface|cnt2_reg[1]                      ; spi_tx:spi_interface|cnt2_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.700 ; uart_rx:uart_interface|clks_reg[2]                    ; uart_rx:uart_interface|clks_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.700 ; uart_rx:uart_interface|clks_reg[7]                    ; uart_rx:uart_interface|clks_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.702 ; uart_rx:uart_interface|clks_reg[1]                    ; uart_rx:uart_interface|clks_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.704 ; spi_tx:spi_interface|cnt2_reg[2]                      ; spi_tx:spi_interface|cnt2_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; uart_rx:uart_interface|clks_reg[8]                    ; uart_rx:uart_interface|clks_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|cnt1_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; spi_tx:spi_interface|cnt3_reg[5]                      ; spi_tx:spi_interface|cnt3_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|cnt1_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|cnt1_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; spi_tx:spi_interface|cnt3_reg[1]                      ; spi_tx:spi_interface|cnt3_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; spi_tx:spi_interface|cnt3_reg[2]                      ; spi_tx:spi_interface|cnt3_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; spi_tx:spi_interface|cnt3_reg[4]                      ; spi_tx:spi_interface|cnt3_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; spi_tx:spi_interface|cnt3_reg[3]                      ; spi_tx:spi_interface|cnt3_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; spi_tx:spi_interface|cnt3_reg[9]                      ; spi_tx:spi_interface|cnt3_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; spi_tx:spi_interface|cnt3_reg[10]                     ; spi_tx:spi_interface|cnt3_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; spi_tx:spi_interface|cnt3_reg[11]                     ; spi_tx:spi_interface|cnt3_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; spi_tx:spi_interface|cnt2_reg[5]                      ; spi_tx:spi_interface|cnt2_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|cnt1_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; spi_tx:spi_interface|cnt3_reg[7]                      ; spi_tx:spi_interface|cnt3_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; spi_tx:spi_interface|cnt2_reg[6]                      ; spi_tx:spi_interface|cnt2_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|cnt1_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; spi_tx:spi_interface|cnt3_reg[6]                      ; spi_tx:spi_interface|cnt3_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 195.698 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.114 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.423  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 99.736 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 195.698 ; fifo:sync_fifo|d_reg[1]                        ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.201     ; 4.088      ;
; 196.085 ; fifo:sync_fifo|d_reg[0]                        ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.201     ; 3.701      ;
; 196.762 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.026     ; 3.199      ;
; 196.769 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.026     ; 3.192      ;
; 196.796 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 3.143      ;
; 196.796 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 3.143      ;
; 196.846 ; spi_tx:spi_interface|state.ST_SEND_PIXELS      ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 3.100      ;
; 196.849 ; spi_tx:spi_interface|cnt1_reg[12]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 3.090      ;
; 196.849 ; spi_tx:spi_interface|cnt1_reg[12]              ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 3.090      ;
; 196.888 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.026     ; 3.073      ;
; 196.895 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.026     ; 3.066      ;
; 196.911 ; spi_tx:spi_interface|bsel_reg                  ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 3.035      ;
; 196.916 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 3.023      ;
; 196.916 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 3.023      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.917 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 3.034      ;
; 196.935 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 3.004      ;
; 196.939 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.026     ; 3.022      ;
; 196.946 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.026     ; 3.015      ;
; 196.949 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.990      ;
; 196.949 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.990      ;
; 196.956 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.983      ;
; 196.956 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.983      ;
; 196.961 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.026     ; 3.000      ;
; 196.968 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.026     ; 2.993      ;
; 196.988 ; spi_tx:spi_interface|cnt1_reg[12]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.951      ;
; 197.022 ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD   ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.929      ;
; 197.038 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.901      ;
; 197.038 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.901      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.043 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.908      ;
; 197.046 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.026     ; 2.915      ;
; 197.051 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.888      ;
; 197.051 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.888      ;
; 197.053 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.026     ; 2.908      ;
; 197.055 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.884      ;
; 197.063 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.026     ; 2.898      ;
; 197.070 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.026     ; 2.891      ;
; 197.071 ; spi_tx:spi_interface|cnt1_reg[8]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.868      ;
; 197.071 ; spi_tx:spi_interface|cnt1_reg[8]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.868      ;
; 197.088 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.851      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.094 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.857      ;
; 197.095 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.048     ; 2.844      ;
; 197.102 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.849      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.116 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 2.835      ;
; 197.125 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.026     ; 2.836      ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.114 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.438      ;
; 0.157 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.480      ;
; 0.170 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.171 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[1] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.496      ;
; 0.172 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.184 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.507      ;
; 0.187 ; spi_tx:spi_interface|mosi_reg                         ; spi_tx:spi_interface|mosi_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|index_reg[2]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|index_reg[0]                     ; spi_tx:spi_interface|index_reg[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|bsel_reg                         ; spi_tx:spi_interface|bsel_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[7]                    ; uart_rx:uart_interface|data_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[2]                    ; uart_rx:uart_interface|data_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[3]                    ; uart_rx:uart_interface|data_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[5]                    ; uart_rx:uart_interface|data_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[1]                    ; uart_rx:uart_interface|data_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[4]                    ; uart_rx:uart_interface|data_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|data_reg[8]                    ; uart_rx:uart_interface|data_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_TFT_RST                 ; spi_tx:spi_interface|state.ST_TFT_RST                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_TRIGGER                 ; spi_tx:spi_interface|state.ST_TRIGGER                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_5MS                     ; spi_tx:spi_interface|state.ST_5MS                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD           ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD             ; spi_tx:spi_interface|state.ST_DISP_ON_CMD                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_120MS                   ; spi_tx:spi_interface|state.ST_120MS                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0] ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|done_reg                       ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|index_reg[0]                   ; uart_rx:uart_interface|index_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|index_reg[2]                   ; uart_rx:uart_interface|index_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|index_reg[1]                   ; uart_rx:uart_interface|index_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|index_reg[3]                   ; uart_rx:uart_interface|index_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_interface|state.ST_RECEIVE               ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_rx:uart_interface|data_reg[7]                    ; encoder:colour_encoder|ascii_reg[6]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; spi_tx:spi_interface|sck1_reg                         ; spi_tx:spi_interface|sck1_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_interface|data_reg[2]                    ; encoder:colour_encoder|ascii_reg[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_interface|data_reg[1]                    ; encoder:colour_encoder|ascii_reg[0]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_interface|data_reg[4]                    ; encoder:colour_encoder|ascii_reg[3]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[0]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; encoder:colour_encoder|ascii_reg[0]                   ; encoder:colour_encoder|colour_reg[0]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; uart_rx:uart_interface|state.ST_WAIT                  ; uart_rx:uart_interface|state.ST_IDLE                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; uart_rx:uart_interface|state.ST_DONE                  ; uart_rx:uart_interface|state.ST_WAIT                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.203 ; spi_tx:spi_interface|cnt4_reg[2]                      ; spi_tx:spi_interface|cnt4_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.210 ; spi_tx:spi_interface|index_reg[1]                     ; spi_tx:spi_interface|index_reg[2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.254 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[4] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.577      ;
; 0.258 ; encoder:colour_encoder|ascii_reg[3]                   ; encoder:colour_encoder|colour_reg[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.262 ; spi_tx:spi_interface|cnt1_reg[12]                     ; spi_tx:spi_interface|cnt1_reg[12]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.587      ;
; 0.266 ; uart_rx:uart_interface|data_reg[5]                    ; encoder:colour_encoder|ascii_reg[4]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; encoder:colour_encoder|ascii_reg[7]                   ; encoder:colour_encoder|colour_reg[1]                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; uart_rx:uart_interface|data_reg[3]                    ; encoder:colour_encoder|ascii_reg[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; spi_tx:spi_interface|state.ST_BPP_SETTING             ; spi_tx:spi_interface|dcmd_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.277 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|done_reg                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; uart_rx:uart_interface|state.ST_IDLE                  ; uart_rx:uart_interface|state.ST_RECEIVE                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; spi_tx:spi_interface|state.ST_BPP_SETTING             ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[2] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.604      ;
; 0.283 ; encoder:colour_encoder|colour_reg[0]                  ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.612      ;
; 0.284 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|index_reg[1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|index_reg[0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; spi_tx:spi_interface|sck2_reg                         ; spi_tx:spi_interface|sck3_reg                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.292 ; encoder:colour_encoder|colour_reg[1]                  ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.621      ;
; 0.297 ; spi_tx:spi_interface|cnt1_reg[1]                      ; spi_tx:spi_interface|cnt1_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; spi_tx:spi_interface|cnt1_reg[5]                      ; spi_tx:spi_interface|cnt1_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; spi_tx:spi_interface|cnt3_reg[14]                     ; spi_tx:spi_interface|cnt3_reg[14]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; spi_tx:spi_interface|cnt3_reg[13]                     ; spi_tx:spi_interface|cnt3_reg[13]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; spi_tx:spi_interface|cnt3_reg[12]                     ; spi_tx:spi_interface|cnt3_reg[12]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; fifo:sync_fifo|fifo_control:fifo_control|w_ptr_reg[3] ; fifo:sync_fifo|fifo_ram:fifo_ram|altsyncram:ram_rtl_0|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.621      ;
; 0.298 ; uart_rx:uart_interface|clks_reg[3]                    ; uart_rx:uart_interface|clks_reg[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; spi_tx:spi_interface|cnt4_reg[1]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; spi_tx:spi_interface|cnt1_reg[4]                      ; spi_tx:spi_interface|cnt1_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; spi_tx:spi_interface|cnt1_reg[10]                     ; spi_tx:spi_interface|cnt1_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_rx:uart_interface|clks_reg[4]                    ; uart_rx:uart_interface|clks_reg[4]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_rx:uart_interface|clks_reg[5]                    ; uart_rx:uart_interface|clks_reg[5]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; spi_tx:spi_interface|cnt2_reg[1]                      ; spi_tx:spi_interface|cnt2_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; uart_rx:uart_interface|clks_reg[2]                    ; uart_rx:uart_interface|clks_reg[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; uart_rx:uart_interface|clks_reg[1]                    ; uart_rx:uart_interface|clks_reg[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_rx:uart_interface|clks_reg[7]                    ; uart_rx:uart_interface|clks_reg[7]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; spi_tx:spi_interface|cnt1_reg[3]                      ; spi_tx:spi_interface|cnt1_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_tx:spi_interface|cnt1_reg[9]                      ; spi_tx:spi_interface|cnt1_reg[9]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_tx:spi_interface|cnt1_reg[11]                     ; spi_tx:spi_interface|cnt1_reg[11]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[4]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_rx:uart_interface|clks_reg[8]                    ; uart_rx:uart_interface|clks_reg[8]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; spi_tx:spi_interface|cnt1_reg[7]                      ; spi_tx:spi_interface|cnt1_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; spi_tx:spi_interface|cnt3_reg[5]                      ; spi_tx:spi_interface|cnt3_reg[5]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[6]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5] ; fifo:sync_fifo|fifo_control:fifo_control|r_ptr_reg[5]                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; spi_tx:spi_interface|cnt2_reg[2]                      ; spi_tx:spi_interface|cnt2_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; spi_tx:spi_interface|cnt1_reg[2]                      ; spi_tx:spi_interface|cnt1_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; spi_tx:spi_interface|cnt1_reg[6]                      ; spi_tx:spi_interface|cnt1_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[1]                      ; spi_tx:spi_interface|cnt3_reg[1]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[2]                      ; spi_tx:spi_interface|cnt3_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[3]                      ; spi_tx:spi_interface|cnt3_reg[3]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[4]                      ; spi_tx:spi_interface|cnt3_reg[4]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[7]                      ; spi_tx:spi_interface|cnt3_reg[7]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[10]                     ; spi_tx:spi_interface|cnt3_reg[10]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt4_reg[0]                      ; spi_tx:spi_interface|cnt4_reg[2]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; spi_tx:spi_interface|cnt1_reg[8]                      ; spi_tx:spi_interface|cnt1_reg[8]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; spi_tx:spi_interface|cnt3_reg[6]                      ; spi_tx:spi_interface|cnt3_reg[6]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; spi_tx:spi_interface|cnt3_reg[8]                      ; spi_tx:spi_interface|cnt3_reg[8]                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 191.098 ; 0.114 ; N/A      ; N/A     ; 9.423               ;
;  clk                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 191.098 ; 0.114 ; N/A      ; N/A     ; 99.717              ;
; Design-wide TNS                                  ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sck           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mosi          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_in                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dc            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dc            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dc            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2983     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2983     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 118   ; 118  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; cs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d_rst_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dc          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sck         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; cs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d_rst_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dc          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sck         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue May 21 00:48:25 2024
Info: Command: quartus_sta rgb_display -c rgb_display
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rgb_display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 191.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   191.098               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.365
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.365               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.858               0.000 clk 
    Info (332119):    99.720               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 191.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   191.563               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.855               0.000 clk 
    Info (332119):    99.717               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 195.698
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   195.698               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.114               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):    99.736               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4731 megabytes
    Info: Processing ended: Tue May 21 00:48:27 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


