Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: fir_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fir_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fir_top"
Output Format                      : NGC
Target Device                      : xc7vx485t-2-ffg1761

---- Source Options
Top Module Name                    : fir_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\SUTD\codes\FIR_LP_Filter\fix_mult.v" into library work
Parsing module <fix_mult>.
Analyzing Verilog file "C:\Users\SUTD\codes\FIR_LP_Filter\ipcore_dir\input_rom.v" into library work
Parsing module <input_rom>.
Analyzing Verilog file "C:\Users\SUTD\codes\FIR_LP_Filter\fir.v" into library work
Parsing module <fir>.
Analyzing Verilog file "C:\Users\SUTD\codes\FIR_LP_Filter\fir_top.v" into library work
Parsing module <fir_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fir_top>.

Elaborating module <input_rom>.
WARNING:HDLCompiler:1499 - "C:\Users\SUTD\codes\FIR_LP_Filter\ipcore_dir\input_rom.v" Line 39: Empty module <input_rom> remains a black box.

Elaborating module <fir>.
WARNING:HDLCompiler:97 - "C:\Users\SUTD\codes\FIR_LP_Filter\fir.v" Line 35: out was previously declared with a different range

Elaborating module <fix_mult>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fir_top>.
    Related source file is "C:\Users\SUTD\codes\FIR_LP_Filter\fir_top.v".
    Summary:
	no macro.
Unit <fir_top> synthesized.

Synthesizing Unit <fir>.
    Related source file is "C:\Users\SUTD\codes\FIR_LP_Filter\fir.v".
        coeff1 = 16'b0000000000000101
        coeff2 = 16'b0000000000111100
        coeff3 = 16'b0000000100000001
        coeff4 = 16'b0000000111011100
        coeff5 = 16'b0000000111011100
        coeff6 = 16'b0000000100000001
        coeff7 = 16'b0000000000111100
        coeff8 = 16'b0000000000000101
    Found 16-bit register for signal <x2>.
    Found 16-bit register for signal <x3>.
    Found 16-bit register for signal <x4>.
    Found 16-bit register for signal <x5>.
    Found 16-bit register for signal <x6>.
    Found 16-bit register for signal <x7>.
    Found 16-bit register for signal <x8>.
    Found 16-bit register for signal <s1>.
    Found 16-bit register for signal <s2>.
    Found 16-bit register for signal <s3>.
    Found 16-bit register for signal <s4>.
    Found 34-bit register for signal <out1>.
    Found 34-bit register for signal <out2>.
    Found 35-bit register for signal <out>.
    Found 16-bit register for signal <x1>.
    Found 16-bit adder for signal <x1[15]_x8[15]_add_1_OUT> created at line 76.
    Found 16-bit adder for signal <x2[15]_x7[15]_add_2_OUT> created at line 77.
    Found 16-bit adder for signal <x3[15]_x6[15]_add_3_OUT> created at line 78.
    Found 16-bit adder for signal <x4[15]_x5[15]_add_4_OUT> created at line 79.
    Found 33-bit adder for signal <y1[31]_y2[31]_add_5_OUT> created at line 80.
    Found 33-bit adder for signal <y3[31]_y4[31]_add_6_OUT> created at line 81.
    Found 35-bit adder for signal <out1[33]_out2[33]_add_7_OUT> created at line 82.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 295 D-type flip-flop(s).
Unit <fir> synthesized.

Synthesizing Unit <fix_mult>.
    Related source file is "C:\Users\SUTD\codes\FIR_LP_Filter\fix_mult.v".
    Found 16-bit register for signal <x2>.
    Found 16-bit register for signal <x3>.
    Found 16-bit register for signal <x4>.
    Found 1-bit register for signal <x5>.
    Found 30-bit register for signal <x6>.
    Found 32-bit register for signal <x7>.
    Found 32-bit register for signal <y_out>.
    Found 16-bit register for signal <x1>.
    Found 15-bit adder for signal <x1[14]_GND_4_o_add_3_OUT> created at line 50.
    Found 15-bit adder for signal <x2[14]_GND_4_o_add_6_OUT> created at line 51.
    Found 31-bit adder for signal <x7[30]_GND_4_o_add_10_OUT> created at line 55.
    Found 15x15-bit multiplier for signal <x3[14]_x4[14]_MuLt_7_OUT> created at line 53.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred 159 D-type flip-flop(s).
	inferred  61 Multiplexer(s).
Unit <fix_mult> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 15x15-bit multiplier                                  : 4
# Adders/Subtractors                                   : 19
 15-bit adder                                          : 8
 16-bit adder                                          : 4
 31-bit adder                                          : 4
 33-bit adder                                          : 2
 35-bit adder                                          : 1
# Registers                                            : 47
 1-bit register                                        : 4
 16-bit register                                       : 28
 30-bit register                                       : 4
 32-bit register                                       : 8
 34-bit register                                       : 2
 35-bit register                                       : 1
# Multiplexers                                         : 244
 1-bit 2-to-1 multiplexer                              : 244
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/input_rom.ngc>.
Loading core <input_rom> for timing and area information for instance <rom2>.
INFO:Xst:2261 - The FF/Latch <out2_32> in Unit <fir2> is equivalent to the following FF/Latch, which will be removed : <out2_33> 
INFO:Xst:2261 - The FF/Latch <out1_32> in Unit <fir2> is equivalent to the following FF/Latch, which will be removed : <out1_33> 
WARNING:Xst:1710 - FF/Latch <x7_0> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_1> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_2> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_3> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_4> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_5> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_6> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_7> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_9> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_10> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_11> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_12> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_13> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_14> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_15> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x7_0> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_0> (without init value) has a constant value of 0 in block <mult4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_1> (without init value) has a constant value of 0 in block <mult4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_5> (without init value) has a constant value of 0 in block <mult4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_9> (without init value) has a constant value of 0 in block <mult4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_10> (without init value) has a constant value of 0 in block <mult4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_11> (without init value) has a constant value of 0 in block <mult4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_12> (without init value) has a constant value of 0 in block <mult4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_13> (without init value) has a constant value of 0 in block <mult4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_14> (without init value) has a constant value of 0 in block <mult4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_15> (without init value) has a constant value of 0 in block <mult4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x7_0> (without init value) has a constant value of 0 in block <mult4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_1> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_3> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_4> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_5> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_6> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_7> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_8> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_9> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_10> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_11> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_12> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_13> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_14> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_15> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_15> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_14> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_13> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_12> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_11> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_10> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_9> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_8> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_7> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_6> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_1> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x1_0> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x7_0> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x3_15> (without init value) has a constant value of 0 in block <mult3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x3_15> (without init value) has a constant value of 0 in block <mult2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x3_15> (without init value) has a constant value of 0 in block <mult4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x3_15> (without init value) has a constant value of 0 in block <mult1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <fix_mult>.
	Found pipelined multiplier on signal <x3[14]_x4[14]_MuLt_7_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_x3[14]_x4[14]_MuLt_7_OUT by adding 1 register level(s).
Unit <fix_mult> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 15x15-bit registered multiplier                       : 4
# Adders/Subtractors                                   : 19
 15-bit adder                                          : 8
 16-bit adder                                          : 4
 31-bit adder                                          : 4
 33-bit adder                                          : 2
 35-bit adder                                          : 1
# Registers                                            : 811
 Flip-Flops                                            : 811
# Multiplexers                                         : 244
 1-bit 2-to-1 multiplexer                              : 244
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <x7_0> (without init value) has a constant value of 0 in block <fix_mult>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <out2_32> in Unit <fir> is equivalent to the following FF/Latch, which will be removed : <out2_33> 
INFO:Xst:2261 - The FF/Latch <out1_32> in Unit <fir> is equivalent to the following FF/Latch, which will be removed : <out1_33> 
WARNING:Xst:1710 - FF/Latch <y_out_0> (without init value) has a constant value of 0 in block <fix_mult>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <out_33> in Unit <fir> is equivalent to the following FF/Latch, which will be removed : <out_34> 

Optimizing unit <fir_top> ...

Optimizing unit <fir> ...

Optimizing unit <fix_mult> ...
WARNING:Xst:1710 - FF/Latch <fir2/mult2/x1_6> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x1_7> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x1_8> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x1_9> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x1_10> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x1_11> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x1_12> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x1_13> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x1_14> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x1_15> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x3_0> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x3_1> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x3_6> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x3_7> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x3_8> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x3_9> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x3_10> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x3_11> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x3_12> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x3_13> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x3_14> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_5> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_1> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_2> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_7> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_8> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_9> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_10> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_11> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_12> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_13> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_14> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_15> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_1> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_3> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_4> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_5> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_6> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_7> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_8> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_9> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_10> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_11> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_12> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_13> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_14> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_6> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x1_0> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x1_1> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_4> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x1_0> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x1_1> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x1_5> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x1_9> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x1_10> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x1_11> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x1_12> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x1_13> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x1_14> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x1_15> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x3_0> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x3_1> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x3_5> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x3_9> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x3_10> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x3_11> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x3_12> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x3_13> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x3_14> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_3> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/out2_0> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/out1_0> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x1_1> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_3> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_4> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_5> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_6> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_7> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_9> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_10> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_11> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_12> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_13> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_14> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x1_15> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_1> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_2> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_3> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_4> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_5> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_6> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_7> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_9> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_10> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_11> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_12> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_13> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_14> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult1/x3_15> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult2/x3_15> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult3/x3_15> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/mult4/x3_15> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fir2/out_0> (without init value) has a constant value of 0 in block <fir_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fir2/mult4/x1_8> in Unit <fir_top> is equivalent to the following 13 FFs/Latches, which will be removed : <fir2/mult4/x1_7> <fir2/mult4/x1_6> <fir2/mult4/x1_4> <fir2/mult4/x1_3> <fir2/mult4/x1_2> <fir2/mult3/x1_8> <fir2/mult3/x1_0> <fir2/mult2/x1_5> <fir2/mult2/x1_4> <fir2/mult2/x1_3> <fir2/mult2/x1_2> <fir2/mult1/x1_2> <fir2/mult1/x1_0> 
INFO:Xst:2261 - The FF/Latch <fir2/mult4/x3_8> in Unit <fir_top> is equivalent to the following 13 FFs/Latches, which will be removed : <fir2/mult4/x3_7> <fir2/mult4/x3_6> <fir2/mult4/x3_4> <fir2/mult4/x3_3> <fir2/mult4/x3_2> <fir2/mult3/x3_8> <fir2/mult3/x3_0> <fir2/mult2/x3_5> <fir2/mult2/x3_4> <fir2/mult2/x3_3> <fir2/mult2/x3_2> <fir2/mult1/x3_2> <fir2/mult1/x3_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fir_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 671
 Flip-Flops                                            : 671

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fir_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1194
#      GND                         : 2
#      INV                         : 178
#      LUT1                        : 4
#      LUT2                        : 161
#      LUT3                        : 180
#      MUXCY                       : 326
#      VCC                         : 2
#      XORCY                       : 341
# FlipFlops/Latches                : 671
#      FDE_1                       : 97
#      FDR_1                       : 574
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 45
#      IBUF                        : 10
#      OBUF                        : 35
# DSPs                             : 4
#      DSP48E1                     : 4

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1761-2 


Slice Logic Utilization: 
 Number of Slice Registers:             671  out of  607200     0%  
 Number of Slice LUTs:                  523  out of  303600     0%  
    Number used as Logic:               523  out of  303600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    853
   Number with an unused Flip Flop:     182  out of    853    21%  
   Number with an unused LUT:           330  out of    853    38%  
   Number of fully used LUT-FF pairs:   341  out of    853    39%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of    700     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of   1030     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      4  out of   2800     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 676   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.278ns (Maximum Frequency: 233.738MHz)
   Minimum input arrival time before clock: 1.358ns
   Maximum output required time after clock: 0.584ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.278ns (frequency: 233.738MHz)
  Total number of paths / destination ports: 9425 / 744
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            rom2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       fir2/x1_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: rom2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to fir2/x1_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO11    1   1.800   0.339  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<15>)
     end scope: 'rom2:douta<15>'
     FDR_1:D                  -0.000          fir2/x1_15
    ----------------------------------------
    Total                      2.139ns (1.800ns logic, 0.339ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 693 / 693
-------------------------------------------------------------------------
Offset:              1.358ns (Levels of Logic = 2)
  Source:            rest (PAD)
  Destination:       fir2/s1_15 (FF)
  Destination Clock: clk falling

  Data Path: rest to fir2/s1_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            98   0.000   0.481  rest_IBUF (rest_IBUF)
     INV:I->O            578   0.054   0.559  fir2/rest_inv1_INV_0 (fir2/mult1/rst_n_inv)
     FDR_1:R                   0.264          fir2/mult1/y_out_1
    ----------------------------------------
    Total                      1.358ns (0.318ns logic, 1.040ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              0.584ns (Levels of Logic = 1)
  Source:            fir2/out_33 (FF)
  Destination:       out<34> (PAD)
  Source Clock:      clk falling

  Data Path: fir2/out_33 to out<34>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.240   0.344  fir2/out_33 (fir2/out_33)
     OBUF:I->O                 0.000          out_34_OBUF (out<34>)
    ----------------------------------------
    Total                      0.584ns (0.240ns logic, 0.344ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.234|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.79 secs
 
--> 

Total memory usage is 449612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  165 (   0 filtered)
Number of infos    :    8 (   0 filtered)

