# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exe_3.1.srcs/sources_1/new/riconoscitore_mode.vhd" \
"../../../../exe_3.1.srcs/sim_1/new/automa_TB.vhd" \

# Do not sort compile order
nosort
