Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Oct 30 18:50:10 2024
| Host         : joaquin-HP running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: i_clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.870        0.000                      0                  158        0.155        0.000                      0                  158        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
instance_name/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0        {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0        {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             14.870        0.000                      0                  158        0.155        0.000                      0                  158        9.500        0.000                       0                   105  
  clkfbout_clk_wiz_0                                                                                                                                                         17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.870ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 2.378ns (47.010%)  route 2.680ns (52.990%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 16.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.814ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.715    -3.814    mod_baud_rate_generator/clk_out1
    SLICE_X85Y102        FDRE                                         r  mod_baud_rate_generator/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.456    -3.358 f  mod_baud_rate_generator/count_reg[19]/Q
                         net (fo=2, routed)           0.995    -2.363    mod_baud_rate_generator/count_reg[19]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.124    -2.239 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.897    -1.343    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.124    -1.219 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          0.788    -0.430    mod_baud_rate_generator/load
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.124    -0.306 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.306    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.226 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.226    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.341    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.455 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.455    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.569 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.683 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.797 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.797    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.911 r  mod_baud_rate_generator/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    mod_baud_rate_generator/count_reg[24]_i_1_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.245 r  mod_baud_rate_generator/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.245    mod_baud_rate_generator/count_reg[28]_i_1_n_6
    SLICE_X85Y105        FDRE                                         r  mod_baud_rate_generator/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.594    16.644    mod_baud_rate_generator/clk_out1
    SLICE_X85Y105        FDRE                                         r  mod_baud_rate_generator/count_reg[29]/C
                         clock pessimism             -0.484    16.160    
                         clock uncertainty           -0.108    16.052    
    SLICE_X85Y105        FDRE (Setup_fdre_C_D)        0.062    16.114    mod_baud_rate_generator/count_reg[29]
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                 14.870    

Slack (MET) :             14.891ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 2.357ns (46.789%)  route 2.680ns (53.211%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 16.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.814ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.715    -3.814    mod_baud_rate_generator/clk_out1
    SLICE_X85Y102        FDRE                                         r  mod_baud_rate_generator/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.456    -3.358 f  mod_baud_rate_generator/count_reg[19]/Q
                         net (fo=2, routed)           0.995    -2.363    mod_baud_rate_generator/count_reg[19]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.124    -2.239 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.897    -1.343    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.124    -1.219 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          0.788    -0.430    mod_baud_rate_generator/load
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.124    -0.306 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.306    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.226 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.226    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.341    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.455 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.455    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.569 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.683 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.797 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.797    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.911 r  mod_baud_rate_generator/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    mod_baud_rate_generator/count_reg[24]_i_1_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.224 r  mod_baud_rate_generator/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.224    mod_baud_rate_generator/count_reg[28]_i_1_n_4
    SLICE_X85Y105        FDRE                                         r  mod_baud_rate_generator/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.594    16.644    mod_baud_rate_generator/clk_out1
    SLICE_X85Y105        FDRE                                         r  mod_baud_rate_generator/count_reg[31]/C
                         clock pessimism             -0.484    16.160    
                         clock uncertainty           -0.108    16.052    
    SLICE_X85Y105        FDRE (Setup_fdre_C_D)        0.062    16.114    mod_baud_rate_generator/count_reg[31]
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                 14.891    

Slack (MET) :             14.965ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 2.283ns (45.996%)  route 2.680ns (54.004%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 16.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.814ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.715    -3.814    mod_baud_rate_generator/clk_out1
    SLICE_X85Y102        FDRE                                         r  mod_baud_rate_generator/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.456    -3.358 f  mod_baud_rate_generator/count_reg[19]/Q
                         net (fo=2, routed)           0.995    -2.363    mod_baud_rate_generator/count_reg[19]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.124    -2.239 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.897    -1.343    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.124    -1.219 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          0.788    -0.430    mod_baud_rate_generator/load
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.124    -0.306 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.306    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.226 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.226    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.341    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.455 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.455    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.569 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.683 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.797 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.797    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.911 r  mod_baud_rate_generator/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    mod_baud_rate_generator/count_reg[24]_i_1_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.150 r  mod_baud_rate_generator/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.150    mod_baud_rate_generator/count_reg[28]_i_1_n_5
    SLICE_X85Y105        FDRE                                         r  mod_baud_rate_generator/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.594    16.644    mod_baud_rate_generator/clk_out1
    SLICE_X85Y105        FDRE                                         r  mod_baud_rate_generator/count_reg[30]/C
                         clock pessimism             -0.484    16.160    
                         clock uncertainty           -0.108    16.052    
    SLICE_X85Y105        FDRE (Setup_fdre_C_D)        0.062    16.114    mod_baud_rate_generator/count_reg[30]
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                 14.965    

Slack (MET) :             14.981ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 2.267ns (45.821%)  route 2.680ns (54.179%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 16.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.814ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.715    -3.814    mod_baud_rate_generator/clk_out1
    SLICE_X85Y102        FDRE                                         r  mod_baud_rate_generator/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.456    -3.358 f  mod_baud_rate_generator/count_reg[19]/Q
                         net (fo=2, routed)           0.995    -2.363    mod_baud_rate_generator/count_reg[19]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.124    -2.239 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.897    -1.343    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.124    -1.219 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          0.788    -0.430    mod_baud_rate_generator/load
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.124    -0.306 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.306    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.226 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.226    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.341    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.455 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.455    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.569 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.683 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.797 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.797    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.911 r  mod_baud_rate_generator/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    mod_baud_rate_generator/count_reg[24]_i_1_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.134 r  mod_baud_rate_generator/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.134    mod_baud_rate_generator/count_reg[28]_i_1_n_7
    SLICE_X85Y105        FDRE                                         r  mod_baud_rate_generator/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.594    16.644    mod_baud_rate_generator/clk_out1
    SLICE_X85Y105        FDRE                                         r  mod_baud_rate_generator/count_reg[28]/C
                         clock pessimism             -0.484    16.160    
                         clock uncertainty           -0.108    16.052    
    SLICE_X85Y105        FDRE (Setup_fdre_C_D)        0.062    16.114    mod_baud_rate_generator/count_reg[28]
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                 14.981    

Slack (MET) :             14.984ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 2.264ns (45.788%)  route 2.680ns (54.212%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 16.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.814ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.715    -3.814    mod_baud_rate_generator/clk_out1
    SLICE_X85Y102        FDRE                                         r  mod_baud_rate_generator/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.456    -3.358 f  mod_baud_rate_generator/count_reg[19]/Q
                         net (fo=2, routed)           0.995    -2.363    mod_baud_rate_generator/count_reg[19]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.124    -2.239 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.897    -1.343    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.124    -1.219 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          0.788    -0.430    mod_baud_rate_generator/load
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.124    -0.306 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.306    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.226 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.226    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.341    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.455 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.455    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.569 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.683 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.797 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.797    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.131 r  mod_baud_rate_generator/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.131    mod_baud_rate_generator/count_reg[24]_i_1_n_6
    SLICE_X85Y104        FDRE                                         r  mod_baud_rate_generator/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.594    16.644    mod_baud_rate_generator/clk_out1
    SLICE_X85Y104        FDRE                                         r  mod_baud_rate_generator/count_reg[25]/C
                         clock pessimism             -0.484    16.160    
                         clock uncertainty           -0.108    16.052    
    SLICE_X85Y104        FDRE (Setup_fdre_C_D)        0.062    16.114    mod_baud_rate_generator/count_reg[25]
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                 14.984    

Slack (MET) :             15.005ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 2.243ns (45.557%)  route 2.680ns (54.443%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 16.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.814ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.715    -3.814    mod_baud_rate_generator/clk_out1
    SLICE_X85Y102        FDRE                                         r  mod_baud_rate_generator/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.456    -3.358 f  mod_baud_rate_generator/count_reg[19]/Q
                         net (fo=2, routed)           0.995    -2.363    mod_baud_rate_generator/count_reg[19]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.124    -2.239 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.897    -1.343    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.124    -1.219 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          0.788    -0.430    mod_baud_rate_generator/load
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.124    -0.306 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.306    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.226 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.226    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.341    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.455 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.455    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.569 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.683 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.797 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.797    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.110 r  mod_baud_rate_generator/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.110    mod_baud_rate_generator/count_reg[24]_i_1_n_4
    SLICE_X85Y104        FDRE                                         r  mod_baud_rate_generator/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.594    16.644    mod_baud_rate_generator/clk_out1
    SLICE_X85Y104        FDRE                                         r  mod_baud_rate_generator/count_reg[27]/C
                         clock pessimism             -0.484    16.160    
                         clock uncertainty           -0.108    16.052    
    SLICE_X85Y104        FDRE (Setup_fdre_C_D)        0.062    16.114    mod_baud_rate_generator/count_reg[27]
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 15.005    

Slack (MET) :             15.079ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 2.169ns (44.726%)  route 2.680ns (55.274%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 16.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.814ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.715    -3.814    mod_baud_rate_generator/clk_out1
    SLICE_X85Y102        FDRE                                         r  mod_baud_rate_generator/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.456    -3.358 f  mod_baud_rate_generator/count_reg[19]/Q
                         net (fo=2, routed)           0.995    -2.363    mod_baud_rate_generator/count_reg[19]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.124    -2.239 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.897    -1.343    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.124    -1.219 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          0.788    -0.430    mod_baud_rate_generator/load
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.124    -0.306 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.306    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.226 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.226    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.341    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.455 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.455    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.569 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.683 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.797 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.797    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.036 r  mod_baud_rate_generator/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.036    mod_baud_rate_generator/count_reg[24]_i_1_n_5
    SLICE_X85Y104        FDRE                                         r  mod_baud_rate_generator/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.594    16.644    mod_baud_rate_generator/clk_out1
    SLICE_X85Y104        FDRE                                         r  mod_baud_rate_generator/count_reg[26]/C
                         clock pessimism             -0.484    16.160    
                         clock uncertainty           -0.108    16.052    
    SLICE_X85Y104        FDRE (Setup_fdre_C_D)        0.062    16.114    mod_baud_rate_generator/count_reg[26]
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 15.079    

Slack (MET) :             15.095ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 2.153ns (44.543%)  route 2.680ns (55.457%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 16.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.814ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.715    -3.814    mod_baud_rate_generator/clk_out1
    SLICE_X85Y102        FDRE                                         r  mod_baud_rate_generator/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.456    -3.358 f  mod_baud_rate_generator/count_reg[19]/Q
                         net (fo=2, routed)           0.995    -2.363    mod_baud_rate_generator/count_reg[19]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.124    -2.239 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.897    -1.343    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.124    -1.219 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          0.788    -0.430    mod_baud_rate_generator/load
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.124    -0.306 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.306    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.226 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.226    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.341    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.455 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.455    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.569 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.683 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.797 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.797    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.020 r  mod_baud_rate_generator/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.020    mod_baud_rate_generator/count_reg[24]_i_1_n_7
    SLICE_X85Y104        FDRE                                         r  mod_baud_rate_generator/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.594    16.644    mod_baud_rate_generator/clk_out1
    SLICE_X85Y104        FDRE                                         r  mod_baud_rate_generator/count_reg[24]/C
                         clock pessimism             -0.484    16.160    
                         clock uncertainty           -0.108    16.052    
    SLICE_X85Y104        FDRE (Setup_fdre_C_D)        0.062    16.114    mod_baud_rate_generator/count_reg[24]
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 15.095    

Slack (MET) :             15.098ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 2.150ns (44.509%)  route 2.680ns (55.491%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 16.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.814ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.715    -3.814    mod_baud_rate_generator/clk_out1
    SLICE_X85Y102        FDRE                                         r  mod_baud_rate_generator/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.456    -3.358 f  mod_baud_rate_generator/count_reg[19]/Q
                         net (fo=2, routed)           0.995    -2.363    mod_baud_rate_generator/count_reg[19]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.124    -2.239 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.897    -1.343    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.124    -1.219 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          0.788    -0.430    mod_baud_rate_generator/load
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.124    -0.306 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.306    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.226 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.226    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.341    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.455 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.455    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.569 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.683 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.017 r  mod_baud_rate_generator/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.017    mod_baud_rate_generator/count_reg[20]_i_1_n_6
    SLICE_X85Y103        FDRE                                         r  mod_baud_rate_generator/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.594    16.644    mod_baud_rate_generator/clk_out1
    SLICE_X85Y103        FDRE                                         r  mod_baud_rate_generator/count_reg[21]/C
                         clock pessimism             -0.484    16.160    
                         clock uncertainty           -0.108    16.052    
    SLICE_X85Y103        FDRE (Setup_fdre_C_D)        0.062    16.114    mod_baud_rate_generator/count_reg[21]
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                 15.098    

Slack (MET) :             15.119ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 2.129ns (44.267%)  route 2.680ns (55.733%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 16.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.814ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.715    -3.814    mod_baud_rate_generator/clk_out1
    SLICE_X85Y102        FDRE                                         r  mod_baud_rate_generator/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.456    -3.358 f  mod_baud_rate_generator/count_reg[19]/Q
                         net (fo=2, routed)           0.995    -2.363    mod_baud_rate_generator/count_reg[19]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.124    -2.239 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.897    -1.343    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.124    -1.219 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          0.788    -0.430    mod_baud_rate_generator/load
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.124    -0.306 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.306    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.226 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.226    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.340 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.341    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.455 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.455    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.569 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.569    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.683 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.683    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.996 r  mod_baud_rate_generator/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.996    mod_baud_rate_generator/count_reg[20]_i_1_n_4
    SLICE_X85Y103        FDRE                                         r  mod_baud_rate_generator/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.594    16.644    mod_baud_rate_generator/clk_out1
    SLICE_X85Y103        FDRE                                         r  mod_baud_rate_generator/count_reg[23]/C
                         clock pessimism             -0.484    16.160    
                         clock uncertainty           -0.108    16.052    
    SLICE_X85Y103        FDRE (Setup_fdre_C_D)        0.062    16.114    mod_baud_rate_generator/count_reg[23]
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 15.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mod_baud_rate_generator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.491%)  route 0.171ns (32.509%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.607    -0.755    mod_baud_rate_generator/clk_out1
    SLICE_X85Y99         FDRE                                         r  mod_baud_rate_generator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.614 r  mod_baud_rate_generator/count_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.444    mod_baud_rate_generator/count_reg[7]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.399 r  mod_baud_rate_generator/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.399    mod_baud_rate_generator/count[4]_i_2_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.284 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.283    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.229 r  mod_baud_rate_generator/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.229    mod_baud_rate_generator/count_reg[8]_i_1_n_7
    SLICE_X85Y100        FDRE                                         r  mod_baud_rate_generator/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.873    -0.717    mod_baud_rate_generator/clk_out1
    SLICE_X85Y100        FDRE                                         r  mod_baud_rate_generator/count_reg[8]/C
                         clock pessimism              0.228    -0.489    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105    -0.384    mod_baud_rate_generator/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mod_baud_rate_generator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.157%)  route 0.171ns (31.843%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.607    -0.755    mod_baud_rate_generator/clk_out1
    SLICE_X85Y99         FDRE                                         r  mod_baud_rate_generator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.614 r  mod_baud_rate_generator/count_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.444    mod_baud_rate_generator/count_reg[7]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.399 r  mod_baud_rate_generator/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.399    mod_baud_rate_generator/count[4]_i_2_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.284 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.283    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.218 r  mod_baud_rate_generator/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.218    mod_baud_rate_generator/count_reg[8]_i_1_n_5
    SLICE_X85Y100        FDRE                                         r  mod_baud_rate_generator/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.873    -0.717    mod_baud_rate_generator/clk_out1
    SLICE_X85Y100        FDRE                                         r  mod_baud_rate_generator/count_reg[10]/C
                         clock pessimism              0.228    -0.489    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105    -0.384    mod_baud_rate_generator/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mod_uart_rx/b_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_interface/data_b_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.055%)  route 0.172ns (54.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.608    -0.754    mod_uart_rx/clk_out1
    SLICE_X86Y98         FDRE                                         r  mod_uart_rx/b_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.613 r  mod_uart_rx/b_current_reg[0]/Q
                         net (fo=3, routed)           0.172    -0.441    mod_interface/data_a_current_reg[7]_1[0]
    SLICE_X84Y98         FDRE                                         r  mod_interface/data_b_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_interface/clk_out1
    SLICE_X84Y98         FDRE                                         r  mod_interface/data_b_current_reg[0]/C
                         clock pessimism             -0.006    -0.717    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.085    -0.632    mod_interface/data_b_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mod_baud_rate_generator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.574%)  route 0.171ns (30.426%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.607    -0.755    mod_baud_rate_generator/clk_out1
    SLICE_X85Y99         FDRE                                         r  mod_baud_rate_generator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.614 r  mod_baud_rate_generator/count_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.444    mod_baud_rate_generator/count_reg[7]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.399 r  mod_baud_rate_generator/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.399    mod_baud_rate_generator/count[4]_i_2_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.284 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.283    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.193 r  mod_baud_rate_generator/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    mod_baud_rate_generator/count_reg[8]_i_1_n_4
    SLICE_X85Y100        FDRE                                         r  mod_baud_rate_generator/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.873    -0.717    mod_baud_rate_generator/clk_out1
    SLICE_X85Y100        FDRE                                         r  mod_baud_rate_generator/count_reg[11]/C
                         clock pessimism              0.228    -0.489    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105    -0.384    mod_baud_rate_generator/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mod_baud_rate_generator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.574%)  route 0.171ns (30.426%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.607    -0.755    mod_baud_rate_generator/clk_out1
    SLICE_X85Y99         FDRE                                         r  mod_baud_rate_generator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.614 r  mod_baud_rate_generator/count_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.444    mod_baud_rate_generator/count_reg[7]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.399 r  mod_baud_rate_generator/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.399    mod_baud_rate_generator/count[4]_i_2_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.284 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.283    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.193 r  mod_baud_rate_generator/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.193    mod_baud_rate_generator/count_reg[8]_i_1_n_6
    SLICE_X85Y100        FDRE                                         r  mod_baud_rate_generator/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.873    -0.717    mod_baud_rate_generator/clk_out1
    SLICE_X85Y100        FDRE                                         r  mod_baud_rate_generator/count_reg[9]/C
                         clock pessimism              0.228    -0.489    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105    -0.384    mod_baud_rate_generator/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mod_uart_rx/b_current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_interface/data_op_current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.258%)  route 0.134ns (48.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.606    -0.756    mod_uart_rx/clk_out1
    SLICE_X83Y96         FDRE                                         r  mod_uart_rx/b_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  mod_uart_rx/b_current_reg[4]/Q
                         net (fo=4, routed)           0.134    -0.481    mod_interface/data_a_current_reg[7]_1[4]
    SLICE_X83Y97         FDRE                                         r  mod_interface/data_op_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_interface/clk_out1
    SLICE_X83Y97         FDRE                                         r  mod_interface/data_op_current_reg[4]/C
                         clock pessimism             -0.028    -0.739    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.066    -0.673    mod_interface/data_op_current_reg[4]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mod_uart_rx/b_current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_interface/data_op_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.885%)  route 0.142ns (50.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.606    -0.756    mod_uart_rx/clk_out1
    SLICE_X83Y96         FDRE                                         r  mod_uart_rx/b_current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  mod_uart_rx/b_current_reg[6]/Q
                         net (fo=4, routed)           0.142    -0.473    mod_interface/data_a_current_reg[7]_1[6]
    SLICE_X83Y97         FDRE                                         r  mod_interface/data_op_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_interface/clk_out1
    SLICE_X83Y97         FDRE                                         r  mod_interface/data_op_current_reg[6]/C
                         clock pessimism             -0.028    -0.739    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.072    -0.667    mod_interface/data_op_current_reg[6]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mod_uart_rx/b_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_interface/data_a_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.200%)  route 0.140ns (49.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.606    -0.756    mod_uart_rx/clk_out1
    SLICE_X83Y96         FDRE                                         r  mod_uart_rx/b_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  mod_uart_rx/b_current_reg[3]/Q
                         net (fo=4, routed)           0.140    -0.475    mod_interface/data_a_current_reg[7]_1[3]
    SLICE_X82Y97         FDRE                                         r  mod_interface/data_a_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_interface/clk_out1
    SLICE_X82Y97         FDRE                                         r  mod_interface/data_a_current_reg[3]/C
                         clock pessimism             -0.028    -0.739    
    SLICE_X82Y97         FDRE (Hold_fdre_C_D)         0.070    -0.669    mod_interface/data_a_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mod_baud_rate_generator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.394ns (69.735%)  route 0.171ns (30.265%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.607    -0.755    mod_baud_rate_generator/clk_out1
    SLICE_X85Y99         FDRE                                         r  mod_baud_rate_generator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.614 r  mod_baud_rate_generator/count_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.444    mod_baud_rate_generator/count_reg[7]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.399 r  mod_baud_rate_generator/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.399    mod_baud_rate_generator/count[4]_i_2_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.284 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.283    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.244 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.244    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.190 r  mod_baud_rate_generator/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.190    mod_baud_rate_generator/count_reg[12]_i_1_n_7
    SLICE_X85Y101        FDRE                                         r  mod_baud_rate_generator/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.873    -0.717    mod_baud_rate_generator/clk_out1
    SLICE_X85Y101        FDRE                                         r  mod_baud_rate_generator/count_reg[12]/C
                         clock pessimism              0.228    -0.489    
    SLICE_X85Y101        FDRE (Hold_fdre_C_D)         0.105    -0.384    mod_baud_rate_generator/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mod_interface/alu_res_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_uart_tx/b_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.028%)  route 0.140ns (42.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.606    -0.756    mod_interface/clk_out1
    SLICE_X85Y96         FDRE                                         r  mod_interface/alu_res_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  mod_interface/alu_res_current_reg[5]/Q
                         net (fo=1, routed)           0.140    -0.475    mod_uart_tx/Q[5]
    SLICE_X87Y95         LUT3 (Prop_lut3_I2_O)        0.045    -0.430 r  mod_uart_tx/b_current[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.430    mod_uart_tx/b_next[5]
    SLICE_X87Y95         FDRE                                         r  mod_uart_tx/b_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_uart_tx/clk_out1
    SLICE_X87Y95         FDRE                                         r  mod_uart_tx/b_current_reg[5]/C
                         clock pessimism             -0.006    -0.717    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.092    -0.625    mod_uart_tx/b_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X85Y98    mod_baud_rate_generator/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X85Y100   mod_baud_rate_generator/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X85Y100   mod_baud_rate_generator/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X85Y101   mod_baud_rate_generator/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X85Y101   mod_baud_rate_generator/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X85Y101   mod_baud_rate_generator/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X85Y101   mod_baud_rate_generator/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X85Y102   mod_baud_rate_generator/count_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y98    mod_baud_rate_generator/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y98    mod_baud_rate_generator/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y100   mod_baud_rate_generator/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y100   mod_baud_rate_generator/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y100   mod_baud_rate_generator/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y100   mod_baud_rate_generator/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y101   mod_baud_rate_generator/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y101   mod_baud_rate_generator/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y101   mod_baud_rate_generator/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y101   mod_baud_rate_generator/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y98    mod_baud_rate_generator/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y98    mod_baud_rate_generator/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y100   mod_baud_rate_generator/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y100   mod_baud_rate_generator/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y100   mod_baud_rate_generator/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y100   mod_baud_rate_generator/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y101   mod_baud_rate_generator/count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y101   mod_baud_rate_generator/count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y101   mod_baud_rate_generator/count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X85Y101   mod_baud_rate_generator/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_state_cw_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_state_cw
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.870ns  (logic 3.991ns (67.995%)  route 1.879ns (32.005%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE                         0.000     0.000 r  reset_state_cw_reg_reg/C
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reset_state_cw_reg_reg/Q
                         net (fo=1, routed)           1.879     2.335    reset_state_cw_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.870 r  reset_state_cw_OBUF_inst/O
                         net (fo=0)                   0.000     5.870    reset_state_cw
    K15                                                               r  reset_state_cw (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_state_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_state
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.702ns  (logic 3.976ns (69.740%)  route 1.725ns (30.260%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE                         0.000     0.000 r  reset_state_reg_reg/C
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reset_state_reg_reg/Q
                         net (fo=1, routed)           1.725     2.181    reset_state_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     5.702 r  reset_state_OBUF_inst/O
                         net (fo=0)                   0.000     5.702    reset_state
    H17                                                               r  reset_state (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_state_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.219ns  (logic 1.477ns (45.864%)  route 1.743ns (54.136%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=71, routed)          1.743     3.219    reset_IBUF
    SLICE_X0Y109         FDRE                                         r  reset_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cw
                            (input port)
  Destination:            reset_state_cw_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.851ns  (logic 1.486ns (52.118%)  route 1.365ns (47.882%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset_cw (IN)
                         net (fo=0)                   0.000     0.000    reset_cw
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_cw_IBUF_inst/O
                         net (fo=2, routed)           1.365     2.851    reset_cw_IBUF
    SLICE_X0Y109         FDRE                                         r  reset_state_cw_reg_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cw
                            (input port)
  Destination:            reset_state_cw_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.254ns (30.939%)  route 0.566ns (69.061%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset_cw (IN)
                         net (fo=0)                   0.000     0.000    reset_cw
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  reset_cw_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.820    reset_cw_IBUF
    SLICE_X0Y109         FDRE                                         r  reset_state_cw_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_state_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.244ns (25.350%)  route 0.720ns (74.650%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=71, routed)          0.720     0.964    reset_IBUF
    SLICE_X0Y109         FDRE                                         r  reset_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_state_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_state
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.362ns (79.451%)  route 0.352ns (20.549%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE                         0.000     0.000 r  reset_state_reg_reg/C
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reset_state_reg_reg/Q
                         net (fo=1, routed)           0.352     0.493    reset_state_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.715 r  reset_state_OBUF_inst/O
                         net (fo=0)                   0.000     1.715    reset_state
    H17                                                               r  reset_state (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_state_cw_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_state_cw
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.377ns (76.388%)  route 0.426ns (23.612%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE                         0.000     0.000 r  reset_state_cw_reg_reg/C
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reset_state_cw_reg_reg/Q
                         net (fo=1, routed)           0.426     0.567    reset_state_cw_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.803 r  reset_state_cw_OBUF_inst/O
                         net (fo=0)                   0.000     1.803    reset_state_cw
    K15                                                               r  reset_state_cw (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mod_uart_tx/tx_current_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.739ns  (logic 4.011ns (59.523%)  route 2.728ns (40.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.732    -3.796    mod_uart_tx/clk_out1
    SLICE_X87Y94         FDSE                                         r  mod_uart_tx/tx_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDSE (Prop_fdse_C_Q)         0.456    -3.340 r  mod_uart_tx/tx_current_reg/Q
                         net (fo=1, routed)           2.728    -0.613    o_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     2.943 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.943    o_tx
    D4                                                                r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mod_uart_tx/tx_current_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.397ns (63.419%)  route 0.806ns (36.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.607    -0.755    mod_uart_tx/clk_out1
    SLICE_X87Y94         FDSE                                         r  mod_uart_tx/tx_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDSE (Prop_fdse_C_Q)         0.141    -0.614 r  mod_uart_tx/tx_current_reg/Q
                         net (fo=1, routed)           0.806     0.192    o_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     1.448 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.448    o_tx
    D4                                                                r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    instance_name/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     7.822 f  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     8.382    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.411 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     9.239    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -3.422    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_interface/tx_start_current_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.903ns  (logic 1.601ns (23.188%)  route 5.302ns (76.812%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=71, routed)          5.302     6.779    mod_interface/reset_IBUF
    SLICE_X88Y95         LUT3 (Prop_lut3_I2_O)        0.124     6.903 r  mod_interface/tx_start_current_i_1/O
                         net (fo=1, routed)           0.000     6.903    mod_interface/tx_start_current_i_1_n_0
    SLICE_X88Y95         FDRE                                         r  mod_interface/tx_start_current_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.612    -3.337    mod_interface/clk_out1
    SLICE_X88Y95         FDRE                                         r  mod_interface/tx_start_current_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/n_current_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.523ns  (logic 1.477ns (22.636%)  route 5.047ns (77.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=71, routed)          5.047     6.523    mod_uart_rx/reset_IBUF
    SLICE_X86Y93         FDRE                                         r  mod_uart_rx/n_current_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.612    -3.337    mod_uart_rx/clk_out1
    SLICE_X86Y93         FDRE                                         r  mod_uart_rx/n_current_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/n_current_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.523ns  (logic 1.477ns (22.636%)  route 5.047ns (77.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=71, routed)          5.047     6.523    mod_uart_rx/reset_IBUF
    SLICE_X86Y93         FDRE                                         r  mod_uart_rx/n_current_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.612    -3.337    mod_uart_rx/clk_out1
    SLICE_X86Y93         FDRE                                         r  mod_uart_rx/n_current_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/n_current_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.523ns  (logic 1.477ns (22.636%)  route 5.047ns (77.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=71, routed)          5.047     6.523    mod_uart_rx/reset_IBUF
    SLICE_X86Y93         FDRE                                         r  mod_uart_rx/n_current_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.612    -3.337    mod_uart_rx/clk_out1
    SLICE_X86Y93         FDRE                                         r  mod_uart_rx/n_current_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.519ns  (logic 1.477ns (22.651%)  route 5.042ns (77.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=71, routed)          5.042     6.519    mod_uart_rx/reset_IBUF
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.612    -3.337    mod_uart_rx/clk_out1
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.519ns  (logic 1.477ns (22.651%)  route 5.042ns (77.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=71, routed)          5.042     6.519    mod_uart_rx/reset_IBUF
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.612    -3.337    mod_uart_rx/clk_out1
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.519ns  (logic 1.477ns (22.651%)  route 5.042ns (77.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=71, routed)          5.042     6.519    mod_uart_rx/reset_IBUF
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.612    -3.337    mod_uart_rx/clk_out1
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.519ns  (logic 1.477ns (22.651%)  route 5.042ns (77.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=71, routed)          5.042     6.519    mod_uart_rx/reset_IBUF
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.612    -3.337    mod_uart_rx/clk_out1
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_interface/alu_res_current_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.369ns  (logic 1.477ns (23.185%)  route 4.892ns (76.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=71, routed)          4.892     6.369    mod_interface/reset_IBUF
    SLICE_X86Y95         FDRE                                         r  mod_interface/alu_res_current_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.612    -3.337    mod_interface/clk_out1
    SLICE_X86Y95         FDRE                                         r  mod_interface/alu_res_current_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_tx/b_current_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.364ns  (logic 1.477ns (23.201%)  route 4.888ns (76.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=71, routed)          4.888     6.364    mod_uart_tx/reset_IBUF
    SLICE_X87Y95         FDRE                                         r  mod_uart_tx/b_current_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         1.612    -3.337    mod_uart_tx/clk_out1
    SLICE_X87Y95         FDRE                                         r  mod_uart_tx/b_current_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.302ns (22.610%)  route 1.035ns (77.390%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.035     1.293    mod_uart_rx/i_rx_IBUF
    SLICE_X87Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.338 r  mod_uart_rx/s_current[0]_i_1/O
                         net (fo=1, routed)           0.000     1.338    mod_uart_rx/s_current[0]_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_uart_rx/clk_out1
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.305ns (22.783%)  route 1.035ns (77.217%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.035     1.293    mod_uart_rx/i_rx_IBUF
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.048     1.341 r  mod_uart_rx/s_current[1]_i_1/O
                         net (fo=1, routed)           0.000     1.341    mod_uart_rx/s_current[1]_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_uart_rx/clk_out1
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.302ns (21.748%)  route 1.088ns (78.252%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.088     1.346    mod_uart_rx/i_rx_IBUF
    SLICE_X87Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.391 r  mod_uart_rx/s_current[2]_i_1/O
                         net (fo=1, routed)           0.000     1.391    mod_uart_rx/s_current[2]_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_uart_rx/clk_out1
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[2]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/b_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.257ns (17.791%)  route 1.190ns (82.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.190     1.447    mod_uart_rx/i_rx_IBUF
    SLICE_X86Y96         FDRE                                         r  mod_uart_rx/b_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_uart_rx/clk_out1
    SLICE_X86Y96         FDRE                                         r  mod_uart_rx/b_current_reg[7]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.302ns (20.468%)  route 1.175ns (79.532%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.175     1.433    mod_uart_rx/i_rx_IBUF
    SLICE_X87Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.478 r  mod_uart_rx/s_current[3]_i_2/O
                         net (fo=1, routed)           0.000     1.478    mod_uart_rx/s_current[3]_i_2_n_0
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_uart_rx/clk_out1
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[3]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/FSM_sequential_state_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.800ns  (logic 0.344ns (19.139%)  route 1.455ns (80.861%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.299     1.556    mod_uart_rx/i_rx_IBUF
    SLICE_X88Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.601 r  mod_uart_rx/FSM_sequential_state_current[1]_i_2/O
                         net (fo=2, routed)           0.156     1.758    mod_uart_rx/FSM_sequential_state_current[1]_i_2_n_0
    SLICE_X89Y93         LUT4 (Prop_lut4_I2_O)        0.042     1.800 r  mod_uart_rx/FSM_sequential_state_current[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    mod_uart_rx/FSM_sequential_state_current[1]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  mod_uart_rx/FSM_sequential_state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_uart_rx/clk_out1
    SLICE_X89Y93         FDRE                                         r  mod_uart_rx/FSM_sequential_state_current_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/FSM_sequential_state_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.347ns (19.273%)  route 1.455ns (80.727%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.299     1.556    mod_uart_rx/i_rx_IBUF
    SLICE_X88Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.601 r  mod_uart_rx/FSM_sequential_state_current[1]_i_2/O
                         net (fo=2, routed)           0.156     1.758    mod_uart_rx/FSM_sequential_state_current[1]_i_2_n_0
    SLICE_X89Y93         LUT4 (Prop_lut4_I2_O)        0.045     1.803 r  mod_uart_rx/FSM_sequential_state_current[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    mod_uart_rx/FSM_sequential_state_current[0]_i_1_n_0
    SLICE_X89Y93         FDRE                                         r  mod_uart_rx/FSM_sequential_state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_uart_rx/clk_out1
    SLICE_X89Y93         FDRE                                         r  mod_uart_rx/FSM_sequential_state_current_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.809ns  (logic 0.302ns (16.721%)  route 1.506ns (83.279%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.351     1.609    mod_uart_rx/i_rx_IBUF
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.654 r  mod_uart_rx/s_current[3]_i_1/O
                         net (fo=4, routed)           0.155     1.809    mod_uart_rx/s_next
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_uart_rx/clk_out1
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.809ns  (logic 0.302ns (16.721%)  route 1.506ns (83.279%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.351     1.609    mod_uart_rx/i_rx_IBUF
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.654 r  mod_uart_rx/s_current[3]_i_1/O
                         net (fo=4, routed)           0.155     1.809    mod_uart_rx/s_next
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_uart_rx/clk_out1
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.809ns  (logic 0.302ns (16.721%)  route 1.506ns (83.279%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.351     1.609    mod_uart_rx/i_rx_IBUF
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.654 r  mod_uart_rx/s_current[3]_i_1/O
                         net (fo=4, routed)           0.155     1.809    mod_uart_rx/s_next
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=103, routed)         0.879    -0.711    mod_uart_rx/clk_out1
    SLICE_X87Y93         FDRE                                         r  mod_uart_rx/s_current_reg[2]/C





