// Seed: 66088871
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output logic id_4
);
  assign id_4 = id_3 + 1;
  assign id_4 = id_0;
endmodule
