##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for debugOut_IntClock
		4.3::Critical Path Report for t_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (debugOut_IntClock:R vs. debugOut_IntClock:R)
		5.3::Critical Path Report for (t_clk:R vs. t_clk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock_1                     | Frequency: 56.64 MHz  | Target: 4.00 MHz   | 
Clock: CyHFCLK                     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                       | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                       | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK                     | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1                   | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK                    | N/A                   | Target: 24.00 MHz  | 
Clock: I2CVuggesystem_SCBCLK       | N/A                   | Target: 1.60 MHz   | 
Clock: I2CVuggesystem_SCBCLK(FFB)  | N/A                   | Target: 1.60 MHz   | 
Clock: debugOut_IntClock           | Frequency: 44.56 MHz  | Target: 0.92 MHz   | 
Clock: sensorI2C_SCBCLK            | N/A                   | Target: 8.00 MHz   | 
Clock: sensorI2C_SCBCLK(FFB)       | N/A                   | Target: 8.00 MHz   | 
Clock: t_clk                       | Frequency: 56.65 MHz  | Target: 0.04 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            250000           232345      N/A              N/A         N/A              N/A         N/A              N/A         
debugOut_IntClock  debugOut_IntClock  1.08333e+006     1060893     N/A              N/A         N/A              N/A         N/A              N/A         
t_clk              t_clk              2.5e+007         24982348    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase     
------------  ------------  -------------------  
PWM_A(0)_PAD  25778         Clock_1:R            
PWM_B(0)_PAD  24759         Clock_1:R            
Tx_1(0)_PAD   28166         debugOut_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 56.64 MHz | Target: 4.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 232345p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 238480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  232345  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2285   6135  232345  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for debugOut_IntClock
***********************************************
Clock: debugOut_IntClock
Frequency: 44.56 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_1\/q
Path End       : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060893p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10920
-------------------------------------   ----- 
End-of-path arrival time (ps)           10920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_1\/q                      macrocell15     1250   1250  1060893  RISE       1
\debugOut:BUART:counter_load_not\/main_0           macrocell12     4070   5320  1060893  RISE       1
\debugOut:BUART:counter_load_not\/q                macrocell12     3350   8670  1060893  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2250  10920  1060893  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3              0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for t_clk
***********************************
Clock: t_clk
Frequency: 56.65 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \loopTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \loopTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \loopTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 24982348p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (t_clk:R#1 vs. t_clk:R#2)   25000000
- Setup time                                 -11520
----------------------------------------   -------- 
End-of-path required time (ps)             24988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\loopTimer:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell4              0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\loopTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell4   3850   3850  24982348  RISE       1
\loopTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell4   2282   6132  24982348  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\loopTimer:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell4              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 232345p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 238480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  232345  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2285   6135  232345  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1


5.2::Critical Path Report for (debugOut_IntClock:R vs. debugOut_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_1\/q
Path End       : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060893p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10920
-------------------------------------   ----- 
End-of-path arrival time (ps)           10920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_1\/q                      macrocell15     1250   1250  1060893  RISE       1
\debugOut:BUART:counter_load_not\/main_0           macrocell12     4070   5320  1060893  RISE       1
\debugOut:BUART:counter_load_not\/q                macrocell12     3350   8670  1060893  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2250  10920  1060893  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3              0      0  RISE       1


5.3::Critical Path Report for (t_clk:R vs. t_clk:R)
***************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \loopTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \loopTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \loopTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 24982348p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (t_clk:R#1 vs. t_clk:R#2)   25000000
- Setup time                                 -11520
----------------------------------------   -------- 
End-of-path required time (ps)             24988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\loopTimer:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell4              0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\loopTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell4   3850   3850  24982348  RISE       1
\loopTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell4   2282   6132  24982348  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\loopTimer:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell4              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 232345p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 238480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  232345  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2285   6135  232345  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 233536p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 238480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell11     1250   1250  233536  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3694   4944  233536  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2533/main_3
Capture Clock  : Net_2533/clock_0
Path slack     : 237218p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  237218  RISE       1
Net_2533/main_3                     macrocell2      3592   9272  237218  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2533/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:db_cnt_0\/main_7
Capture Clock  : \PWM:PWMUDB:db_cnt_0\/clock_0
Path slack     : 237218p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  237218  RISE       1
\PWM:PWMUDB:db_cnt_0\/main_7        macrocell6      3592   9272  237218  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_0\/clock_0                             macrocell6                 0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2522/main_3
Capture Clock  : Net_2522/clock_0
Path slack     : 237231p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9259
-------------------------------------   ---- 
End-of-path arrival time (ps)           9259
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  237218  RISE       1
Net_2522/main_3                     macrocell1      3579   9259  237231  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2522/clock_0                                          macrocell1                 0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:db_cnt_1\/main_7
Capture Clock  : \PWM:PWMUDB:db_cnt_1\/clock_0
Path slack     : 237231p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9259
-------------------------------------   ---- 
End-of-path arrival time (ps)           9259
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  237218  RISE       1
\PWM:PWMUDB:db_cnt_1\/main_7        macrocell7      3579   9259  237231  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_1\/clock_0                             macrocell7                 0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 237231p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9259
-------------------------------------   ---- 
End-of-path arrival time (ps)           9259
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  237218  RISE       1
\PWM:PWMUDB:pwm_db_reg\/main_1      macrocell10     3579   9259  237231  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:pwm_db_reg\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 237383p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9107
-------------------------------------   ---- 
End-of-path arrival time (ps)           9107
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell1   5680   5680  237218  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/main_5  macrocell9      3427   9107  237383  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell9                 0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 237398p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9092
-------------------------------------   ---- 
End-of-path arrival time (ps)           9092
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell1   5680   5680  237218  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/main_5  macrocell8      3412   9092  237398  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell8                 0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 239808p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1               0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  239808  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell11    4102   6682  239808  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:db_ph1_run_temp\/clk_en
Capture Clock  : \PWM:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 240468p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1               0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  239808  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/clk_en     macrocell8     4852   7432  240468  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell8                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:db_ph2_run_temp\/clk_en
Capture Clock  : \PWM:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 240468p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1               0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  239808  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/clk_en     macrocell9     4852   7432  240468  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell9                 0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 240468p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1               0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  239808  RISE       1
\PWM:PWMUDB:runmode_enable\/clk_en      macrocell11    4852   7432  240468  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_2522/clk_en
Capture Clock  : Net_2522/clock_0
Path slack     : 240469p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1               0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  239808  RISE       1
Net_2522/clk_en                         macrocell1     4851   7431  240469  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2522/clock_0                                          macrocell1                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_2533/clk_en
Capture Clock  : Net_2533/clock_0
Path slack     : 240469p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1               0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  239808  RISE       1
Net_2533/clk_en                         macrocell2     4851   7431  240469  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2533/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:db_cnt_0\/clk_en
Capture Clock  : \PWM:PWMUDB:db_cnt_0\/clock_0
Path slack     : 240469p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1               0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  239808  RISE       1
\PWM:PWMUDB:db_cnt_0\/clk_en            macrocell6     4851   7431  240469  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_0\/clock_0                             macrocell6                 0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:db_cnt_1\/clk_en
Capture Clock  : \PWM:PWMUDB:db_cnt_1\/clock_0
Path slack     : 240469p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1               0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  239808  RISE       1
\PWM:PWMUDB:db_cnt_1\/clk_en            macrocell7     4851   7431  240469  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_1\/clock_0                             macrocell7                 0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:genblk7:dbctrlreg\/clk_en
Capture Clock  : \PWM:PWMUDB:genblk7:dbctrlreg\/clock
Path slack     : 240469p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1               0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  239808  RISE       1
\PWM:PWMUDB:genblk7:dbctrlreg\/clk_en   controlcell2   4851   7431  240469  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk7:dbctrlreg\/clock                      controlcell2               0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:pwm_db_reg\/clk_en
Capture Clock  : \PWM:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 240469p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1               0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  239808  RISE       1
\PWM:PWMUDB:pwm_db_reg\/clk_en          macrocell10    4851   7431  240469  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:pwm_db_reg\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 240469p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1               0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1    2580   2580  239808  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clk_en        datapathcell1   4851   7431  240469  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1              0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_2522/main_0
Capture Clock  : Net_2522/clock_0
Path slack     : 241551p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  233536  RISE       1
Net_2522/main_0                macrocell1    3689   4939  241551  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2522/clock_0                                          macrocell1                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:db_cnt_1\/main_0
Capture Clock  : \PWM:PWMUDB:db_cnt_1\/clock_0
Path slack     : 241551p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  233536  RISE       1
\PWM:PWMUDB:db_cnt_1\/main_0   macrocell7    3689   4939  241551  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_1\/clock_0                             macrocell7                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 241551p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q   macrocell11   1250   1250  233536  RISE       1
\PWM:PWMUDB:pwm_db_reg\/main_0  macrocell10   3689   4939  241551  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:pwm_db_reg\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 241558p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell11   1250   1250  233536  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/main_0  macrocell9    3682   4932  241558  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell9                 0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_2533/main_0
Capture Clock  : Net_2533/clock_0
Path slack     : 241559p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  233536  RISE       1
Net_2533/main_0                macrocell2    3681   4931  241559  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2533/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:db_cnt_0\/main_0
Capture Clock  : \PWM:PWMUDB:db_cnt_0\/clock_0
Path slack     : 241559p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  233536  RISE       1
\PWM:PWMUDB:db_cnt_0\/main_0   macrocell6    3681   4931  241559  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_0\/clock_0                             macrocell6                 0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk7:dbctrlreg\/control_0
Path End       : \PWM:PWMUDB:db_cnt_0\/main_4
Capture Clock  : \PWM:PWMUDB:db_cnt_0\/clock_0
Path slack     : 241574p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk7:dbctrlreg\/clock                      controlcell2               0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk7:dbctrlreg\/control_0  controlcell2   2580   2580  241574  RISE       1
\PWM:PWMUDB:db_cnt_0\/main_4              macrocell6     2336   4916  241574  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_0\/clock_0                             macrocell6                 0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk7:dbctrlreg\/control_1
Path End       : \PWM:PWMUDB:db_cnt_1\/main_4
Capture Clock  : \PWM:PWMUDB:db_cnt_1\/clock_0
Path slack     : 241600p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk7:dbctrlreg\/clock                      controlcell2               0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk7:dbctrlreg\/control_1  controlcell2   2580   2580  241600  RISE       1
\PWM:PWMUDB:db_cnt_1\/main_4              macrocell7     2310   4890  241600  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_1\/clock_0                             macrocell7                 0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:pwm_db_reg\/q
Path End       : Net_2522/main_1
Capture Clock  : Net_2522/clock_0
Path slack     : 241658p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:pwm_db_reg\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:pwm_db_reg\/q  macrocell10   1250   1250  241658  RISE       1
Net_2522/main_1            macrocell1    3582   4832  241658  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2522/clock_0                                          macrocell1                 0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:pwm_db_reg\/q
Path End       : \PWM:PWMUDB:db_cnt_1\/main_1
Capture Clock  : \PWM:PWMUDB:db_cnt_1\/clock_0
Path slack     : 241658p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:pwm_db_reg\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:pwm_db_reg\/q     macrocell10   1250   1250  241658  RISE       1
\PWM:PWMUDB:db_cnt_1\/main_1  macrocell7    3582   4832  241658  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_1\/clock_0                             macrocell7                 0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:pwm_db_reg\/q
Path End       : Net_2533/main_1
Capture Clock  : Net_2533/clock_0
Path slack     : 241658p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:pwm_db_reg\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:pwm_db_reg\/q  macrocell10   1250   1250  241658  RISE       1
Net_2533/main_1            macrocell2    3582   4832  241658  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2533/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:pwm_db_reg\/q
Path End       : \PWM:PWMUDB:db_cnt_0\/main_1
Capture Clock  : \PWM:PWMUDB:db_cnt_0\/clock_0
Path slack     : 241658p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:pwm_db_reg\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:pwm_db_reg\/q     macrocell10   1250   1250  241658  RISE       1
\PWM:PWMUDB:db_cnt_0\/main_1  macrocell6    3582   4832  241658  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_0\/clock_0                             macrocell6                 0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:pwm_db_reg\/q
Path End       : \PWM:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 241794p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:pwm_db_reg\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:pwm_db_reg\/q            macrocell10   1250   1250  241658  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/main_1  macrocell8    3446   4696  241794  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell8                 0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:pwm_db_reg\/q
Path End       : \PWM:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 241839p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:pwm_db_reg\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:pwm_db_reg\/q            macrocell10   1250   1250  241658  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/main_1  macrocell9    3401   4651  241839  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell9                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_cnt_0\/q
Path End       : \PWM:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 241866p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_0\/clock_0                             macrocell6                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_cnt_0\/q              macrocell6    1250   1250  241866  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/main_4  macrocell8    3374   4624  241866  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell8                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_cnt_0\/q
Path End       : \PWM:PWMUDB:db_cnt_1\/main_6
Capture Clock  : \PWM:PWMUDB:db_cnt_1\/clock_0
Path slack     : 241868p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_0\/clock_0                             macrocell6                 0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_cnt_0\/q       macrocell6    1250   1250  241866  RISE       1
\PWM:PWMUDB:db_cnt_1\/main_6  macrocell7    3372   4622  241868  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_1\/clock_0                             macrocell7                 0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_cnt_0\/q
Path End       : \PWM:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 241871p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_0\/clock_0                             macrocell6                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_cnt_0\/q              macrocell6    1250   1250  241866  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/main_4  macrocell9    3369   4619  241871  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell9                 0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_cnt_1\/q
Path End       : \PWM:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 241872p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_1\/clock_0                             macrocell7                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_cnt_1\/q              macrocell7    1250   1250  241872  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/main_3  macrocell8    3368   4618  241872  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell8                 0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_cnt_1\/q
Path End       : \PWM:PWMUDB:db_cnt_1\/main_5
Capture Clock  : \PWM:PWMUDB:db_cnt_1\/clock_0
Path slack     : 241875p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_1\/clock_0                             macrocell7                 0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_cnt_1\/q       macrocell7    1250   1250  241872  RISE       1
\PWM:PWMUDB:db_cnt_1\/main_5  macrocell7    3365   4615  241875  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_1\/clock_0                             macrocell7                 0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_cnt_1\/q
Path End       : \PWM:PWMUDB:db_cnt_0\/main_5
Capture Clock  : \PWM:PWMUDB:db_cnt_0\/clock_0
Path slack     : 241877p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_1\/clock_0                             macrocell7                 0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_cnt_1\/q       macrocell7    1250   1250  241872  RISE       1
\PWM:PWMUDB:db_cnt_0\/main_5  macrocell6    3363   4613  241877  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_0\/clock_0                             macrocell6                 0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 241994p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell11   1250   1250  233536  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/main_0  macrocell8    3246   4496  241994  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell8                 0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 242143p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell9                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_ph2_run_temp\/q       macrocell9    1250   1250  242143  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/main_2  macrocell9    3097   4347  242143  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell9                 0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_2522/main_2
Capture Clock  : Net_2522/clock_0
Path slack     : 242144p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell9                 0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_ph2_run_temp\/q  macrocell9    1250   1250  242143  RISE       1
Net_2522/main_2                 macrocell1    3096   4346  242144  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2522/clock_0                                          macrocell1                 0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM:PWMUDB:db_cnt_1\/main_3
Capture Clock  : \PWM:PWMUDB:db_cnt_1\/clock_0
Path slack     : 242144p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell9                 0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_ph2_run_temp\/q  macrocell9    1250   1250  242143  RISE       1
\PWM:PWMUDB:db_cnt_1\/main_3    macrocell7    3096   4346  242144  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_1\/clock_0                             macrocell7                 0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_cnt_1\/q
Path End       : \PWM:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 242144p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_1\/clock_0                             macrocell7                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_cnt_1\/q              macrocell7    1250   1250  241872  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/main_3  macrocell9    3096   4346  242144  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell9                 0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_cnt_0\/q
Path End       : \PWM:PWMUDB:db_cnt_0\/main_6
Capture Clock  : \PWM:PWMUDB:db_cnt_0\/clock_0
Path slack     : 242155p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_0\/clock_0                             macrocell6                 0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_cnt_0\/q       macrocell6    1250   1250  241866  RISE       1
\PWM:PWMUDB:db_cnt_0\/main_6  macrocell6    3085   4335  242155  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_0\/clock_0                             macrocell6                 0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_2533/main_2
Capture Clock  : Net_2533/clock_0
Path slack     : 242175p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell8                 0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_ph1_run_temp\/q  macrocell8    1250   1250  242175  RISE       1
Net_2533/main_2                 macrocell2    3065   4315  242175  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_2533/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM:PWMUDB:db_cnt_0\/main_2
Capture Clock  : \PWM:PWMUDB:db_cnt_0\/clock_0
Path slack     : 242175p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell8                 0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_ph1_run_temp\/q  macrocell8    1250   1250  242175  RISE       1
\PWM:PWMUDB:db_cnt_0\/main_2    macrocell6    3065   4315  242175  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_0\/clock_0                             macrocell6                 0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 242176p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell8                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_ph1_run_temp\/q       macrocell8    1250   1250  242175  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/main_2  macrocell8    3064   4314  242176  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell8                 0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM:PWMUDB:db_cnt_0\/main_3
Capture Clock  : \PWM:PWMUDB:db_cnt_0\/clock_0
Path slack     : 242269p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell9                 0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_ph2_run_temp\/q  macrocell9    1250   1250  242143  RISE       1
\PWM:PWMUDB:db_cnt_0\/main_3    macrocell6    2971   4221  242269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_0\/clock_0                             macrocell6                 0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM:PWMUDB:db_cnt_1\/main_2
Capture Clock  : \PWM:PWMUDB:db_cnt_1\/clock_0
Path slack     : 242297p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell8                 0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:db_ph1_run_temp\/q  macrocell8    1250   1250  242175  RISE       1
\PWM:PWMUDB:db_cnt_1\/main_2    macrocell7    2943   4193  242297  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\PWM:PWMUDB:db_cnt_1\/clock_0                             macrocell7                 0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_1\/q
Path End       : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060893p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10920
-------------------------------------   ----- 
End-of-path arrival time (ps)           10920
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_1\/q                      macrocell15     1250   1250  1060893  RISE       1
\debugOut:BUART:counter_load_not\/main_0           macrocell12     4070   5320  1060893  RISE       1
\debugOut:BUART:counter_load_not\/q                macrocell12     3350   8670  1060893  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2250  10920  1060893  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3              0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \debugOut:BUART:sTX:TxSts\/status_0
Capture Clock  : \debugOut:BUART:sTX:TxSts\/clock
Path slack     : 1064335p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17429
-------------------------------------   ----- 
End-of-path arrival time (ps)           17429
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:TxShifter:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1064335  RISE       1
\debugOut:BUART:tx_status_0\/main_3                 macrocell17     6544  11824  1064335  RISE       1
\debugOut:BUART:tx_status_0\/q                      macrocell17     3350  15174  1064335  RISE       1
\debugOut:BUART:sTX:TxSts\/status_0                 statusicell1    2254  17429  1064335  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:TxSts\/clock                          statusicell1               0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \debugOut:BUART:txn\/main_3
Capture Clock  : \debugOut:BUART:txn\/clock_0
Path slack     : 1070296p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9528
-------------------------------------   ---- 
End-of-path arrival time (ps)           9528
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:TxShifter:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  1070296  RISE       1
\debugOut:BUART:txn\/main_3                macrocell19     2248   9528  1070296  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:txn\/clock_0                              macrocell19                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \debugOut:BUART:tx_state_0\/main_3
Capture Clock  : \debugOut:BUART:tx_state_0\/clock_0
Path slack     : 1070462p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9361
-------------------------------------   ---- 
End-of-path arrival time (ps)           9361
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:TxShifter:u0\/clock                   datapathcell2              0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1064335  RISE       1
\debugOut:BUART:tx_state_0\/main_3                  macrocell14     4081   9361  1070462  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_0\/clock_0                       macrocell14                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_1\/q
Path End       : \debugOut:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \debugOut:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071196p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5848
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_1\/q                macrocell15     1250   1250  1060893  RISE       1
\debugOut:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4598   5848  1071196  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:TxShifter:u0\/clock                   datapathcell2              0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_0\/q
Path End       : \debugOut:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \debugOut:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071723p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_0\/clock_0                       macrocell14                0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_0\/q                macrocell14     1250   1250  1061289  RISE       1
\debugOut:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   4071   5321  1071723  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:TxShifter:u0\/clock                   datapathcell2              0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugOut:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \debugOut:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072905p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3   1000   1000  1062090  RISE       1
\debugOut:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   3138   4138  1072905  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:TxShifter:u0\/clock                   datapathcell2              0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugOut:BUART:txn\/main_5
Capture Clock  : \debugOut:BUART:txn\/clock_0
Path slack     : 1073144p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6679
-------------------------------------   ---- 
End-of-path arrival time (ps)           6679
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3   1000   1000  1073144  RISE       1
\debugOut:BUART:txn\/main_5                      macrocell19     5679   6679  1073144  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:txn\/clock_0                              macrocell19                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_0\/q
Path End       : \debugOut:BUART:txn\/main_2
Capture Clock  : \debugOut:BUART:txn\/clock_0
Path slack     : 1073964p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5859
-------------------------------------   ---- 
End-of-path arrival time (ps)           5859
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_0\/clock_0                       macrocell14                0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_0\/q  macrocell14   1250   1250  1061289  RISE       1
\debugOut:BUART:txn\/main_2    macrocell19   4609   5859  1073964  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:txn\/clock_0                              macrocell19                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_1\/q
Path End       : \debugOut:BUART:tx_bitclk\/main_0
Capture Clock  : \debugOut:BUART:tx_bitclk\/clock_0
Path slack     : 1074503p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_1\/q      macrocell15   1250   1250  1060893  RISE       1
\debugOut:BUART:tx_bitclk\/main_0  macrocell13   4070   5320  1074503  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_1\/q
Path End       : \debugOut:BUART:tx_state_0\/main_0
Capture Clock  : \debugOut:BUART:tx_state_0\/clock_0
Path slack     : 1074503p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_1\/q       macrocell15   1250   1250  1060893  RISE       1
\debugOut:BUART:tx_state_0\/main_0  macrocell14   4070   5320  1074503  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_0\/clock_0                       macrocell14                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugOut:BUART:tx_state_1\/main_4
Capture Clock  : \debugOut:BUART:tx_state_1\/clock_0
Path slack     : 1074576p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3   1000   1000  1073144  RISE       1
\debugOut:BUART:tx_state_1\/main_4               macrocell15     4247   5247  1074576  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugOut:BUART:tx_state_2\/main_4
Capture Clock  : \debugOut:BUART:tx_state_2\/clock_0
Path slack     : 1074576p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3   1000   1000  1073144  RISE       1
\debugOut:BUART:tx_state_2\/main_4               macrocell16     4247   5247  1074576  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_2\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_0\/q
Path End       : \debugOut:BUART:tx_bitclk\/main_1
Capture Clock  : \debugOut:BUART:tx_bitclk\/clock_0
Path slack     : 1074899p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_0\/clock_0                       macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_0\/q      macrocell14   1250   1250  1061289  RISE       1
\debugOut:BUART:tx_bitclk\/main_1  macrocell13   3674   4924  1074899  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_0\/q
Path End       : \debugOut:BUART:tx_state_0\/main_1
Capture Clock  : \debugOut:BUART:tx_state_0\/clock_0
Path slack     : 1074899p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_0\/clock_0                       macrocell14                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_0\/q       macrocell14   1250   1250  1061289  RISE       1
\debugOut:BUART:tx_state_0\/main_1  macrocell14   3674   4924  1074899  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_0\/clock_0                       macrocell14                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_0\/q
Path End       : \debugOut:BUART:tx_state_1\/main_1
Capture Clock  : \debugOut:BUART:tx_state_1\/clock_0
Path slack     : 1074910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_0\/clock_0                       macrocell14                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_0\/q       macrocell14   1250   1250  1061289  RISE       1
\debugOut:BUART:tx_state_1\/main_1  macrocell15   3664   4914  1074910  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_0\/q
Path End       : \debugOut:BUART:tx_state_2\/main_1
Capture Clock  : \debugOut:BUART:tx_state_2\/clock_0
Path slack     : 1074910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_0\/clock_0                       macrocell14                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_0\/q       macrocell14   1250   1250  1061289  RISE       1
\debugOut:BUART:tx_state_2\/main_1  macrocell16   3664   4914  1074910  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_2\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_1\/q
Path End       : \debugOut:BUART:txn\/main_1
Capture Clock  : \debugOut:BUART:txn\/clock_0
Path slack     : 1075146p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_1\/q  macrocell15   1250   1250  1060893  RISE       1
\debugOut:BUART:txn\/main_1    macrocell19   3427   4677  1075146  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:txn\/clock_0                              macrocell19                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_1\/q
Path End       : \debugOut:BUART:tx_state_1\/main_0
Capture Clock  : \debugOut:BUART:tx_state_1\/clock_0
Path slack     : 1075149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_1\/q       macrocell15   1250   1250  1060893  RISE       1
\debugOut:BUART:tx_state_1\/main_0  macrocell15   3425   4675  1075149  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_1\/q
Path End       : \debugOut:BUART:tx_state_2\/main_0
Capture Clock  : \debugOut:BUART:tx_state_2\/clock_0
Path slack     : 1075149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_1\/q       macrocell15   1250   1250  1060893  RISE       1
\debugOut:BUART:tx_state_2\/main_0  macrocell16   3425   4675  1075149  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_2\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_bitclk\/q
Path End       : \debugOut:BUART:txn\/main_6
Capture Clock  : \debugOut:BUART:txn\/clock_0
Path slack     : 1075598p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_bitclk\/q  macrocell13   1250   1250  1075598  RISE       1
\debugOut:BUART:txn\/main_6   macrocell19   2976   4226  1075598  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:txn\/clock_0                              macrocell19                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_bitclk\/q
Path End       : \debugOut:BUART:tx_state_1\/main_5
Capture Clock  : \debugOut:BUART:tx_state_1\/clock_0
Path slack     : 1075601p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075598  RISE       1
\debugOut:BUART:tx_state_1\/main_5  macrocell15   2972   4222  1075601  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_bitclk\/q
Path End       : \debugOut:BUART:tx_state_2\/main_5
Capture Clock  : \debugOut:BUART:tx_state_2\/clock_0
Path slack     : 1075601p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075598  RISE       1
\debugOut:BUART:tx_state_2\/main_5  macrocell16   2972   4222  1075601  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_2\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugOut:BUART:tx_state_1\/main_2
Capture Clock  : \debugOut:BUART:tx_state_1\/clock_0
Path slack     : 1075688p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3   1000   1000  1062090  RISE       1
\debugOut:BUART:tx_state_1\/main_2               macrocell15     3135   4135  1075688  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugOut:BUART:tx_state_2\/main_2
Capture Clock  : \debugOut:BUART:tx_state_2\/clock_0
Path slack     : 1075688p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3   1000   1000  1062090  RISE       1
\debugOut:BUART:tx_state_2\/main_2               macrocell16     3135   4135  1075688  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_2\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugOut:BUART:tx_bitclk\/main_2
Capture Clock  : \debugOut:BUART:tx_bitclk\/clock_0
Path slack     : 1075700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3   1000   1000  1062090  RISE       1
\debugOut:BUART:tx_bitclk\/main_2                macrocell13     3124   4124  1075700  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugOut:BUART:tx_state_0\/main_2
Capture Clock  : \debugOut:BUART:tx_state_0\/clock_0
Path slack     : 1075700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugOut:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3   1000   1000  1062090  RISE       1
\debugOut:BUART:tx_state_0\/main_2               macrocell14     3124   4124  1075700  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_0\/clock_0                       macrocell14                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_bitclk\/q
Path End       : \debugOut:BUART:tx_state_0\/main_5
Capture Clock  : \debugOut:BUART:tx_state_0\/clock_0
Path slack     : 1075722p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075598  RISE       1
\debugOut:BUART:tx_state_0\/main_5  macrocell14   2852   4102  1075722  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_0\/clock_0                       macrocell14                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_2\/q
Path End       : \debugOut:BUART:txn\/main_4
Capture Clock  : \debugOut:BUART:txn\/clock_0
Path slack     : 1075739p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_2\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_2\/q  macrocell16   1250   1250  1062133  RISE       1
\debugOut:BUART:txn\/main_4    macrocell19   2835   4085  1075739  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:txn\/clock_0                              macrocell19                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_2\/q
Path End       : \debugOut:BUART:tx_state_1\/main_3
Capture Clock  : \debugOut:BUART:tx_state_1\/clock_0
Path slack     : 1075739p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_2\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_2\/q       macrocell16   1250   1250  1062133  RISE       1
\debugOut:BUART:tx_state_1\/main_3  macrocell15   2834   4084  1075739  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_1\/clock_0                       macrocell15                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_2\/q
Path End       : \debugOut:BUART:tx_state_2\/main_3
Capture Clock  : \debugOut:BUART:tx_state_2\/clock_0
Path slack     : 1075739p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_2\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_2\/q       macrocell16   1250   1250  1062133  RISE       1
\debugOut:BUART:tx_state_2\/main_3  macrocell16   2834   4084  1075739  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_2\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_2\/q
Path End       : \debugOut:BUART:tx_bitclk\/main_3
Capture Clock  : \debugOut:BUART:tx_bitclk\/clock_0
Path slack     : 1075742p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_2\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_2\/q      macrocell16   1250   1250  1062133  RISE       1
\debugOut:BUART:tx_bitclk\/main_3  macrocell13   2831   4081  1075742  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:tx_state_2\/q
Path End       : \debugOut:BUART:tx_state_0\/main_4
Capture Clock  : \debugOut:BUART:tx_state_0\/clock_0
Path slack     : 1075742p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_2\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:tx_state_2\/q       macrocell16   1250   1250  1062133  RISE       1
\debugOut:BUART:tx_state_0\/main_4  macrocell14   2831   4081  1075742  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:tx_state_0\/clock_0                       macrocell14                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugOut:BUART:txn\/q
Path End       : \debugOut:BUART:txn\/main_0
Capture Clock  : \debugOut:BUART:txn\/clock_0
Path slack     : 1076339p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (debugOut_IntClock:R#1 vs. debugOut_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:txn\/clock_0                              macrocell19                0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\debugOut:BUART:txn\/q       macrocell19   1250   1250  1076339  RISE       1
\debugOut:BUART:txn\/main_0  macrocell19   2235   3485  1076339  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\debugOut:BUART:txn\/clock_0                              macrocell19                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \loopTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \loopTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \loopTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 24982348p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (t_clk:R#1 vs. t_clk:R#2)   25000000
- Setup time                                 -11520
----------------------------------------   -------- 
End-of-path required time (ps)             24988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\loopTimer:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell4              0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\loopTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell4   3850   3850  24982348  RISE       1
\loopTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell4   2282   6132  24982348  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\loopTimer:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell4              0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \loopTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \loopTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \loopTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 24982464p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (t_clk:R#1 vs. t_clk:R#2)   25000000
- Setup time                                 -11520
----------------------------------------   -------- 
End-of-path required time (ps)             24988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6016
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\loopTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3               0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\loopTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  24982464  RISE       1
\loopTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell4   3436   6016  24982464  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\loopTimer:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell4              0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \loopTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \loopTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \loopTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 24985625p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (t_clk:R#1 vs. t_clk:R#2)   25000000
- Setup time                                  -1570
----------------------------------------   -------- 
End-of-path required time (ps)             24998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12805
-------------------------------------   ----- 
End-of-path arrival time (ps)           12805
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\loopTimer:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell4              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\loopTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell4   3850   3850  24982348  RISE       1
\loopTimer:TimerUDB:status_tc\/main_1        macrocell20     3353   7203  24985625  RISE       1
\loopTimer:TimerUDB:status_tc\/q             macrocell20     3350  10553  24985625  RISE       1
\loopTimer:TimerUDB:rstSts:stsreg\/status_0  statusicell2    2252  12805  24985625  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\loopTimer:TimerUDB:rstSts:stsreg\/clock                  statusicell2               0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \loopTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_2925/main_1
Capture Clock  : Net_2925/clock_0
Path slack     : 24989299p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (t_clk:R#1 vs. t_clk:R#2)   25000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7191
-------------------------------------   ---- 
End-of-path arrival time (ps)           7191
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\loopTimer:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell4              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\loopTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell4   3850   3850  24982348  RISE       1
Net_2925/main_1                              macrocell3      3341   7191  24989299  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Net_2925/clock_0                                          macrocell3                 0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \loopTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_2925/main_0
Capture Clock  : Net_2925/clock_0
Path slack     : 24991348p

Capture Clock Arrival Time                        0
+ Clock path delay                                0
+ Cycle adjust (t_clk:R#1 vs. t_clk:R#2)   25000000
- Setup time                                  -3510
----------------------------------------   -------- 
End-of-path required time (ps)             24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
\loopTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3               0      0  RISE       1

Data path
pin name                                                 model name    delay     AT     slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\loopTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  24982464  RISE       1
Net_2925/main_0                                          macrocell3     2562   5142  24991348  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_2                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_2                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_2                               m0s8clockgenblockcell      0      0  RISE       1
Net_2925/clock_0                                          macrocell3                 0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

