C:/Users/phili/Desktop/Git/vhdl/Tutorial/test_1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/phili/Desktop/Git/vhdl/Tutorial/test_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity OR_ent
-- Compiling architecture OR_arch of OR_ent
-- Compiling architecture OR_beh of OR_ent
-- Loading entity OR_ent

} {} {}}
