<stg><name>mlp_dance3</name>


<trans_list>

<trans id="276" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="2" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="2" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="2" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="!0"/>
<literal name="staged_3" val="!1"/>
<literal name="staged_3" val="!2"/>
<literal name="staged_3" val="!3"/>
<literal name="staged_3" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="7" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="8" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="10" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="17" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
:0 %buffer_0_0_0546 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_0_0_0546"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:1 %buffer_0_1_0547 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_0_1_0547"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:2 %buffer_0_2_0548 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_0_2_0548"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:3 %buffer_0_3_0549 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_0_3_0549"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:4 %buffer_0_4_0550 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_0_4_0550"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:5 %buffer_0_5_0551 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_0_5_0551"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:6 %buffer_0_6_0552 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_0_6_0552"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:7 %buffer_0_7_0553 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_0_7_0553"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:8 %buffer_1_0_025 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_1_0_025"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:9 %buffer_1_1_026 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_1_1_026"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:10 %buffer_1_2_027 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_1_2_027"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:11 %weights_1_0_0_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_0_0_01"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:12 %weights_1_0_1_02 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_0_1_02"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:13 %weights_1_0_2_03 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_0_2_03"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:14 %weights_1_1_0_04 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_1_0_04"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:15 %weights_1_1_1_05 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_1_1_05"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:16 %weights_1_1_2_06 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_1_2_06"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:17 %weights_1_2_0_07 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_2_0_07"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:18 %weights_1_2_1_08 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_2_1_08"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:19 %weights_1_2_2_09 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_2_2_09"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:20 %weights_1_3_0_010 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_3_0_010"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
:21 %weights_1_3_1_011 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_3_1_011"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:22 %weights_1_3_2_012 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_3_2_012"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:23 %weights_1_4_0_013 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_4_0_013"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:24 %weights_1_4_1_014 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_4_1_014"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:25 %weights_1_4_2_015 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_4_2_015"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:26 %weights_1_5_0_016 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_5_0_016"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:27 %weights_1_5_1_017 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_5_1_017"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:28 %weights_1_5_2_018 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_5_2_018"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:29 %weights_1_6_0_019 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_6_0_019"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:30 %weights_1_6_1_020 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_6_1_020"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
:31 %weights_1_6_2_021 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_6_2_021"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
:32 %weights_1_7_0_022 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_7_0_022"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
:33 %weights_1_7_1_023 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_7_1_023"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
:34 %weights_1_7_2_024 = alloca i32 1

]]></Node>
<StgValue><ssdm name="weights_1_7_2_024"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
:35 %staged = alloca i32 1

]]></Node>
<StgValue><ssdm name="staged"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:36 %buffer_1_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_1_0_1_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:37 %buffer_1_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_1_1_1_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:38 %buffer_1_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_1_2_1_loc"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:39 %buffer_0_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_0_0_1_loc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:40 %buffer_0_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_0_1_1_loc"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
:41 %buffer_0_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_0_2_1_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:42 %buffer_0_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_0_3_1_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:43 %buffer_0_4_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_0_4_1_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
:44 %buffer_0_5_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_0_5_1_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
:45 %buffer_0_6_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_0_6_1_loc"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
:46 %buffer_0_7_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_0_7_1_loc"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
:47 %weights_1_0_0_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_0_0_2_loc"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
:48 %weights_1_0_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_0_1_2_loc"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:49 %weights_1_0_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_0_2_2_loc"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
:50 %weights_1_1_0_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_1_0_2_loc"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:51 %weights_1_1_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_1_1_2_loc"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
:52 %weights_1_1_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_1_2_2_loc"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
:53 %weights_1_2_0_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_2_0_2_loc"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:54 %weights_1_2_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_2_1_2_loc"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
:55 %weights_1_2_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_2_2_2_loc"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
:56 %weights_1_3_0_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_3_0_2_loc"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:57 %weights_1_3_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_3_1_2_loc"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
:58 %weights_1_3_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_3_2_2_loc"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
:59 %weights_1_4_0_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_4_0_2_loc"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
:60 %weights_1_4_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_4_1_2_loc"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
:61 %weights_1_4_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_4_2_2_loc"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
:62 %weights_1_5_0_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_5_0_2_loc"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
:63 %weights_1_5_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_5_1_2_loc"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
:64 %weights_1_5_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_5_2_2_loc"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
:65 %weights_1_6_0_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_6_0_2_loc"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
:66 %weights_1_6_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_6_1_2_loc"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
:67 %weights_1_6_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_6_2_2_loc"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
:68 %weights_1_7_0_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_7_0_2_loc"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
:69 %weights_1_7_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_7_1_2_loc"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
:70 %weights_1_7_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_7_2_2_loc"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:71 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S_AXIS_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:74 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %S_AXIS_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_AXIS_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:76 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %M_AXIS_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
:77 %input = alloca i64 1

]]></Node>
<StgValue><ssdm name="input"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
:78 %weights_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
:79 %bias_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80 %store_ln42 = store i32 0, i32 %staged

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:81 %br_ln42 = br void

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %staged_3 = load i32 %staged

]]></Node>
<StgValue><ssdm name="staged_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
:1 %loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin

]]></Node>
<StgValue><ssdm name="loop_begin"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
:3 %switch_ln44 = switch i32 %staged_3, void %.loopexit61, i32 0, void %.preheader7.preheader.preheader, i32 1, void %.loopexit, i32 2, void, i32 3, void %.preheader3.preheader, i32 4, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="switch_ln44"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:0 %buffer_0_0_0546_load = load i32 %buffer_0_0_0546

]]></Node>
<StgValue><ssdm name="buffer_0_0_0546_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:1 %buffer_0_1_0547_load = load i32 %buffer_0_1_0547

]]></Node>
<StgValue><ssdm name="buffer_0_1_0547_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:2 %buffer_0_2_0548_load = load i32 %buffer_0_2_0548

]]></Node>
<StgValue><ssdm name="buffer_0_2_0548_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:3 %buffer_0_3_0549_load = load i32 %buffer_0_3_0549

]]></Node>
<StgValue><ssdm name="buffer_0_3_0549_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:4 %buffer_0_4_0550_load = load i32 %buffer_0_4_0550

]]></Node>
<StgValue><ssdm name="buffer_0_4_0550_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:5 %buffer_0_5_0551_load = load i32 %buffer_0_5_0551

]]></Node>
<StgValue><ssdm name="buffer_0_5_0551_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:6 %buffer_0_6_0552_load = load i32 %buffer_0_6_0552

]]></Node>
<StgValue><ssdm name="buffer_0_6_0552_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:7 %buffer_0_7_0553_load = load i32 %buffer_0_7_0553

]]></Node>
<StgValue><ssdm name="buffer_0_7_0553_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
.preheader2.preheader:35 %call_ln0 = call void @mlp_dance3_Pipeline_layer0, i32 %buffer_0_7_0553_load, i32 %buffer_0_6_0552_load, i32 %buffer_0_5_0551_load, i32 %buffer_0_4_0550_load, i32 %buffer_0_3_0549_load, i32 %buffer_0_2_0548_load, i32 %buffer_0_1_0547_load, i32 %buffer_0_0_0546_load, i32 %input, i32 %weights_0, i32 %bias_0, i32 %buffer_0_7_1_loc, i32 %buffer_0_6_1_loc, i32 %buffer_0_5_1_loc, i32 %buffer_0_4_1_loc, i32 %buffer_0_3_1_loc, i32 %buffer_0_2_1_loc, i32 %buffer_0_1_1_loc, i32 %buffer_0_0_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0 %empty_24 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader3.preheader:1 %call_ln0 = call void @mlp_dance3_Pipeline_retrieve_inputs, i64 %S_AXIS_V, i32 %input

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:24 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader7.preheader.preheader:25 %call_ln0 = call void @mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2, i32 %weights_0, i64 %S_AXIS_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="118" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
.preheader2.preheader:35 %call_ln0 = call void @mlp_dance3_Pipeline_layer0, i32 %buffer_0_7_0553_load, i32 %buffer_0_6_0552_load, i32 %buffer_0_5_0551_load, i32 %buffer_0_4_0550_load, i32 %buffer_0_3_0549_load, i32 %buffer_0_2_0548_load, i32 %buffer_0_1_0547_load, i32 %buffer_0_0_0546_load, i32 %input, i32 %weights_0, i32 %bias_0, i32 %buffer_0_7_1_loc, i32 %buffer_0_6_1_loc, i32 %buffer_0_5_1_loc, i32 %buffer_0_4_1_loc, i32 %buffer_0_3_1_loc, i32 %buffer_0_2_1_loc, i32 %buffer_0_1_1_loc, i32 %buffer_0_0_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:8 %buffer_1_0_025_load = load i32 %buffer_1_0_025

]]></Node>
<StgValue><ssdm name="buffer_1_0_025_load"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:9 %buffer_1_1_026_load = load i32 %buffer_1_1_026

]]></Node>
<StgValue><ssdm name="buffer_1_1_026_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:10 %buffer_1_2_027_load = load i32 %buffer_1_2_027

]]></Node>
<StgValue><ssdm name="buffer_1_2_027_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:11 %weights_1_0_0_01_load = load i32 %weights_1_0_0_01

]]></Node>
<StgValue><ssdm name="weights_1_0_0_01_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:12 %weights_1_0_1_02_load = load i32 %weights_1_0_1_02

]]></Node>
<StgValue><ssdm name="weights_1_0_1_02_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:13 %weights_1_0_2_03_load = load i32 %weights_1_0_2_03

]]></Node>
<StgValue><ssdm name="weights_1_0_2_03_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:14 %weights_1_1_0_04_load = load i32 %weights_1_1_0_04

]]></Node>
<StgValue><ssdm name="weights_1_1_0_04_load"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:15 %weights_1_1_1_05_load = load i32 %weights_1_1_1_05

]]></Node>
<StgValue><ssdm name="weights_1_1_1_05_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:16 %weights_1_1_2_06_load = load i32 %weights_1_1_2_06

]]></Node>
<StgValue><ssdm name="weights_1_1_2_06_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:17 %weights_1_2_0_07_load = load i32 %weights_1_2_0_07

]]></Node>
<StgValue><ssdm name="weights_1_2_0_07_load"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:18 %weights_1_2_1_08_load = load i32 %weights_1_2_1_08

]]></Node>
<StgValue><ssdm name="weights_1_2_1_08_load"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:19 %weights_1_2_2_09_load = load i32 %weights_1_2_2_09

]]></Node>
<StgValue><ssdm name="weights_1_2_2_09_load"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:20 %weights_1_3_0_010_load = load i32 %weights_1_3_0_010

]]></Node>
<StgValue><ssdm name="weights_1_3_0_010_load"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:21 %weights_1_3_1_011_load = load i32 %weights_1_3_1_011

]]></Node>
<StgValue><ssdm name="weights_1_3_1_011_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:22 %weights_1_3_2_012_load = load i32 %weights_1_3_2_012

]]></Node>
<StgValue><ssdm name="weights_1_3_2_012_load"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:23 %weights_1_4_0_013_load = load i32 %weights_1_4_0_013

]]></Node>
<StgValue><ssdm name="weights_1_4_0_013_load"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:24 %weights_1_4_1_014_load = load i32 %weights_1_4_1_014

]]></Node>
<StgValue><ssdm name="weights_1_4_1_014_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:25 %weights_1_4_2_015_load = load i32 %weights_1_4_2_015

]]></Node>
<StgValue><ssdm name="weights_1_4_2_015_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:26 %weights_1_5_0_016_load = load i32 %weights_1_5_0_016

]]></Node>
<StgValue><ssdm name="weights_1_5_0_016_load"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:27 %weights_1_5_1_017_load = load i32 %weights_1_5_1_017

]]></Node>
<StgValue><ssdm name="weights_1_5_1_017_load"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:28 %weights_1_5_2_018_load = load i32 %weights_1_5_2_018

]]></Node>
<StgValue><ssdm name="weights_1_5_2_018_load"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:29 %weights_1_6_0_019_load = load i32 %weights_1_6_0_019

]]></Node>
<StgValue><ssdm name="weights_1_6_0_019_load"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:30 %weights_1_6_1_020_load = load i32 %weights_1_6_1_020

]]></Node>
<StgValue><ssdm name="weights_1_6_1_020_load"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:31 %weights_1_6_2_021_load = load i32 %weights_1_6_2_021

]]></Node>
<StgValue><ssdm name="weights_1_6_2_021_load"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:32 %weights_1_7_0_022_load = load i32 %weights_1_7_0_022

]]></Node>
<StgValue><ssdm name="weights_1_7_0_022_load"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:33 %weights_1_7_1_023_load = load i32 %weights_1_7_1_023

]]></Node>
<StgValue><ssdm name="weights_1_7_1_023_load"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader:34 %weights_1_7_2_024_load = load i32 %weights_1_7_2_024

]]></Node>
<StgValue><ssdm name="weights_1_7_2_024_load"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.preheader:36 %buffer_0_7_1_loc_load = load i32 %buffer_0_7_1_loc

]]></Node>
<StgValue><ssdm name="buffer_0_7_1_loc_load"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.preheader:37 %buffer_0_6_1_loc_load = load i32 %buffer_0_6_1_loc

]]></Node>
<StgValue><ssdm name="buffer_0_6_1_loc_load"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.preheader:38 %buffer_0_5_1_loc_load = load i32 %buffer_0_5_1_loc

]]></Node>
<StgValue><ssdm name="buffer_0_5_1_loc_load"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.preheader:39 %buffer_0_4_1_loc_load = load i32 %buffer_0_4_1_loc

]]></Node>
<StgValue><ssdm name="buffer_0_4_1_loc_load"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.preheader:40 %buffer_0_3_1_loc_load = load i32 %buffer_0_3_1_loc

]]></Node>
<StgValue><ssdm name="buffer_0_3_1_loc_load"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.preheader:41 %buffer_0_2_1_loc_load = load i32 %buffer_0_2_1_loc

]]></Node>
<StgValue><ssdm name="buffer_0_2_1_loc_load"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.preheader:42 %buffer_0_1_1_loc_load = load i32 %buffer_0_1_1_loc

]]></Node>
<StgValue><ssdm name="buffer_0_1_1_loc_load"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.preheader:43 %buffer_0_0_1_loc_load = load i32 %buffer_0_0_1_loc

]]></Node>
<StgValue><ssdm name="buffer_0_0_1_loc_load"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32">
<![CDATA[
.preheader2.preheader:44 %call_ln0 = call void @mlp_dance3_Pipeline_layer1, i32 %buffer_1_2_027_load, i32 %buffer_1_1_026_load, i32 %buffer_1_0_025_load, i32 %weights_1_0_0_01_load, i32 %weights_1_0_1_02_load, i32 %weights_1_0_2_03_load, i32 %weights_1_1_0_04_load, i32 %weights_1_1_1_05_load, i32 %weights_1_1_2_06_load, i32 %weights_1_2_0_07_load, i32 %weights_1_2_1_08_load, i32 %weights_1_2_2_09_load, i32 %weights_1_3_0_010_load, i32 %weights_1_3_1_011_load, i32 %weights_1_3_2_012_load, i32 %weights_1_4_0_013_load, i32 %weights_1_4_1_014_load, i32 %weights_1_4_2_015_load, i32 %weights_1_5_0_016_load, i32 %weights_1_5_1_017_load, i32 %weights_1_5_2_018_load, i32 %weights_1_6_0_019_load, i32 %weights_1_6_1_020_load, i32 %weights_1_6_2_021_load, i32 %weights_1_7_0_022_load, i32 %weights_1_7_1_023_load, i32 %weights_1_7_2_024_load, i32 %buffer_0_0_1_loc_load, i32 %buffer_0_1_1_loc_load, i32 %buffer_0_2_1_loc_load, i32 %buffer_0_3_1_loc_load, i32 %buffer_0_4_1_loc_load, i32 %buffer_0_5_1_loc_load, i32 %buffer_0_6_1_loc_load, i32 %buffer_0_7_1_loc_load, i32 %buffer_1_2_1_loc, i32 %buffer_1_1_1_loc, i32 %buffer_1_0_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.preheader:48 %empty_25 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader2.preheader:53 %store_ln0 = store i32 %buffer_0_7_1_loc_load, i32 %buffer_0_7_0553

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader2.preheader:54 %store_ln0 = store i32 %buffer_0_6_1_loc_load, i32 %buffer_0_6_0552

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader2.preheader:55 %store_ln0 = store i32 %buffer_0_5_1_loc_load, i32 %buffer_0_5_0551

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader2.preheader:56 %store_ln0 = store i32 %buffer_0_4_1_loc_load, i32 %buffer_0_4_0550

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader2.preheader:57 %store_ln0 = store i32 %buffer_0_3_1_loc_load, i32 %buffer_0_3_0549

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader2.preheader:58 %store_ln0 = store i32 %buffer_0_2_1_loc_load, i32 %buffer_0_2_0548

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader2.preheader:59 %store_ln0 = store i32 %buffer_0_1_1_loc_load, i32 %buffer_0_1_0547

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader2.preheader:60 %store_ln0 = store i32 %buffer_0_0_1_loc_load, i32 %buffer_0_0_0546

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="164" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32">
<![CDATA[
.preheader2.preheader:44 %call_ln0 = call void @mlp_dance3_Pipeline_layer1, i32 %buffer_1_2_027_load, i32 %buffer_1_1_026_load, i32 %buffer_1_0_025_load, i32 %weights_1_0_0_01_load, i32 %weights_1_0_1_02_load, i32 %weights_1_0_2_03_load, i32 %weights_1_1_0_04_load, i32 %weights_1_1_1_05_load, i32 %weights_1_1_2_06_load, i32 %weights_1_2_0_07_load, i32 %weights_1_2_1_08_load, i32 %weights_1_2_2_09_load, i32 %weights_1_3_0_010_load, i32 %weights_1_3_1_011_load, i32 %weights_1_3_2_012_load, i32 %weights_1_4_0_013_load, i32 %weights_1_4_1_014_load, i32 %weights_1_4_2_015_load, i32 %weights_1_5_0_016_load, i32 %weights_1_5_1_017_load, i32 %weights_1_5_2_018_load, i32 %weights_1_6_0_019_load, i32 %weights_1_6_1_020_load, i32 %weights_1_6_2_021_load, i32 %weights_1_7_0_022_load, i32 %weights_1_7_1_023_load, i32 %weights_1_7_2_024_load, i32 %buffer_0_0_1_loc_load, i32 %buffer_0_1_1_loc_load, i32 %buffer_0_2_1_loc_load, i32 %buffer_0_3_1_loc_load, i32 %buffer_0_4_1_loc_load, i32 %buffer_0_5_1_loc_load, i32 %buffer_0_6_1_loc_load, i32 %buffer_0_7_1_loc_load, i32 %buffer_1_2_1_loc, i32 %buffer_1_1_1_loc, i32 %buffer_1_0_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.preheader:45 %buffer_1_2_1_loc_load = load i32 %buffer_1_2_1_loc

]]></Node>
<StgValue><ssdm name="buffer_1_2_1_loc_load"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.preheader:46 %buffer_1_1_1_loc_load = load i32 %buffer_1_1_1_loc

]]></Node>
<StgValue><ssdm name="buffer_1_1_1_loc_load"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.preheader:47 %buffer_1_0_1_loc_load = load i32 %buffer_1_0_1_loc

]]></Node>
<StgValue><ssdm name="buffer_1_0_1_loc_load"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="64" op_5_bw="0">
<![CDATA[
.preheader2.preheader:49 %call_ln0 = call void @mlp_dance3_Pipeline_output, i32 %buffer_1_0_1_loc_load, i32 %buffer_1_1_1_loc_load, i32 %buffer_1_2_1_loc_load, i64 %M_AXIS_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader2.preheader:50 %store_ln0 = store i32 %buffer_1_2_1_loc_load, i32 %buffer_1_2_027

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader2.preheader:51 %store_ln0 = store i32 %buffer_1_1_1_loc_load, i32 %buffer_1_1_026

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader2.preheader:52 %store_ln0 = store i32 %buffer_1_0_1_loc_load, i32 %buffer_1_0_025

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="172" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="64" op_5_bw="0">
<![CDATA[
.preheader2.preheader:49 %call_ln0 = call void @mlp_dance3_Pipeline_output, i32 %buffer_1_0_1_loc_load, i32 %buffer_1_1_1_loc_load, i32 %buffer_1_2_1_loc_load, i64 %M_AXIS_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:61 %br_ln0 = br void %.loopexit61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="174" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader3.preheader:1 %call_ln0 = call void @mlp_dance3_Pipeline_retrieve_inputs, i64 %S_AXIS_V, i32 %input

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:2 %br_ln0 = br void %.loopexit61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="176" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %S_AXIS_V_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %S_AXIS_V

]]></Node>
<StgValue><ssdm name="S_AXIS_V_read"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="64">
<![CDATA[
:1 %trunc_ln145 = trunc i64 %S_AXIS_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
:2 %in_data = bitcast i32 %trunc_ln145

]]></Node>
<StgValue><ssdm name="in_data"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %S_AXIS_V_read, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="23" op_0_bw="64">
<![CDATA[
:4 %trunc_ln137 = trunc i64 %S_AXIS_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %icmp_ln137 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6 %icmp_ln137_1 = icmp_eq  i23 %trunc_ln137, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln137_1"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %tmp_1 = fcmp_oeq  i32 %in_data, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="184" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %or_ln137 = or i1 %icmp_ln137_1, i1 %icmp_ln137

]]></Node>
<StgValue><ssdm name="or_ln137"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %tmp_1 = fcmp_oeq  i32 %in_data, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %and_ln137 = and i1 %or_ln137, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln137"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %select_ln142 = select i1 %and_ln137, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="select_ln142"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln142 = br void %.loopexit61

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="189" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader7.preheader.preheader:25 %call_ln0 = call void @mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2, i32 %weights_0, i64 %S_AXIS_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:26 %empty_20 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:0 %weights_1_0_0_01_load_1 = load i32 %weights_1_0_0_01

]]></Node>
<StgValue><ssdm name="weights_1_0_0_01_load_1"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:1 %weights_1_0_1_02_load_1 = load i32 %weights_1_0_1_02

]]></Node>
<StgValue><ssdm name="weights_1_0_1_02_load_1"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:2 %weights_1_0_2_03_load_1 = load i32 %weights_1_0_2_03

]]></Node>
<StgValue><ssdm name="weights_1_0_2_03_load_1"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:3 %weights_1_1_0_04_load_1 = load i32 %weights_1_1_0_04

]]></Node>
<StgValue><ssdm name="weights_1_1_0_04_load_1"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:4 %weights_1_1_1_05_load_1 = load i32 %weights_1_1_1_05

]]></Node>
<StgValue><ssdm name="weights_1_1_1_05_load_1"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:5 %weights_1_1_2_06_load_1 = load i32 %weights_1_1_2_06

]]></Node>
<StgValue><ssdm name="weights_1_1_2_06_load_1"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:6 %weights_1_2_0_07_load_1 = load i32 %weights_1_2_0_07

]]></Node>
<StgValue><ssdm name="weights_1_2_0_07_load_1"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:7 %weights_1_2_1_08_load_1 = load i32 %weights_1_2_1_08

]]></Node>
<StgValue><ssdm name="weights_1_2_1_08_load_1"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:8 %weights_1_2_2_09_load_1 = load i32 %weights_1_2_2_09

]]></Node>
<StgValue><ssdm name="weights_1_2_2_09_load_1"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:9 %weights_1_3_0_010_load_1 = load i32 %weights_1_3_0_010

]]></Node>
<StgValue><ssdm name="weights_1_3_0_010_load_1"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:10 %weights_1_3_1_011_load_1 = load i32 %weights_1_3_1_011

]]></Node>
<StgValue><ssdm name="weights_1_3_1_011_load_1"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:11 %weights_1_3_2_012_load_1 = load i32 %weights_1_3_2_012

]]></Node>
<StgValue><ssdm name="weights_1_3_2_012_load_1"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:12 %weights_1_4_0_013_load_1 = load i32 %weights_1_4_0_013

]]></Node>
<StgValue><ssdm name="weights_1_4_0_013_load_1"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:13 %weights_1_4_1_014_load_1 = load i32 %weights_1_4_1_014

]]></Node>
<StgValue><ssdm name="weights_1_4_1_014_load_1"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:14 %weights_1_4_2_015_load_1 = load i32 %weights_1_4_2_015

]]></Node>
<StgValue><ssdm name="weights_1_4_2_015_load_1"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:15 %weights_1_5_0_016_load_1 = load i32 %weights_1_5_0_016

]]></Node>
<StgValue><ssdm name="weights_1_5_0_016_load_1"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:16 %weights_1_5_1_017_load_1 = load i32 %weights_1_5_1_017

]]></Node>
<StgValue><ssdm name="weights_1_5_1_017_load_1"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:17 %weights_1_5_2_018_load_1 = load i32 %weights_1_5_2_018

]]></Node>
<StgValue><ssdm name="weights_1_5_2_018_load_1"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:18 %weights_1_6_0_019_load_1 = load i32 %weights_1_6_0_019

]]></Node>
<StgValue><ssdm name="weights_1_6_0_019_load_1"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:19 %weights_1_6_1_020_load_1 = load i32 %weights_1_6_1_020

]]></Node>
<StgValue><ssdm name="weights_1_6_1_020_load_1"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:20 %weights_1_6_2_021_load_1 = load i32 %weights_1_6_2_021

]]></Node>
<StgValue><ssdm name="weights_1_6_2_021_load_1"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:21 %weights_1_7_0_022_load_1 = load i32 %weights_1_7_0_022

]]></Node>
<StgValue><ssdm name="weights_1_7_0_022_load_1"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:22 %weights_1_7_1_023_load_1 = load i32 %weights_1_7_1_023

]]></Node>
<StgValue><ssdm name="weights_1_7_1_023_load_1"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader.preheader:23 %weights_1_7_2_024_load_1 = load i32 %weights_1_7_2_024

]]></Node>
<StgValue><ssdm name="weights_1_7_2_024_load_1"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:27 %empty_21 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="64" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
.preheader7.preheader.preheader:28 %call_ln0 = call void @mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3, i32 %weights_1_7_2_024_load_1, i32 %weights_1_7_1_023_load_1, i32 %weights_1_7_0_022_load_1, i32 %weights_1_6_2_021_load_1, i32 %weights_1_6_1_020_load_1, i32 %weights_1_6_0_019_load_1, i32 %weights_1_5_2_018_load_1, i32 %weights_1_5_1_017_load_1, i32 %weights_1_5_0_016_load_1, i32 %weights_1_4_2_015_load_1, i32 %weights_1_4_1_014_load_1, i32 %weights_1_4_0_013_load_1, i32 %weights_1_3_2_012_load_1, i32 %weights_1_3_1_011_load_1, i32 %weights_1_3_0_010_load_1, i32 %weights_1_2_2_09_load_1, i32 %weights_1_2_1_08_load_1, i32 %weights_1_2_0_07_load_1, i32 %weights_1_1_2_06_load_1, i32 %weights_1_1_1_05_load_1, i32 %weights_1_1_0_04_load_1, i32 %weights_1_0_2_03_load_1, i32 %weights_1_0_1_02_load_1, i32 %weights_1_0_0_01_load_1, i64 %S_AXIS_V, i32 %weights_1_7_2_2_loc, i32 %weights_1_7_1_2_loc, i32 %weights_1_7_0_2_loc, i32 %weights_1_6_2_2_loc, i32 %weights_1_6_1_2_loc, i32 %weights_1_6_0_2_loc, i32 %weights_1_5_2_2_loc, i32 %weights_1_5_1_2_loc, i32 %weights_1_5_0_2_loc, i32 %weights_1_4_2_2_loc, i32 %weights_1_4_1_2_loc, i32 %weights_1_4_0_2_loc, i32 %weights_1_3_2_2_loc, i32 %weights_1_3_1_2_loc, i32 %weights_1_3_0_2_loc, i32 %weights_1_2_2_2_loc, i32 %weights_1_2_1_2_loc, i32 %weights_1_2_0_2_loc, i32 %weights_1_1_2_2_loc, i32 %weights_1_1_1_2_loc, i32 %weights_1_1_0_2_loc, i32 %weights_1_0_2_2_loc, i32 %weights_1_0_1_2_loc, i32 %weights_1_0_0_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="217" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="64" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
.preheader7.preheader.preheader:28 %call_ln0 = call void @mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3, i32 %weights_1_7_2_024_load_1, i32 %weights_1_7_1_023_load_1, i32 %weights_1_7_0_022_load_1, i32 %weights_1_6_2_021_load_1, i32 %weights_1_6_1_020_load_1, i32 %weights_1_6_0_019_load_1, i32 %weights_1_5_2_018_load_1, i32 %weights_1_5_1_017_load_1, i32 %weights_1_5_0_016_load_1, i32 %weights_1_4_2_015_load_1, i32 %weights_1_4_1_014_load_1, i32 %weights_1_4_0_013_load_1, i32 %weights_1_3_2_012_load_1, i32 %weights_1_3_1_011_load_1, i32 %weights_1_3_0_010_load_1, i32 %weights_1_2_2_09_load_1, i32 %weights_1_2_1_08_load_1, i32 %weights_1_2_0_07_load_1, i32 %weights_1_1_2_06_load_1, i32 %weights_1_1_1_05_load_1, i32 %weights_1_1_0_04_load_1, i32 %weights_1_0_2_03_load_1, i32 %weights_1_0_1_02_load_1, i32 %weights_1_0_0_01_load_1, i64 %S_AXIS_V, i32 %weights_1_7_2_2_loc, i32 %weights_1_7_1_2_loc, i32 %weights_1_7_0_2_loc, i32 %weights_1_6_2_2_loc, i32 %weights_1_6_1_2_loc, i32 %weights_1_6_0_2_loc, i32 %weights_1_5_2_2_loc, i32 %weights_1_5_1_2_loc, i32 %weights_1_5_0_2_loc, i32 %weights_1_4_2_2_loc, i32 %weights_1_4_1_2_loc, i32 %weights_1_4_0_2_loc, i32 %weights_1_3_2_2_loc, i32 %weights_1_3_1_2_loc, i32 %weights_1_3_0_2_loc, i32 %weights_1_2_2_2_loc, i32 %weights_1_2_1_2_loc, i32 %weights_1_2_0_2_loc, i32 %weights_1_1_2_2_loc, i32 %weights_1_1_1_2_loc, i32 %weights_1_1_0_2_loc, i32 %weights_1_0_2_2_loc, i32 %weights_1_0_1_2_loc, i32 %weights_1_0_0_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:53 %empty_22 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:54 %empty_23 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader7.preheader.preheader:55 %call_ln0 = call void @mlp_dance3_Pipeline_loadbias0, i64 %S_AXIS_V, i32 %bias_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:29 %weights_1_7_2_2_loc_load = load i32 %weights_1_7_2_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_7_2_2_loc_load"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:30 %weights_1_7_1_2_loc_load = load i32 %weights_1_7_1_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_7_1_2_loc_load"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:31 %weights_1_7_0_2_loc_load = load i32 %weights_1_7_0_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_7_0_2_loc_load"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:32 %weights_1_6_2_2_loc_load = load i32 %weights_1_6_2_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_6_2_2_loc_load"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:33 %weights_1_6_1_2_loc_load = load i32 %weights_1_6_1_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_6_1_2_loc_load"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:34 %weights_1_6_0_2_loc_load = load i32 %weights_1_6_0_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_6_0_2_loc_load"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:35 %weights_1_5_2_2_loc_load = load i32 %weights_1_5_2_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_5_2_2_loc_load"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:36 %weights_1_5_1_2_loc_load = load i32 %weights_1_5_1_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_5_1_2_loc_load"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:37 %weights_1_5_0_2_loc_load = load i32 %weights_1_5_0_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_5_0_2_loc_load"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:38 %weights_1_4_2_2_loc_load = load i32 %weights_1_4_2_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_4_2_2_loc_load"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:39 %weights_1_4_1_2_loc_load = load i32 %weights_1_4_1_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_4_1_2_loc_load"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:40 %weights_1_4_0_2_loc_load = load i32 %weights_1_4_0_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_4_0_2_loc_load"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:41 %weights_1_3_2_2_loc_load = load i32 %weights_1_3_2_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_3_2_2_loc_load"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:42 %weights_1_3_1_2_loc_load = load i32 %weights_1_3_1_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_3_1_2_loc_load"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:43 %weights_1_3_0_2_loc_load = load i32 %weights_1_3_0_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_3_0_2_loc_load"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:44 %weights_1_2_2_2_loc_load = load i32 %weights_1_2_2_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_2_2_2_loc_load"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:45 %weights_1_2_1_2_loc_load = load i32 %weights_1_2_1_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_2_1_2_loc_load"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:46 %weights_1_2_0_2_loc_load = load i32 %weights_1_2_0_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_2_0_2_loc_load"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:47 %weights_1_1_2_2_loc_load = load i32 %weights_1_1_2_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_1_2_2_loc_load"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:48 %weights_1_1_1_2_loc_load = load i32 %weights_1_1_1_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_1_1_2_loc_load"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:49 %weights_1_1_0_2_loc_load = load i32 %weights_1_1_0_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_1_0_2_loc_load"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:50 %weights_1_0_2_2_loc_load = load i32 %weights_1_0_2_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_0_2_2_loc_load"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:51 %weights_1_0_1_2_loc_load = load i32 %weights_1_0_1_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_0_1_2_loc_load"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader.preheader:52 %weights_1_0_0_2_loc_load = load i32 %weights_1_0_0_2_loc

]]></Node>
<StgValue><ssdm name="weights_1_0_0_2_loc_load"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader7.preheader.preheader:55 %call_ln0 = call void @mlp_dance3_Pipeline_loadbias0, i64 %S_AXIS_V, i32 %bias_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:56 %store_ln0 = store i32 %weights_1_7_2_2_loc_load, i32 %weights_1_7_2_024

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:57 %store_ln0 = store i32 %weights_1_7_1_2_loc_load, i32 %weights_1_7_1_023

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:58 %store_ln0 = store i32 %weights_1_7_0_2_loc_load, i32 %weights_1_7_0_022

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:59 %store_ln0 = store i32 %weights_1_6_2_2_loc_load, i32 %weights_1_6_2_021

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:60 %store_ln0 = store i32 %weights_1_6_1_2_loc_load, i32 %weights_1_6_1_020

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:61 %store_ln0 = store i32 %weights_1_6_0_2_loc_load, i32 %weights_1_6_0_019

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:62 %store_ln0 = store i32 %weights_1_5_2_2_loc_load, i32 %weights_1_5_2_018

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:63 %store_ln0 = store i32 %weights_1_5_1_2_loc_load, i32 %weights_1_5_1_017

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:64 %store_ln0 = store i32 %weights_1_5_0_2_loc_load, i32 %weights_1_5_0_016

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:65 %store_ln0 = store i32 %weights_1_4_2_2_loc_load, i32 %weights_1_4_2_015

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:66 %store_ln0 = store i32 %weights_1_4_1_2_loc_load, i32 %weights_1_4_1_014

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:67 %store_ln0 = store i32 %weights_1_4_0_2_loc_load, i32 %weights_1_4_0_013

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:68 %store_ln0 = store i32 %weights_1_3_2_2_loc_load, i32 %weights_1_3_2_012

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:69 %store_ln0 = store i32 %weights_1_3_1_2_loc_load, i32 %weights_1_3_1_011

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:70 %store_ln0 = store i32 %weights_1_3_0_2_loc_load, i32 %weights_1_3_0_010

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:71 %store_ln0 = store i32 %weights_1_2_2_2_loc_load, i32 %weights_1_2_2_09

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:72 %store_ln0 = store i32 %weights_1_2_1_2_loc_load, i32 %weights_1_2_1_08

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:73 %store_ln0 = store i32 %weights_1_2_0_2_loc_load, i32 %weights_1_2_0_07

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:74 %store_ln0 = store i32 %weights_1_1_2_2_loc_load, i32 %weights_1_1_2_06

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:75 %store_ln0 = store i32 %weights_1_1_1_2_loc_load, i32 %weights_1_1_1_05

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:76 %store_ln0 = store i32 %weights_1_1_0_2_loc_load, i32 %weights_1_1_0_04

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:77 %store_ln0 = store i32 %weights_1_0_2_2_loc_load, i32 %weights_1_0_2_03

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:78 %store_ln0 = store i32 %weights_1_0_1_2_loc_load, i32 %weights_1_0_1_02

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader7.preheader.preheader:79 %store_ln0 = store i32 %weights_1_0_0_2_loc_load, i32 %weights_1_0_0_01

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="staged_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader.preheader:80 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit:0 %staged_2 = phi i32 %staged_1, void %.loopexit61, i32 2, void %.preheader7.preheader.preheader, i32 1, void

]]></Node>
<StgValue><ssdm name="staged_2"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit:1 %store_ln42 = store i32 %staged_2, i32 %staged

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:2 %br_ln42 = br void

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
.loopexit61:0 %staged_1 = phi i32 %select_ln142, void, i32 2, void %.preheader2.preheader, i32 4, void %.preheader3.preheader, i32 %staged_3, void

]]></Node>
<StgValue><ssdm name="staged_1"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
.loopexit61:1 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
