// Seed: 119346648
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  assign id_3 = id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wire  id_4,
    input  wire  id_5,
    input  logic id_6
);
  logic id_8;
  always_comb
    if (id_6) begin
      id_8 = id_6;
      for (id_8 = id_3; id_1; id_0 = id_6)
      if (1) id_0 <= 1;
      else begin
        id_0 = 1;
      end
    end else begin
      id_8 = {id_6, 1, 1};
    end
  module_0(
      id_2, id_5
  );
  assign id_8 = 1;
  wand id_9 = 1'b0, id_10, id_11;
endmodule
