<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:52:50.797+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:52:50.781+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:52:50.761+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:52:50.744+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_1', matmul.c:28) on array 'a' due to limited memory ports." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:52:50.321+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:52:46.497+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:52:46.446+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:52:46.410+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_3_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.838+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_3_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.822+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_2_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.805+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_2_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.787+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.769+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.752+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.736+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.717+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_3_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.695+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_3_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.681+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_2_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.652+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_2_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.587+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.579+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.571+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.553+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:36.514+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_0_load_1', matmul.c:38) on array 'b_0' due to limited memory ports." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:35.638+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:31.081+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:31.073+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:48:31.062+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_3_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.577+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_3_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.566+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_2_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.558+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_2_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.551+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.543+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.536+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.514+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.496+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_3_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.481+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_3_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.459+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_2_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.420+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_2_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.395+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.380+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.366+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.343+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:04.325+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:01.278+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:01.268+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:01.247+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_3_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.619+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_3_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.607+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_2_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.592+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_2_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.577+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.541+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.507+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.481+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.459+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_3_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.439+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_3_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.417+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_2_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.387+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_2_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.361+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.329+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.304+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.284+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:39.245+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_0_load_1', matmul.c:38) on array 'b_0' due to limited memory ports." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:38.852+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:36.135+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/b_2_Rst_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.501+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/b_2_Clk_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.497+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/b_2_Dout_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.490+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_2_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.486+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/b_2_Din_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.477+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_2_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.465+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/b_2_WEN_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.459+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_2_EN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.455+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/b_2_EN_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.450+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_2_Addr_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.446+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/b_2_Addr_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.440+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.436+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.432+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.428+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.423+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/a_2_Rst_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.419+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/a_2_Clk_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.413+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/a_2_Dout_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.407+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_2_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.400+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/a_2_Din_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.397+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_2_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.393+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/a_2_WEN_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.388+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_2_EN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.383+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/a_2_EN_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.376+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_2_Addr_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.368+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'matmul_hw/a_2_Addr_A' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.359+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.346+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.338+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.328+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.315+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_1', matmul.c:32) on array 'a_0' due to limited memory ports." projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:00.110+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:32:36.641+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:32:36.631+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:32:36.622+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:32:36.607+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:32:36.587+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:32:36.583+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:32:36.571+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:32:36.545+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_1', matmul.c:32) on array 'a_0' due to limited memory ports." projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:32:36.322+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:32:32.358+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:32:32.353+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:32:32.341+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:32:32.302+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_1', matmul.c:32) on array 'a' due to limited memory ports." projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:32:32.088+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b" date="2017-04-25T08:07:24.999+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b" date="2017-04-25T08:07:24.983+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_Din_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b" date="2017-04-25T08:07:24.977+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_WEN_A' to 0." projectName="hls_matmul_float" solutionName="matmul_3b" date="2017-04-25T08:07:24.919+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_1', matmul.c:32) on array 'a' due to limited memory ports." projectName="hls_matmul_float" solutionName="matmul_3b" date="2017-04-25T08:07:24.700+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41775 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;41815000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 41855 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_16x16/sim/verilog/matmul_hw.autotb.v&quot; Line 350&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:47:02.772+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41725 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:57.205+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41675 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:57.130+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41625 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:57.041+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41575 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:56.941+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41525 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:56.772+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41475 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:56.707+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41425 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:56.656+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41375 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:56.617+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41325 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:56.581+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41275 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:56.549+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41225 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:56.515+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41175 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:56.476+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 805 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:56.407+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 755 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:54.436+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 705 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:54.348+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 645 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:54.263+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 595 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:54.177+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 545 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:54.069+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 485 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:53.986+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 435 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:53.893+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 385 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:53.797+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 325 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:53.731+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 275 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:53.676+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 225 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:53.578+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:53.440+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32bkb&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32cud(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a&#xA;Compiling module xil_defaultlib.AESL_autobram_b&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_16x16/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace&#xA;webtalk_transmit: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:05 . Memory (MB): peak = 224.410 ; gain = 0.000 ; free physical = 2597 ; free virtual = 13404" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:44.762+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:32.312+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:32.282+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:32.243+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:32.210+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:32.170+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:32.113+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:32.033+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:31.921+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:31.859+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:31.809+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:31.743+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:31.682+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:31.575+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:31.225+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:30.148+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:30.117+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:30.069+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:30.042+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:29.999+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:29.972+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:29.915+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:29.877+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:29.845+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:29.814+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:29.779+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:29.750+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:29.716+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:29.653+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:29.508+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:29.148+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:28.306+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:26.459+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:05.309+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:05.258+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:46:05.200+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83615 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;83655000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 83695 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_9b_32x32/sim/verilog/matmul_hw.autotb.v&quot; Line 722&#xA;run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:19 . Memory (MB): peak = 945.168 ; gain = 0.000 ; free physical = 1758 ; free virtual = 12485&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:16.396+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83565 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.715+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83535 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.681+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83515 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.649+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83485 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.620+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83465 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.595+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83435 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.556+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83415 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.524+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83385 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.487+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83335 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.456+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83215 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.426+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83165 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.384+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83135 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.348+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83115 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.321+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83085 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.293+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83065 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.266+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83035 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.239+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83015 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.206+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82985 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.178+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82935 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.150+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82815 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.115+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82765 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.086+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82735 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.050+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82715 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:15.018+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82685 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:14.981+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82665 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:14.938+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82635 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:14.894+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82615 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:14.848+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82585 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:14.793+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82535 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:14.731+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82415 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:14.655+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82365 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:14.503+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82335 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:14.408+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82315 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:14.331+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82285 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:14.231+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82265 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:14.100+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82235 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:14.038+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82215 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:13.972+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82185 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:13.912+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82135 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:13.828+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1685 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:34:13.754+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1635 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.880+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1605 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.837+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1585 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.773+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1555 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.724+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1525 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.664+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1505 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.600+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1475 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.542+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1425 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.495+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1285 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.432+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1235 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.375+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1205 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.321+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1185 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.261+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1155 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.188+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1125 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.122+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1105 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.068+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1075 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:56.008+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1025 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.938+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 885 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.881+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 835 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.825+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 805 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.761+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 785 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.702+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 755 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.633+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 725 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.555+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 705 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.495+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 675 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.433+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 625 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.379+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 485 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.319+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 435 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.255+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 405 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.183+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 385 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.107+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 355 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:55.044+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 325 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:54.981+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 305 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:54.935+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 275 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:54.863+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 225 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:54.799+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:54.738+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:54.667+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:54.586+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:54.528+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32fYi&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32g8j(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a_0&#xA;Compiling module xil_defaultlib.AESL_autobram_a_1&#xA;Compiling module xil_defaultlib.AESL_autobram_a_2&#xA;Compiling module xil_defaultlib.AESL_autobram_a_3&#xA;Compiling module xil_defaultlib.AESL_autobram_b_0&#xA;Compiling module xil_defaultlib.AESL_autobram_b_1&#xA;Compiling module xil_defaultlib.AESL_autobram_b_2&#xA;Compiling module xil_defaultlib.AESL_autobram_b_3&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_9b_32x32/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:46.926+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:33.742+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:33.690+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:33.631+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:33.576+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:33.510+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:33.459+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:33.382+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:33.326+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:33.267+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:33.215+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:33.156+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:33.120+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:33.037+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:32.690+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:31.791+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:31.728+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:31.674+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:31.621+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:31.559+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:31.500+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:31.440+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:31.355+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:31.274+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:31.220+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:31.164+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:31.070+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:30.994+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:30.922+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:30.830+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:30.571+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:29.663+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:28.066+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:08.913+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:08.844+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T11:33:08.776+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 165455 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;165495000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 165535 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_5b_32x32/sim/verilog/matmul_hw.autotb.v&quot; Line 474&#xA;run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:20 . Memory (MB): peak = 945.168 ; gain = 0.000 ; free physical = 1853 ; free virtual = 12577&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:47.872+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 165405 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.939+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 165355 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.895+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 165305 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.840+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 165255 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.801+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 165205 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.750+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 165155 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.709+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 165105 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.668+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 165055 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.615+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 165005 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.558+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164955 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.516+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164905 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.487+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164855 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.458+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164655 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.428+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164605 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.397+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164555 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.341+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164505 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.292+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164455 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.237+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164405 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.184+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164355 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.138+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164305 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.081+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164255 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:45.028+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164205 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:44.945+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164155 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:44.861+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164105 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:44.798+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 164055 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:44.745+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1605 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:44.697+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1555 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:26.646+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1505 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:26.576+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1445 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:26.508+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1395 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:26.440+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1345 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:26.350+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1285 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:26.271+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1235 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:26.185+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1185 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:26.120+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1125 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:26.047+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1075 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.971+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1025 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.912+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 805 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.840+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 755 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.773+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 705 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.689+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 645 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.611+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 595 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.543+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 545 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.465+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 485 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.390+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 435 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.312+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 385 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.256+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 325 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.179+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 275 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.117+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 225 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:25.050+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:24.978+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:24.878+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32dEe&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32eOg(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a_0&#xA;Compiling module xil_defaultlib.AESL_autobram_a_1&#xA;Compiling module xil_defaultlib.AESL_autobram_b_0&#xA;Compiling module xil_defaultlib.AESL_autobram_b_1&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_5b_32x32/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:16.200+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:03.254+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:03.204+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:03.159+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:03.102+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:03.049+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:02.985+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:02.911+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:02.808+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:02.752+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:02.705+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:02.648+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:02.576+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:02.506+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:01.962+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:00.821+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:00.716+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:00.428+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:00.367+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:00.297+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:00.244+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:00.192+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:00.149+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:00.104+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:32:00.045+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:31:59.968+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:31:59.870+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:31:59.773+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:31:59.719+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:31:59.621+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:31:59.350+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:31:58.330+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:31:56.853+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:31:35.992+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:31:35.927+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_5b_32x32" date="2017-06-03T11:31:35.857+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 329135 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;329175000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 329215 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_32x32/sim/verilog/matmul_hw.autotb.v&quot; Line 350&#xA;run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:22 . Memory (MB): peak = 945.164 ; gain = 0.000 ; free physical = 2254 ; free virtual = 12940&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:17.352+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 329085 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:16.184+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 329035 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:16.121+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328985 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:16.097+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328935 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:16.036+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328885 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.999+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328835 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.974+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328815 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.940+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328785 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.901+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328765 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.859+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328735 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.803+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328715 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.747+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328685 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.684+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328665 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.624+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328635 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.569+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328615 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.532+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328585 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.492+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328565 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.431+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328535 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.370+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328515 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.308+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328495 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.214+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328465 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.141+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328445 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:15.058+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328415 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.985+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328395 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.912+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328365 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.793+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328345 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.761+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328315 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.713+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328295 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.678+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328265 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.628+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328245 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.591+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328215 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.545+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328195 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.478+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328145 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.429+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328095 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.385+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328045 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.321+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 327995 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.249+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 327945 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.168+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 327895 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:14.102+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1445 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:31:13.992+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1395 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.721+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1345 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.656+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1295 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.611+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1245 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.564+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1195 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.504+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1145 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.473+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1125 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.447+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1095 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.423+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1075 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.389+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1045 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.334+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1025 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.275+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 995 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.224+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 975 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.173+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 945 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.120+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 925 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.067+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 895 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:53.017+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 875 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.970+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 845 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.923+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 825 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.842+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 795 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.794+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 775 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.746+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 745 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.709+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 725 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.659+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 695 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.613+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 675 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.562+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 645 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.514+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 625 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.462+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 595 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.427+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 575 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.379+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 545 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.326+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 525 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.275+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 475 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.223+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 425 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.183+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 375 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.121+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 325 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.068+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 275 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:52.006+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 225 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:51.921+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:51.862+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32bkb&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32cud(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a&#xA;Compiling module xil_defaultlib.AESL_autobram_b&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_32x32/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:43.379+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:31.821+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:31.783+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:31.733+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:31.692+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:31.638+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:31.593+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:31.553+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:31.512+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:31.464+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:31.422+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:31.383+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:31.334+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:31.297+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:30.924+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:30.066+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.993+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.871+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.820+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.776+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.717+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.679+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.626+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.585+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.536+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.480+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.411+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.337+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.268+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:29.155+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:28.889+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:27.827+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:26.359+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:05.684+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:05.620+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T11:30:05.563+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 11175 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;11215000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 11255 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_9b_16x16/sim/verilog/matmul_hw.autotb.v&quot; Line 722&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:39.501+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 11135 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.391+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 11095 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.372+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 11055 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.344+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 10975 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.305+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 10935 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.269+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 10895 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.227+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 10855 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.207+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 10775 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.189+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 10735 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.169+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 10695 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.153+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 10655 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.136+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 10575 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.106+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 10535 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.067+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 10495 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:37.018+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 10455 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:36.971+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 925 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:36.918+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 875 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:35.009+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 825 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.985+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 725 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.958+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 675 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.915+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 625 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.884+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 525 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.855+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 475 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.827+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 425 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.789+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 325 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.765+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 275 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.718+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 225 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.676+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.626+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.594+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.540+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:34.455+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32fYi&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32g8j(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a_0&#xA;Compiling module xil_defaultlib.AESL_autobram_a_1&#xA;Compiling module xil_defaultlib.AESL_autobram_a_2&#xA;Compiling module xil_defaultlib.AESL_autobram_a_3&#xA;Compiling module xil_defaultlib.AESL_autobram_b_0&#xA;Compiling module xil_defaultlib.AESL_autobram_b_1&#xA;Compiling module xil_defaultlib.AESL_autobram_b_2&#xA;Compiling module xil_defaultlib.AESL_autobram_b_3&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_9b_16x16/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:25.749+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:10.773+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:10.725+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:10.673+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:10.639+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:10.601+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:10.570+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:10.522+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:10.494+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:10.466+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:10.424+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:10.392+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:10.354+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:10.327+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:09.957+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.949+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.911+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.721+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.682+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.650+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.611+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.574+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.540+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.513+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.481+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.442+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.382+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.324+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.272+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:08.197+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:07.986+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:07.062+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:28:05.513+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:27:43.776+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:27:43.740+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-06-03T11:27:43.689+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21375 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;21415000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 21455 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_5b_16x16/sim/verilog/matmul_hw.autotb.v&quot; Line 474&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:56.857+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21325 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:54.367+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21295 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:54.323+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21275 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:54.297+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21245 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:54.256+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21225 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:54.213+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21195 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:54.171+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21175 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:54.111+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21145 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:54.057+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 21095 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:54.008+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 20975 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:53.968+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 20925 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:53.929+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 20895 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:53.887+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 20875 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:53.840+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 20845 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:53.801+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 20825 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:53.766+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 20795 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:53.718+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 20775 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:53.694+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 20745 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:53.660+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 20695 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:53.629+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 885 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:53.555+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 835 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.731+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 805 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.672+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 785 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.594+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 755 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.552+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 725 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.516+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 705 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.474+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 675 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.433+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 625 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.385+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 485 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.342+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 435 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.309+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 405 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.279+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 385 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.235+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 355 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.194+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 325 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.129+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 305 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:51.054+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 275 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:50.957+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 225 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:50.912+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:50.867+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:50.818+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32dEe&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32eOg(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a_0&#xA;Compiling module xil_defaultlib.AESL_autobram_a_1&#xA;Compiling module xil_defaultlib.AESL_autobram_b_0&#xA;Compiling module xil_defaultlib.AESL_autobram_b_1&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_5b_16x16/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:42.400+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:31.366+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:31.318+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:31.266+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:31.220+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:31.190+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:31.151+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:31.097+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:31.034+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:30.995+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:30.963+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:30.918+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:30.875+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:30.828+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:30.444+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:29.404+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:29.350+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:29.149+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:29.111+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:29.072+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:29.013+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:28.970+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:28.925+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:28.884+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:28.854+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:28.804+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:28.749+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:28.652+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:28.610+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:28.511+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:28.276+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:27.324+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:25.830+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:03.726+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:03.656+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_5b_16x16" date="2017-06-03T11:26:03.590+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41775 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;41815000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 41855 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_16x16/sim/verilog/matmul_hw.autotb.v&quot; Line 350&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:37.120+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41725 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:34.901+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41675 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:34.873+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41625 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:34.843+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41575 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:34.815+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41525 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:34.774+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41475 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:34.736+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41425 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:34.686+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41375 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:34.664+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41325 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:34.622+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41275 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:34.579+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41225 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:34.548+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 41175 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:34.532+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 805 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:34.462+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 755 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:32.465+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 705 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:32.443+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 645 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:32.414+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 595 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:32.364+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 545 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:32.316+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 485 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:32.278+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 435 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:32.235+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 385 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:32.159+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 325 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:32.089+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 275 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:32.006+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 225 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:31.947+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:31.888+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32bkb&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32cud(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a&#xA;Compiling module xil_defaultlib.AESL_autobram_b&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_16x16/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:25.051+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:14.819+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:14.781+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:14.736+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:14.703+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:14.666+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:14.648+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:14.605+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:14.570+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:14.543+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:14.485+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:14.446+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:14.405+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:14.335+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:13.956+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.887+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.816+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.656+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.617+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.583+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.527+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.488+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.453+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.405+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.369+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.330+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.298+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.237+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.200+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:12.101+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:11.864+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:10.967+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:25:09.606+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:24:49.081+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:24:49.018+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_16x16" date="2017-06-03T11:24:48.973+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;565000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 605 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_9b_4x4/sim/verilog/matmul_hw.autotb.v&quot; Line 722&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:59.173+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:56.323+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32fYi_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:56.263+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32fYi&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32g8j(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a_0&#xA;Compiling module xil_defaultlib.AESL_autobram_a_1&#xA;Compiling module xil_defaultlib.AESL_autobram_a_2&#xA;Compiling module xil_defaultlib.AESL_autobram_a_3&#xA;Compiling module xil_defaultlib.AESL_autobram_b_0&#xA;Compiling module xil_defaultlib.AESL_autobram_b_1&#xA;Compiling module xil_defaultlib.AESL_autobram_b_2&#xA;Compiling module xil_defaultlib.AESL_autobram_b_3&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_9b_4x4/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:48.124+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:36.372+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:36.334+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:36.304+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:36.274+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:36.238+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:36.207+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:36.178+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:36.100+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:36.071+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:36.040+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:36.003+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:35.977+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:35.931+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:35.577+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.798+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.730+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.517+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.503+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.458+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.438+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.403+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.358+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.334+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.298+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.252+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.201+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.132+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.101+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:34.015+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:33.770+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:33.044+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:31.400+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:11.172+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:11.127+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T11:23:11.082+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 675 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;715000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 755 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_5b_4x4/sim/verilog/matmul_hw.autotb.v&quot; Line 474&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:22:14.842+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 655 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:22:11.990+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 635 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:22:11.954+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 575 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:22:11.905+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 555 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:22:11.870+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 535 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:22:11.842+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 345 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:22:11.816+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 325 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:22:11.777+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 245 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:22:11.747+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 225 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:22:11.721+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:22:11.647+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32dEe_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:22:11.596+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32dEe&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32eOg(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a_0&#xA;Compiling module xil_defaultlib.AESL_autobram_a_1&#xA;Compiling module xil_defaultlib.AESL_autobram_b_0&#xA;Compiling module xil_defaultlib.AESL_autobram_b_1&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_5b_4x4/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:22:02.797+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.890+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.850+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.797+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.764+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.738+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.718+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.698+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.681+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.667+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.645+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.609+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.585+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.549+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:50.118+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:49.224+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:49.185+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:49.011+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:48.977+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:48.948+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:48.908+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:48.877+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:48.841+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:48.813+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:48.784+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:48.722+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:48.659+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:48.577+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:48.550+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:48.441+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:48.227+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:47.131+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:45.327+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:22.691+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:22.638+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-06-03T11:21:22.598+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 975 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;1015000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 1055 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/sim/verilog/matmul_hw.autotb.v&quot; Line 350&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:36.497+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 935 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:33.868+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 895 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:33.835+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 855 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:33.792+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 325 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:33.762+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 275 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:33.729+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 225 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:33.699+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:33.660+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32bkb&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32cud(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a&#xA;Compiling module xil_defaultlib.AESL_autobram_b&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:26.636+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:10.021+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:09.969+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:09.844+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:09.796+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:09.744+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:09.674+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:09.628+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:09.594+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:09.550+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:09.500+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:09.471+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:09.426+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:09.373+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:08.990+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:08.046+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:08.015+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.855+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.831+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.798+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.772+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.759+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.728+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.695+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.674+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.602+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.553+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.490+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.459+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.337+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:07.130+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:06.224+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:20:04.797+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:19:42.018+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:19:42.004+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-06-03T11:19:41.970+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 329135 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;329175000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 329215 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_32x32/sim/verilog/matmul_hw.autotb.v&quot; Line 350&#xA;run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:22 . Memory (MB): peak = 945.168 ; gain = 0.000 ; free physical = 4474 ; free virtual = 14440&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:31.270+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 329085 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.526+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 329035 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.480+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328985 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.422+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328935 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.368+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328885 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.325+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328835 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.292+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328815 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.266+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328785 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.239+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328765 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.201+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328735 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.164+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328715 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.136+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328685 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.116+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328665 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.085+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328635 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.054+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328615 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:29.031+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328585 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.995+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328565 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.907+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328535 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.889+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328515 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.877+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328495 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.809+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328465 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.786+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328445 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.731+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328415 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.719+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328395 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.706+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328365 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.691+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328345 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.669+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328315 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.645+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328295 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.609+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328265 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.586+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328245 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.568+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328215 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.549+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328195 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.534+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328145 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.506+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328095 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.480+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 328045 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.457+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 327995 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.438+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 327945 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.419+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 327895 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.389+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1445 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:28.357+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1395 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:07.170+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1345 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:07.137+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1295 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:07.092+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1245 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:07.069+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1195 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:07.051+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1145 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:07.021+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1125 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.994+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1095 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.968+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1075 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.952+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1045 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.921+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1025 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.904+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 995 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.883+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 975 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.865+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 945 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.840+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 925 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.820+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 895 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.787+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 875 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.767+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 845 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.646+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 825 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.615+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 795 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.585+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 775 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.554+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 745 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.534+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 725 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.507+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 695 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.475+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 675 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.464+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 645 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.440+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 625 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.406+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 595 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.384+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 575 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.363+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 545 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.343+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 525 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.311+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 475 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.296+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 425 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.260+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 375 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.235+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 325 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.200+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 275 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.165+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 225 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.120+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:54:06.077+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32bkb&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32cud(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a&#xA;Compiling module xil_defaultlib.AESL_autobram_b&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_32x32/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:55.687+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:44.415+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:44.390+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:44.360+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:44.325+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:44.307+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:44.281+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:44.260+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:44.228+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:44.207+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:44.193+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:44.172+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:44.156+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:44.132+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:43.525+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:42.325+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:42.305+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.924+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.903+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.885+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.856+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.828+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.795+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.772+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.750+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.696+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.643+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.555+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.529+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.432+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:41.149+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:40.002+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:38.340+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:15.640+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:15.619+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_3b_32x32" date="2017-06-03T10:53:15.589+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83635 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;83675000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 83715 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_9b_32x32/sim/verilog/matmul_hw.autotb.v&quot; Line 722&#xA;run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:20 . Memory (MB): peak = 945.172 ; gain = 0.000 ; free physical = 4527 ; free virtual = 14449&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:15.212+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83585 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:13.061+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83555 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:13.022+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83535 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.998+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83505 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.964+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83485 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.936+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83455 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.914+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83435 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.891+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83405 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.860+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83355 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.832+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83235 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.797+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83185 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.767+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83155 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.744+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83135 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.717+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83105 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.692+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83085 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.669+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83055 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.629+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83035 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.594+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 83005 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.556+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82955 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.459+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82835 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.421+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82785 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.386+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82755 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.365+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82735 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.330+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82705 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.296+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82685 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.282+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82655 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.247+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82635 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.226+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82605 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.205+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82555 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.181+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82435 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.154+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82385 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.125+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82355 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.100+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82335 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.065+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82305 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:12.037+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82285 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:11.980+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82255 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:11.933+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82235 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:11.915+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82205 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:11.882+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 82155 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:11.854+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1705 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:50:11.806+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1655 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.477+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1625 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.437+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1605 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.416+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1575 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.391+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1545 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.364+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1525 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.322+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1495 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.300+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1445 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.275+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1305 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.243+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1255 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.209+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1225 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.185+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1205 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.152+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1175 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.134+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1145 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.105+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1125 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.045+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1095 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:53.020+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1045 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.990+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 905 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.966+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 855 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.942+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 825 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.914+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 805 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.890+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 775 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.862+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 745 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.820+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 725 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.787+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 695 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.765+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 645 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.737+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 505 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.719+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 455 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.688+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 425 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.658+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 405 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.641+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 375 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.611+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 345 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.575+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 325 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.526+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 295 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.500+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 245 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.470+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.444+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.425+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.390+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:52.372+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling module xil_defaultlib.matmul_hw_b_copy_0_ram&#xA;Compiling module xil_defaultlib.matmul_hw_b_copy_0(DataWidth=32,...&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32bkb&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32cud(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a_0&#xA;Compiling module xil_defaultlib.AESL_autobram_a_1&#xA;Compiling module xil_defaultlib.AESL_autobram_a_2&#xA;Compiling module xil_defaultlib.AESL_autobram_a_3&#xA;Compiling module xil_defaultlib.AESL_autobram_b_0&#xA;Compiling module xil_defaultlib.AESL_autobram_b_1&#xA;Compiling module xil_defaultlib.AESL_autobram_b_2&#xA;Compiling module xil_defaultlib.AESL_autobram_b_3&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_9b_32x32/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:44.627+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.955+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.929+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.906+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.885+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.851+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.804+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.756+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.690+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.583+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.565+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.538+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.521+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.478+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:31.094+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:30.262+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:30.245+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:30.053+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:30.039+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:30.004+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:29.980+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:29.961+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:29.936+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:29.908+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:29.894+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:29.851+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:29.793+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:29.719+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:29.699+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:29.589+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:29.353+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:28.453+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:26.570+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:02.592+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:02.544+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_32x32" date="2017-06-03T10:49:02.485+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;565000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 605 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_9b_4x4/sim/verilog/matmul_hw.autotb.v&quot; Line 722&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:46:03.945+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U3/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:46:00.955+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U4/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:46:00.880+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32bkb&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32cud(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a_0&#xA;Compiling module xil_defaultlib.AESL_autobram_a_1&#xA;Compiling module xil_defaultlib.AESL_autobram_a_2&#xA;Compiling module xil_defaultlib.AESL_autobram_a_3&#xA;Compiling module xil_defaultlib.AESL_autobram_b_0&#xA;Compiling module xil_defaultlib.AESL_autobram_b_1&#xA;Compiling module xil_defaultlib.AESL_autobram_b_2&#xA;Compiling module xil_defaultlib.AESL_autobram_b_3&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_9b_4x4/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:52.469+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:40.400+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:40.391+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:40.364+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:40.344+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:40.325+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:40.299+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:40.280+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:40.263+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:40.247+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:40.224+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:40.211+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:40.198+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:40.163+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:39.820+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.943+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.907+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.826+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.808+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.788+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.733+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.704+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.642+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.625+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.596+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.543+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.487+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.453+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.377+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.273+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:38.045+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:37.189+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:35.695+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_16x16/matmul_7b_16x16.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:12.783+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/matmul_7b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:12.730+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_4x4" date="2017-06-03T10:45:12.688+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 355 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 2 [42.11%] @ &quot;715000&quot;&#xA;// RTL Simulation : 2 / 2 [0.00%] @ &quot;1035000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 1075 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/sim/verilog/matmul_hw.autotb.v&quot; Line 538&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:47.300+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 335 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:45.178+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 255 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:45.159+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 235 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:45.143+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 2 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:45.124+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:45.087+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32bkb&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32cud(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw_mux_42_dEe(ID=1,din5_W...&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a_0&#xA;Compiling module xil_defaultlib.AESL_autobram_a_1&#xA;Compiling module xil_defaultlib.AESL_autobram_b_0&#xA;Compiling module xil_defaultlib.AESL_autobram_b_1&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_7b_4x4/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:38.168+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:29.036+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:29.022+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:28.981+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:28.970+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:28.965+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:28.948+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:28.938+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:28.927+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:28.915+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:28.909+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:28.891+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:28.881+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:28.858+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:28.560+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.857+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.826+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.710+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.704+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.681+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.657+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.620+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.608+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.593+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.580+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.547+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.505+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.436+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.431+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.353+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:27.173+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:26.459+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_7b_4x4" date="2017-04-26T07:53:25.178+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 985 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;1025000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 1065 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/sim/verilog/matmul_hw.autotb.v&quot; Line 350&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:26.610+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 945 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:22.296+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 905 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:22.251+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 865 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:22.228+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 335 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:22.209+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 285 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:22.202+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 235 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:22.183+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:22.159+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32bkb&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32cud(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw_mux_42_dEe(ID=1,din5_W...&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a&#xA;Compiling module xil_defaultlib.AESL_autobram_b&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_3b_4x4/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:15.332+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:07.042+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:07.013+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:06.992+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:06.978+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:06.958+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:06.943+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:06.923+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:06.909+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:06.893+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:06.873+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:06.863+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:06.848+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:06.825+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:06.535+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.818+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.812+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.674+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.664+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.658+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.652+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.639+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.632+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.612+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.601+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.572+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.542+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.484+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.476+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.398+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:05.224+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:04.534+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_3b_4x4" date="2017-04-26T07:35:03.326+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 685 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [0.00%] @ &quot;725000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 765 ns : File &quot;/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_5b_4x4/sim/verilog/matmul_hw.autotb.v&quot; Line 474&#xA;## quit" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:35.174+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 665 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:33.214+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 645 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:33.207+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 585 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:33.197+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 565 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:33.191+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 545 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:33.185+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 355 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:33.179+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 335 ns  Iteration: 11  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:33.172+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 255 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:33.158+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 235 ns  Iteration: 12  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:33.137+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U1/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:33.127+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_hw_top/AESL_inst_matmul_hw/matmul_hw_fadd_32bkb_U2/matmul_hw_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/patmos/Xilinx/Vivado/2016.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:33.107+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fmul_2_max_dsp_32.vhd:189]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fadd_3_full_dsp_32 [matmul_hw_ap_fadd_3_full_dsp_32_...]&#xA;Compiling module xil_defaultlib.matmul_hw_fadd_32bkb&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture matmul_hw_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.matmul_hw_ap_fmul_2_max_dsp_32 [matmul_hw_ap_fmul_2_max_dsp_32_d...]&#xA;Compiling module xil_defaultlib.matmul_hw_fmul_32cud(ID=1)&#xA;Compiling module xil_defaultlib.matmul_hw_mux_42_dEe(ID=1,din5_W...&#xA;Compiling module xil_defaultlib.matmul_hw&#xA;Compiling module xil_defaultlib.AESL_autobram_a_0&#xA;Compiling module xil_defaultlib.AESL_autobram_a_1&#xA;Compiling module xil_defaultlib.AESL_autobram_b_0&#xA;Compiling module xil_defaultlib.AESL_autobram_b_1&#xA;Compiling module xil_defaultlib.AESL_autobram_c&#xA;Compiling module xil_defaultlib.apatb_matmul_hw_top&#xA;Built simulation snapshot matmul_hw&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_5b_4x4/sim/verilog/xsim.dir/matmul_hw/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:26.196+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.985+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.966+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.943+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.938+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.933+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.920+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.905+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.897+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.887+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.882+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.870+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.854+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.831+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_hw_ap_fadd_3_full_dsp_32.vhd:189]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:16.526+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.792+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.781+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.608+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.603+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.587+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.582+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.573+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.561+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.546+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.535+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.498+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.458+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.389+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.384+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.303+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:15.115+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:14.418+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul_float" solutionName="matmul_5b_4x4" date="2017-04-26T07:34:13.175+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:23:11.492+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:23:10.562+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] No /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_float/hls_matmul_float/matmul_1b_4x4/matmul_1b_4x4.aps file found." projectName="hls_matmul_float" solutionName="matmul_9b_16x16" date="2017-04-27T18:22:59.819+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hls_matmul_float" solutionName="matmul_3b" date="2017-04-25T08:07:45.224+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matmul_hw_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hls_matmul_float" solutionName="matmul_3b" date="2017-04-25T08:07:44.296+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
