/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [7:0] _03_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_24z;
  wire [29:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [21:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~((celloutsig_1_4z | celloutsig_1_3z[1]) & (celloutsig_1_6z[0] | celloutsig_1_1z[6]));
  assign celloutsig_1_13z = ~((celloutsig_1_11z | celloutsig_1_6z[3]) & (celloutsig_1_9z | celloutsig_1_5z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_1z[4]) & (celloutsig_0_1z[2] | _00_));
  assign celloutsig_0_6z = ~((in_data[3] | _01_) & (_02_ | celloutsig_0_4z));
  assign celloutsig_0_9z = ~((in_data[86] | celloutsig_0_4z) & (celloutsig_0_8z | celloutsig_0_1z[1]));
  assign celloutsig_0_19z = ~((_00_ | celloutsig_0_18z[2]) & (celloutsig_0_2z[0] | celloutsig_0_0z));
  assign celloutsig_1_5z = celloutsig_1_1z[2] | celloutsig_1_2z[1];
  assign celloutsig_1_8z = in_data[118] | celloutsig_1_1z[1];
  assign celloutsig_1_9z = celloutsig_1_5z | celloutsig_1_7z;
  assign celloutsig_1_17z = celloutsig_1_12z | celloutsig_1_3z[0];
  assign celloutsig_0_8z = celloutsig_0_0z | in_data[21];
  assign celloutsig_0_20z = celloutsig_0_15z | celloutsig_0_2z[7];
  assign celloutsig_1_0z = in_data[189] | in_data[97];
  assign celloutsig_1_4z = celloutsig_1_1z[1] | celloutsig_1_0z;
  reg [7:0] _18_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _18_ <= 8'h00;
    else _18_ <= celloutsig_0_2z[9:2];
  assign { _03_[7], _02_, _03_[5], _01_, _03_[3:1], _00_ } = _18_;
  assign celloutsig_1_11z = { celloutsig_1_2z[4:1], celloutsig_1_0z } <= { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_9z } <= { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_15z[14:8], celloutsig_1_6z } <= in_data[190:175];
  assign celloutsig_0_11z = { celloutsig_0_7z[5:3], celloutsig_0_2z } <= { celloutsig_0_5z[12:3], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_1z[9:1], celloutsig_0_11z, _03_[7], _02_, _03_[5], _01_, _03_[3:1], _00_ } <= { in_data[82:66], celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_7z[5:2], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z } <= { _03_[3:1], _00_, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_5z[13:4], celloutsig_0_9z, celloutsig_0_15z } <= { _02_, _03_[5], _01_, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_1_6z = { in_data[154:150], celloutsig_1_4z, celloutsig_1_3z } % { 1'h1, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_5z = { _03_[2:1], celloutsig_0_1z } % { 1'h1, in_data[36], celloutsig_0_1z[11:1], in_data[0] };
  assign celloutsig_0_18z = { celloutsig_0_5z[12:5], celloutsig_0_11z } % { 1'h1, celloutsig_0_14z[2:0], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[17:8] % { 1'h1, in_data[44:36] };
  assign celloutsig_0_24z = { celloutsig_0_1z[9:3], celloutsig_0_8z } % { 1'h1, celloutsig_0_2z[2], celloutsig_0_14z };
  assign celloutsig_1_1z = in_data[148:142] % { 1'h1, in_data[139:134] };
  assign celloutsig_1_2z = { celloutsig_1_1z[4:3], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[181:178] };
  assign celloutsig_0_0z = | in_data[79:64];
  assign celloutsig_1_16z = | { in_data[134:125], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_13z = | { celloutsig_0_1z[7], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_15z = | celloutsig_0_7z[6:0];
  assign celloutsig_0_17z = | { celloutsig_0_1z[9:3], celloutsig_0_16z };
  assign celloutsig_1_15z = { in_data[110:101], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z } ^ in_data[147:126];
  assign celloutsig_1_19z = in_data[155:139] ^ { in_data[132:131], celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_1z[6:1], celloutsig_0_6z, celloutsig_0_6z } ^ in_data[52:45];
  assign celloutsig_0_1z = { in_data[10:1], celloutsig_0_0z, celloutsig_0_0z } ^ in_data[43:32];
  assign celloutsig_0_10z = { celloutsig_0_7z[5], celloutsig_0_9z, celloutsig_0_9z } ^ { celloutsig_0_5z[6], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_7z[5:2], celloutsig_0_13z, celloutsig_0_8z } ^ { celloutsig_0_5z[8:6], celloutsig_0_10z };
  assign celloutsig_0_22z = { in_data[78:70], celloutsig_0_21z } ^ { celloutsig_0_7z[0], celloutsig_0_18z };
  assign celloutsig_0_25z = { celloutsig_0_1z[11:1], _03_[7], _02_, _03_[5], _01_, _03_[3:1], _00_, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_12z } ^ { _03_[7], _02_, _03_[5], _01_, _03_[3:1], celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_1_3z = in_data[151:149] ^ celloutsig_1_2z[2:0];
  assign { _03_[6], _03_[4], _03_[0] } = { _02_, _01_, _00_ };
  assign { out_data[128], out_data[112:96], out_data[39:32], out_data[29:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
