# Limited MIPS Piplined Processor
This work represents a limited MIPS processor that was the final project of the course computer architecture and organization. It consists of the design of the whole processor with its block diagram. In addition to its implementation using Verilog. 

The course was taken in the fall semester of 2020/2021. 
