

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_19_9_5_3_0_6u_config8_s'
================================================================
* Date:           Mon Apr 28 18:41:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  20.596 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |      677|    13014|  20.310 us|  0.390 ms|  677|  13014|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config8_s_fu_158  |compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config8_s  |        2|       75|  60.000 ns|  2.250 us|    2|   75|       no|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      676|    13013|    4 ~ 77|          -|          -|   169|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     34|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        1|   3|   1575|   2653|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     53|    -|
|Register         |        -|   -|     38|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   3|   1613|   2740|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   3|      3|     13|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config8_s_fu_158  |compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config8_s  |        1|   3|  1575|  2653|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                             |                                                                       |        1|   3|  1575|  2653|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_282_p2   |         +|   0|  0|  15|           8|           1|
    |ap_block_state2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln51_fu_276_p2  |      icmp|   0|  0|  15|           8|           8|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  34|          18|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  17|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |indvar_flatten_fu_148  |   9|          2|    8|         16|
    |layer7_out_blk_n       |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  53|         12|   12|         26|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                              Name                                             | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                      |  3|   0|    3|          0|
    |ap_done_reg                                                                                    |  1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config8_s_fu_158_ap_start_reg  |  1|   0|    1|          0|
    |indvar_flatten_fu_148                                                                          |  8|   0|    8|          0|
    |start_once_reg                                                                                 |  1|   0|    1|          0|
    |trunc_ln57_1_reg_346                                                                           |  6|   0|    6|          0|
    |trunc_ln57_2_reg_351                                                                           |  6|   0|    6|          0|
    |trunc_ln57_3_reg_356                                                                           |  6|   0|    6|          0|
    |trunc_ln57_reg_341                                                                             |  6|   0|    6|          0|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                          | 38|   0|   38|          0|
    +-----------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8>|  return value|
|layer7_out_dout            |   in|   24|     ap_fifo|                                                              layer7_out|       pointer|
|layer7_out_empty_n         |   in|    1|     ap_fifo|                                                              layer7_out|       pointer|
|layer7_out_read            |  out|    1|     ap_fifo|                                                              layer7_out|       pointer|
|layer7_out_num_data_valid  |   in|    9|     ap_fifo|                                                              layer7_out|       pointer|
|layer7_out_fifo_cap        |   in|    9|     ap_fifo|                                                              layer7_out|       pointer|
|layer8_out_din             |  out|  114|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_full_n          |   in|    1|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_write           |  out|    1|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_num_data_valid  |   in|    8|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_fifo_cap        |   in|    8|     ap_fifo|                                                              layer8_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 4 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i114 %layer8_out, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %layer7_out, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.body12.i" [firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 8 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.89>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 9 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (2.11ns)   --->   "%icmp_ln51 = icmp_eq  i8 %indvar_flatten_load, i8 169" [firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 10 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (2.11ns)   --->   "%add_ln51 = add i8 %indvar_flatten_load, i8 1" [firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 11 'add' 'add_ln51' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.cond.cleanup11.i, void %_ZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tE.10.exit" [firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 12 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] ( I:3.78ns O:3.78ns )   --->   "%layer7_out_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %layer7_out" [firmware/nnet_utils/nnet_conv2d_stream.h:57->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 13 'read' 'layer7_out_read' <Predicate = (!icmp_ln51)> <Delay = 3.78> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.78> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 169> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i24 %layer7_out_read" [firmware/nnet_utils/nnet_conv2d_stream.h:57->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 14 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = partselect i6 @_ssdm_op_PartSelect.i6.i24.i32.i32, i24 %layer7_out_read, i32 6, i32 11" [firmware/nnet_utils/nnet_conv2d_stream.h:57->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 15 'partselect' 'trunc_ln57_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln57_2 = partselect i6 @_ssdm_op_PartSelect.i6.i24.i32.i32, i24 %layer7_out_read, i32 12, i32 17" [firmware/nnet_utils/nnet_conv2d_stream.h:57->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 16 'partselect' 'trunc_ln57_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln57_3 = partselect i6 @_ssdm_op_PartSelect.i6.i24.i32.i32, i24 %layer7_out_read, i32 18, i32 23" [firmware/nnet_utils/nnet_conv2d_stream.h:57->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 17 'partselect' 'trunc_ln57_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln57 = call void @compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config8>, i6 %trunc_ln57, i6 %trunc_ln57_1, i6 %trunc_ln57_2, i6 %trunc_ln57_3, i114 %layer8_out, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E, i32 %sX_1, i32 %sY_1, i32 %pY_1, i32 %pX_1, i1 %outidx_33, i17 %w8" [firmware/nnet_utils/nnet_conv2d_stream.h:57->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 18 'call' 'call_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln51 = store i8 %add_ln51, i8 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:51->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 19 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.61>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [firmware/nnet_utils/nnet_conv2d_stream.h:79]   --->   Operation 20 'ret' 'ret_ln79' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 169, i64 169, i64 169"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln57 = call void @compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config8>, i6 %trunc_ln57, i6 %trunc_ln57_1, i6 %trunc_ln57_2, i6 %trunc_ln57_3, i114 %layer8_out, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i6 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1, i6 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4, i6 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E, i32 %sX_1, i32 %sY_1, i32 %pY_1, i32 %pX_1, i1 %outidx_33, i17 %w8" [firmware/nnet_utils/nnet_conv2d_stream.h:57->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 23 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.body12.i" [firmware/nnet_utils/nnet_conv2d_stream.h:53->firmware/nnet_utils/nnet_conv2d_stream.h:77]   --->   Operation 24 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer7_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer8_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outidx_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten        (alloca           ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln51               (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln51             (icmp             ) [ 0011]
add_ln51              (add              ) [ 0000]
br_ln51               (br               ) [ 0000]
layer7_out_read       (read             ) [ 0000]
trunc_ln57            (trunc            ) [ 0001]
trunc_ln57_1          (partselect       ) [ 0001]
trunc_ln57_2          (partselect       ) [ 0001]
trunc_ln57_3          (partselect       ) [ 0001]
store_ln51            (store            ) [ 0000]
ret_ln79              (ret              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
call_ln57             (call             ) [ 0000]
br_ln53               (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer7_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer7_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer8_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="sX_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="sY_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="pY_1">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="pX_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="outidx_33">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx_33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="w8">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config8>"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="layer7_out_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="24" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer7_out_read/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config8_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="0" index="3" bw="6" slack="0"/>
<pin id="163" dir="0" index="4" bw="6" slack="0"/>
<pin id="164" dir="0" index="5" bw="114" slack="0"/>
<pin id="165" dir="0" index="6" bw="6" slack="0"/>
<pin id="166" dir="0" index="7" bw="6" slack="0"/>
<pin id="167" dir="0" index="8" bw="6" slack="0"/>
<pin id="168" dir="0" index="9" bw="6" slack="0"/>
<pin id="169" dir="0" index="10" bw="6" slack="0"/>
<pin id="170" dir="0" index="11" bw="6" slack="0"/>
<pin id="171" dir="0" index="12" bw="6" slack="0"/>
<pin id="172" dir="0" index="13" bw="6" slack="0"/>
<pin id="173" dir="0" index="14" bw="6" slack="0"/>
<pin id="174" dir="0" index="15" bw="6" slack="0"/>
<pin id="175" dir="0" index="16" bw="6" slack="0"/>
<pin id="176" dir="0" index="17" bw="6" slack="0"/>
<pin id="177" dir="0" index="18" bw="6" slack="0"/>
<pin id="178" dir="0" index="19" bw="6" slack="0"/>
<pin id="179" dir="0" index="20" bw="6" slack="0"/>
<pin id="180" dir="0" index="21" bw="6" slack="0"/>
<pin id="181" dir="0" index="22" bw="6" slack="0"/>
<pin id="182" dir="0" index="23" bw="6" slack="0"/>
<pin id="183" dir="0" index="24" bw="6" slack="0"/>
<pin id="184" dir="0" index="25" bw="6" slack="0"/>
<pin id="185" dir="0" index="26" bw="6" slack="0"/>
<pin id="186" dir="0" index="27" bw="6" slack="0"/>
<pin id="187" dir="0" index="28" bw="6" slack="0"/>
<pin id="188" dir="0" index="29" bw="6" slack="0"/>
<pin id="189" dir="0" index="30" bw="6" slack="0"/>
<pin id="190" dir="0" index="31" bw="6" slack="0"/>
<pin id="191" dir="0" index="32" bw="6" slack="0"/>
<pin id="192" dir="0" index="33" bw="6" slack="0"/>
<pin id="193" dir="0" index="34" bw="6" slack="0"/>
<pin id="194" dir="0" index="35" bw="6" slack="0"/>
<pin id="195" dir="0" index="36" bw="6" slack="0"/>
<pin id="196" dir="0" index="37" bw="6" slack="0"/>
<pin id="197" dir="0" index="38" bw="6" slack="0"/>
<pin id="198" dir="0" index="39" bw="6" slack="0"/>
<pin id="199" dir="0" index="40" bw="6" slack="0"/>
<pin id="200" dir="0" index="41" bw="6" slack="0"/>
<pin id="201" dir="0" index="42" bw="6" slack="0"/>
<pin id="202" dir="0" index="43" bw="6" slack="0"/>
<pin id="203" dir="0" index="44" bw="6" slack="0"/>
<pin id="204" dir="0" index="45" bw="6" slack="0"/>
<pin id="205" dir="0" index="46" bw="6" slack="0"/>
<pin id="206" dir="0" index="47" bw="6" slack="0"/>
<pin id="207" dir="0" index="48" bw="6" slack="0"/>
<pin id="208" dir="0" index="49" bw="6" slack="0"/>
<pin id="209" dir="0" index="50" bw="32" slack="0"/>
<pin id="210" dir="0" index="51" bw="32" slack="0"/>
<pin id="211" dir="0" index="52" bw="32" slack="0"/>
<pin id="212" dir="0" index="53" bw="32" slack="0"/>
<pin id="213" dir="0" index="54" bw="1" slack="0"/>
<pin id="214" dir="0" index="55" bw="17" slack="0"/>
<pin id="215" dir="1" index="56" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln0_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="indvar_flatten_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln51_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln51_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln57_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="24" slack="0"/>
<pin id="290" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln57_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="0" index="1" bw="24" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="0" index="3" bw="5" slack="0"/>
<pin id="298" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln57_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln57_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="0" index="1" bw="24" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="0" index="3" bw="6" slack="0"/>
<pin id="309" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln57_2/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln57_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="24" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln57_3/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln51_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="1"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="indvar_flatten_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="341" class="1005" name="trunc_ln57_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="1"/>
<pin id="343" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln57 "/>
</bind>
</comp>

<comp id="346" class="1005" name="trunc_ln57_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="1"/>
<pin id="348" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln57_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="trunc_ln57_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="1"/>
<pin id="353" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln57_2 "/>
</bind>
</comp>

<comp id="356" class="1005" name="trunc_ln57_3_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="1"/>
<pin id="358" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln57_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="104" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="122" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="216"><net_src comp="138" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="158" pin=8"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="158" pin=9"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="158" pin=10"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="158" pin=11"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="158" pin=12"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="158" pin=13"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="158" pin=14"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="158" pin=15"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="158" pin=16"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="158" pin=17"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="158" pin=18"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="158" pin=19"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="158" pin=20"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="158" pin=21"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="158" pin=22"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="158" pin=23"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="158" pin=24"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="158" pin=25"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="158" pin=26"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="158" pin=27"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="158" pin=28"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="158" pin=29"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="158" pin=30"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="158" pin=31"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="158" pin=32"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="158" pin=33"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="158" pin=34"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="158" pin=35"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="158" pin=36"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="158" pin=37"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="158" pin=38"/></net>

<net id="251"><net_src comp="70" pin="0"/><net_sink comp="158" pin=39"/></net>

<net id="252"><net_src comp="72" pin="0"/><net_sink comp="158" pin=40"/></net>

<net id="253"><net_src comp="74" pin="0"/><net_sink comp="158" pin=41"/></net>

<net id="254"><net_src comp="76" pin="0"/><net_sink comp="158" pin=42"/></net>

<net id="255"><net_src comp="78" pin="0"/><net_sink comp="158" pin=43"/></net>

<net id="256"><net_src comp="80" pin="0"/><net_sink comp="158" pin=44"/></net>

<net id="257"><net_src comp="82" pin="0"/><net_sink comp="158" pin=45"/></net>

<net id="258"><net_src comp="84" pin="0"/><net_sink comp="158" pin=46"/></net>

<net id="259"><net_src comp="86" pin="0"/><net_sink comp="158" pin=47"/></net>

<net id="260"><net_src comp="88" pin="0"/><net_sink comp="158" pin=48"/></net>

<net id="261"><net_src comp="90" pin="0"/><net_sink comp="158" pin=49"/></net>

<net id="262"><net_src comp="92" pin="0"/><net_sink comp="158" pin=50"/></net>

<net id="263"><net_src comp="94" pin="0"/><net_sink comp="158" pin=51"/></net>

<net id="264"><net_src comp="96" pin="0"/><net_sink comp="158" pin=52"/></net>

<net id="265"><net_src comp="98" pin="0"/><net_sink comp="158" pin=53"/></net>

<net id="266"><net_src comp="100" pin="0"/><net_sink comp="158" pin=54"/></net>

<net id="267"><net_src comp="102" pin="0"/><net_sink comp="158" pin=55"/></net>

<net id="272"><net_src comp="116" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="118" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="273" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="120" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="152" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="299"><net_src comp="124" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="152" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="126" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="128" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="303"><net_src comp="293" pin="4"/><net_sink comp="158" pin=2"/></net>

<net id="310"><net_src comp="124" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="152" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="130" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="132" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="314"><net_src comp="304" pin="4"/><net_sink comp="158" pin=3"/></net>

<net id="321"><net_src comp="124" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="152" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="134" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="136" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="325"><net_src comp="315" pin="4"/><net_sink comp="158" pin=4"/></net>

<net id="330"><net_src comp="282" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="148" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="344"><net_src comp="288" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="349"><net_src comp="293" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="354"><net_src comp="304" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="359"><net_src comp="315" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="158" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer8_out | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9 | {2 3 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7 | {2 3 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3 | {2 3 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6 | {2 3 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2 | {2 3 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5 | {2 3 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1 | {2 3 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4 | {2 3 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E | {2 3 }
	Port: sX_1 | {2 3 }
	Port: sY_1 | {2 3 }
	Port: pY_1 | {2 3 }
	Port: pX_1 | {2 3 }
	Port: outidx_33 | {}
	Port: w8 | {}
 - Input state : 
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : layer7_out | {2 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : sX_1 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : sY_1 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : pY_1 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : pX_1 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : outidx_33 | {2 3 }
	Port: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<19,9,5,3,0>,6u>,config8> : w8 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln51 : 1
		add_ln51 : 1
		br_ln51 : 2
		call_ln57 : 1
		store_ln51 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config8_s_fu_158 |    3    |   4.83  |   1004  |   1302  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                 icmp_ln51_fu_276                                 |    0    |    0    |    0    |    15   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                  add_ln51_fu_282                                 |    0    |    0    |    0    |    15   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                            layer7_out_read_read_fu_152                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                 trunc_ln57_fu_288                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                trunc_ln57_1_fu_293                               |    0    |    0    |    0    |    0    |
|partselect|                                trunc_ln57_2_fu_304                               |    0    |    0    |    0    |    0    |
|          |                                trunc_ln57_3_fu_315                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |    3    |   4.83  |   1004  |   1332  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|indvar_flatten_reg_331|    8   |
| trunc_ln57_1_reg_346 |    6   |
| trunc_ln57_2_reg_351 |    6   |
| trunc_ln57_3_reg_356 |    6   |
|  trunc_ln57_reg_341  |    6   |
+----------------------+--------+
|         Total        |   32   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                       Comp                                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config8_s_fu_158 |  p1  |   2  |   6  |   12   ||    0    ||    9    |
| grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config8_s_fu_158 |  p2  |   2  |   6  |   12   ||    0    ||    9    |
| grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config8_s_fu_158 |  p3  |   2  |   6  |   12   ||    0    ||    9    |
| grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config8_s_fu_158 |  p4  |   2  |   6  |   12   ||    0    ||    9    |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                       Total                                      |      |      |      |   48   ||   6.44  ||    0    ||    36   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    4   |  1004  |  1332  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   36   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   11   |  1036  |  1368  |
+-----------+--------+--------+--------+--------+
