$date
	Sun Oct 02 15:01:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module divideby8_tb $end
$var event 1 ! watchdog $end
$var event 1 " tb_cycle_update $end
$var event 1 # reset_divby8 $end
$var event 1 $ error $end
$var event 1 % case_2 $end
$var wire 1 & clock_by_8 $end
$var reg 1 ' clock $end
$var reg 1 ( reset $end
$var integer 32 ) tb_cycle_number [31:0] $end
$var integer 32 * total_errors [31:0] $end
$scope module dvt $end
$var wire 1 ' clock $end
$var wire 1 ( reset $end
$var wire 1 & clock_by_8 $end
$var reg 4 + counter [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
b1 )
0(
0'
0&
1%
1$
1#
1"
1!
$end
#5
1'
#10
b10 )
0'
1"
1(
#15
b1 +
1'
#20
0'
#25
b10 +
1'
#30
0'
#35
b11 +
1'
#40
0'
#45
b100 +
1'
#50
0'
#55
b101 +
1'
#60
0'
#65
b110 +
1'
#70
0'
#75
1&
b111 +
1'
#80
0'
#85
0&
b0 +
1'
#90
0'
#95
b1 +
1'
#100
0'
#105
b10 +
1'
#110
0'
#115
b11 +
1'
#120
0'
#125
b100 +
1'
#130
0'
#135
b101 +
1'
#140
0'
#145
b110 +
1'
#150
0'
#155
1&
b111 +
1'
#160
0'
#165
0&
b0 +
1'
#170
0'
#175
b1 +
1'
#180
0'
#185
b10 +
1'
#190
0'
#195
b11 +
1'
#200
0'
#205
b100 +
1'
#210
0'
#215
b101 +
1'
#220
0'
#225
b110 +
1'
#230
0'
#235
1&
b111 +
1'
#240
0'
#245
0&
b0 +
1'
#250
0'
#255
b1 +
1'
#260
0'
#265
b10 +
1'
#270
0'
#275
b11 +
1'
#280
0'
#285
b100 +
1'
#290
0'
#295
b101 +
1'
#300
0'
1!
