
*** Running vivado
    with args -log design_1_LL_prefetch_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_LL_prefetch_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_LL_prefetch_0_0.tcl -notrace
Command: synth_design -top design_1_LL_prefetch_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 338.070 ; gain = 128.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_LL_prefetch_0_0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ip/design_1_LL_prefetch_0_0/synth/design_1_LL_prefetch_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'LL_prefetch' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch.v:12]
	Parameter ap_ST_fsm_state1 bound to: 44'b00000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 44'b00000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 44'b00000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 44'b00000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 44'b00000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 44'b00000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 44'b00000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 44'b00000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 44'b00000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 44'b00000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 44'b00000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 44'b00000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 44'b00000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 44'b00000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 44'b00000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 44'b00000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 44'b00000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 44'b00000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 44'b00000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 44'b00000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 44'b00000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 44'b00000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 44'b00000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 44'b00000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 44'b00000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 44'b00000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 44'b00000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 44'b00000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 44'b00000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 44'b00000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 44'b00000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 44'b00000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 44'b00000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 44'b00000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 44'b00000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 44'b00000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 44'b00000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 44'b00000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 44'b00000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 44'b00001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 44'b00010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 44'b00100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 44'b01000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 44'b10000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv32_1B bound to: 27 - type: integer 
	Parameter ap_const_lv32_22 bound to: 34 - type: integer 
	Parameter ap_const_lv32_23 bound to: 35 - type: integer 
	Parameter ap_const_lv32_24 bound to: 36 - type: integer 
	Parameter ap_const_lv32_29 bound to: 41 - type: integer 
	Parameter ap_const_lv32_2A bound to: 42 - type: integer 
	Parameter C_S_AXI_CFG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CFG_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_BUS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_BUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_BUS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_BUS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_BUS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_BUS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_BUS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_BUS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_A_BUS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_A_BUS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv5_14 bound to: 5'b10100 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv7_40 bound to: 7'b1000000 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv32_2B bound to: 43 - type: integer 
	Parameter C_S_AXI_CFG_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_A_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch.v:246]
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_CFG_s_axi' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_CFG_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_A_VAL_DATA_0 bound to: 6'b010000 
	Parameter ADDR_A_VAL_CTRL bound to: 6'b010100 
	Parameter ADDR_A_OFFS_DATA_0 bound to: 6'b011000 
	Parameter ADDR_A_OFFS_CTRL bound to: 6'b011100 
	Parameter ADDR_A_SKIP_OFFS_DATA_0 bound to: 6'b100000 
	Parameter ADDR_A_SKIP_OFFS_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_CFG_s_axi.v:208]
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_CFG_s_axi' (1#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_CFG_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_A_BUS_m_axi' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_A_BUS_m_axi_throttl' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_A_BUS_m_axi_throttl' (2#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_A_BUS_m_axi_write' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:1491]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_A_BUS_m_axi_fifo' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_A_BUS_m_axi_fifo' (3#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_A_BUS_m_axi_fifo__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_A_BUS_m_axi_fifo__parameterized0' (3#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_A_BUS_m_axi_buffer' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_A_BUS_m_axi_buffer' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_A_BUS_m_axi_fifo__parameterized1' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_A_BUS_m_axi_fifo__parameterized1' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_A_BUS_m_axi_fifo__parameterized2' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_A_BUS_m_axi_fifo__parameterized2' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:397]
WARNING: [Synth 8-3848] Net AWREGION in module/entity LL_prefetch_A_BUS_m_axi_write does not have driver. [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:1523]
WARNING: [Synth 8-3848] Net WID in module/entity LL_prefetch_A_BUS_m_axi_write does not have driver. [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:1528]
WARNING: [Synth 8-3848] Net WUSER in module/entity LL_prefetch_A_BUS_m_axi_write does not have driver. [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:1532]
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_A_BUS_m_axi_write' (5#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:1491]
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_A_BUS_m_axi_read' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_A_BUS_m_axi_fifo__parameterized3' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_A_BUS_m_axi_fifo__parameterized3' (5#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_A_BUS_m_axi_buffer__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_A_BUS_m_axi_buffer__parameterized0' (5#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_A_BUS_m_axi_reg_slice' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:293]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_A_BUS_m_axi_reg_slice' (6#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'LL_prefetch_A_BUS_m_axi_fifo__parameterized4' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_A_BUS_m_axi_fifo__parameterized4' (6#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:397]
WARNING: [Synth 8-3848] Net ARREGION in module/entity LL_prefetch_A_BUS_m_axi_read does not have driver. [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_A_BUS_m_axi_read' (7#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch_A_BUS_m_axi' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:10]
INFO: [Synth 8-256] done synthesizing module 'LL_prefetch' (9#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_LL_prefetch_0_0' (10#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ip/design_1_LL_prefetch_0_0/synth/design_1_LL_prefetch_0_0.v:58]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port WID[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWREGION[3]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWREGION[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWREGION[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWREGION[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARREGION[3]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARREGION[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARREGION[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARREGION[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 383.887 ; gain = 173.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 383.887 ; gain = 173.930
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ip/design_1_LL_prefetch_0_0/constraints/LL_prefetch_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ip/design_1_LL_prefetch_0_0/constraints/LL_prefetch_ooc.xdc] for cell 'inst'
Parsing XDC File [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.runs/design_1_LL_prefetch_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.runs/design_1_LL_prefetch_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 712.297 ; gain = 0.063
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 712.297 ; gain = 502.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 712.297 ; gain = 502.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 712.297 ; gain = 502.340
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch_A_BUS_m_axi.v:485]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_342_reg[31:30]' into 'tmp_2_reg_337_reg[31:30]' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch.v:1242]
INFO: [Synth 8-4471] merging register 'tmp_4_reg_347_reg[31:30]' into 'tmp_2_reg_337_reg[31:30]' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ipshared/9a5a/hdl/verilog/LL_prefetch.v:1250]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_319_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_fu_331_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond2_fu_262_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_319_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_fu_331_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 712.297 ; gain = 502.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 30    
	               30 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 78    
+---RAMs : 
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
+---Muxes : 
	   3 Input     44 Bit        Muxes := 1     
	  45 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 19    
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 61    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LL_prefetch_CFG_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module LL_prefetch_A_BUS_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LL_prefetch_A_BUS_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module LL_prefetch_A_BUS_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module LL_prefetch_A_BUS_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module LL_prefetch_A_BUS_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module LL_prefetch_A_BUS_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module LL_prefetch_A_BUS_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module LL_prefetch_A_BUS_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module LL_prefetch_A_BUS_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module LL_prefetch_A_BUS_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module LL_prefetch_A_BUS_m_axi_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module LL_prefetch_A_BUS_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module LL_prefetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               30 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   3 Input     44 Bit        Muxes := 1     
	  45 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tmp_fu_331_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port WID[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port BID[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port RID[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWCACHE[3]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWCACHE[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWCACHE[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWCACHE[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWPROT[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWPROT[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWPROT[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWREGION[3]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWREGION[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWREGION[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWREGION[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_AWUSER[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_WUSER[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design LL_prefetch_A_BUS_m_axi has unconnected port I_ARBURST[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/LL_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/LL_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/LL_prefetch_A_BUS_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/LL_prefetch_A_BUS_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/LL_prefetch_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/LL_prefetch_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/LL_prefetch_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/LL_prefetch_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/LL_prefetch_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/LL_prefetch_A_BUS_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/LL_prefetch_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/LL_prefetch_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/LL_prefetch_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/LL_prefetch_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/LL_prefetch_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/LL_prefetch_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\LL_prefetch_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/LL_prefetch_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/LL_prefetch_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/LL_prefetch_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/LL_prefetch_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\LL_prefetch_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/start_addr_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/start_addr_buf_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/start_addr_buf_reg[0]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/align_len_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/align_len_reg[0]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/end_addr_buf_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/end_addr_buf_reg[0]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/bresp_tmp_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/bresp_tmp_reg[0]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/data_p2_reg[33]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[33]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[32]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/start_addr_buf_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/start_addr_buf_reg[0]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/align_len_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/align_len_reg[0]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/end_addr_buf_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/end_addr_buf_reg[0]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (new_node_0_rec_reg_396_reg[31]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (new_node_0_rec_reg_396_reg[30]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (p_0_rec_reg_155_reg[31]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (p_0_rec_reg_155_reg[30]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (tmp_2_reg_337_reg[31]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (tmp_2_reg_337_reg[30]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (A_BUS_addr_2_reg_359_reg[31]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (A_BUS_addr_2_reg_359_reg[30]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (p_rec_reg_401_reg[31]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (p_rec_reg_401_reg[30]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (skip_old_node_0_rec_reg_143_reg[31]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (skip_old_node_0_rec_reg_143_reg[30]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (a_val2_sum7_reg_406_reg[31]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (a_val2_sum7_reg_406_reg[30]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (A_BUS_addr_5_reg_411_reg[31]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (A_BUS_addr_5_reg_411_reg[30]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (a_skip_offs6_sum_reg_385_reg[31]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (a_skip_offs6_sum_reg_385_reg[30]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (a_offs4_sum_reg_374_reg[31]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (a_offs4_sum_reg_374_reg[30]) is unused and will be removed from module LL_prefetch.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 712.297 ; gain = 502.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|LL_prefetch_A_BUS_m_axi_buffer | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|LL_prefetch_A_BUS_m_axi_buffer | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 712.297 ; gain = 502.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 755.039 ; gain = 545.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]) is unused and will be removed from module LL_prefetch.
WARNING: [Synth 8-3332] Sequential element (LL_prefetch_A_BUS_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]) is unused and will be removed from module LL_prefetch.
INFO: [Synth 8-4480] The timing for the instance inst/LL_prefetch_A_BUS_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/LL_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 755.039 ; gain = 545.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 755.039 ; gain = 545.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 755.039 ; gain = 545.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 755.039 ; gain = 545.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 755.039 ; gain = 545.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 755.039 ; gain = 545.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 755.039 ; gain = 545.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LL_prefetch | ap_pipeline_reg_pp0_iter15_tmp_reg_426_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LL_prefetch | ap_CS_fsm_reg[40]                             | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|LL_prefetch | ap_CS_fsm_reg[33]                             | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|LL_prefetch | ap_CS_fsm_reg[23]                             | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LL_prefetch | ap_enable_reg_pp0_iter8_reg                   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LL_prefetch | ap_enable_reg_pp0_iter15_reg                  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   126|
|2     |LUT1     |   128|
|3     |LUT2     |   327|
|4     |LUT3     |   389|
|5     |LUT4     |   173|
|6     |LUT5     |   135|
|7     |LUT6     |   165|
|8     |MUXF7    |     2|
|9     |RAMB18E1 |     2|
|10    |SRL16E   |   142|
|11    |FDRE     |  1663|
|12    |FDSE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------------------------+------+
|      |Instance                           |Module                                         |Cells |
+------+-----------------------------------+-----------------------------------------------+------+
|1     |top                                |                                               |  3254|
|2     |  inst                             |LL_prefetch                                    |  3254|
|3     |    LL_prefetch_A_BUS_m_axi_U      |LL_prefetch_A_BUS_m_axi                        |  2106|
|4     |      bus_read                     |LL_prefetch_A_BUS_m_axi_read                   |  1016|
|5     |        buff_rdata                 |LL_prefetch_A_BUS_m_axi_buffer__parameterized0 |   172|
|6     |        fifo_rctl                  |LL_prefetch_A_BUS_m_axi_fifo__parameterized4   |    33|
|7     |        fifo_rreq                  |LL_prefetch_A_BUS_m_axi_fifo__parameterized3   |   258|
|8     |        rs_rdata                   |LL_prefetch_A_BUS_m_axi_reg_slice              |   112|
|9     |      bus_write                    |LL_prefetch_A_BUS_m_axi_write                  |  1067|
|10    |        buff_wdata                 |LL_prefetch_A_BUS_m_axi_buffer                 |   183|
|11    |        \bus_equal_gen.fifo_burst  |LL_prefetch_A_BUS_m_axi_fifo                   |    82|
|12    |        fifo_resp                  |LL_prefetch_A_BUS_m_axi_fifo__parameterized1   |    25|
|13    |        fifo_resp_to_user          |LL_prefetch_A_BUS_m_axi_fifo__parameterized2   |    78|
|14    |        fifo_wreq                  |LL_prefetch_A_BUS_m_axi_fifo__parameterized0   |   228|
|15    |      wreq_throttl                 |LL_prefetch_A_BUS_m_axi_throttl                |    19|
|16    |    LL_prefetch_CFG_s_axi_U        |LL_prefetch_CFG_s_axi                          |   317|
+------+-----------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 755.039 ; gain = 545.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 130 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 755.039 ; gain = 166.957
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 755.039 ; gain = 545.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ip/design_1_LL_prefetch_0_0/constraints/LL_prefetch_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ip/design_1_LL_prefetch_0_0/constraints/LL_prefetch_ooc.xdc:6]
Finished Parsing XDC File [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.srcs/sources_1/bd/design_1/ip/design_1_LL_prefetch_0_0/constraints/LL_prefetch_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 167 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 760.516 ; gain = 500.844
INFO: [Common 17-1381] The checkpoint 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_prefetch/skip_list_prefetch.runs/design_1_LL_prefetch_0_0_synth_1/design_1_LL_prefetch_0_0.dcp' has been generated.
