Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Sat Feb 15 13:06:53 2020
| Host             : ubuntults-VirtualBox running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file NeuralNetworkOnBoard_power_routed.rpt -pb NeuralNetworkOnBoard_power_summary_routed.pb -rpx NeuralNetworkOnBoard_power_routed.rpx
| Design           : NeuralNetworkOnBoard
| Device           : xc7a50ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 47.976       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 47.647       |
| Device Static (W)        | 0.329        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 0.0          |
| Junction Temperature (C) | 125.0        |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    15.860 |     5159 |       --- |             --- |
|   LUT as Logic |    14.738 |     3299 |     32600 |           10.12 |
|   CARRY4       |     1.122 |      863 |      8150 |           10.59 |
|   Others       |     0.000 |      318 |       --- |             --- |
|   Register     |     0.000 |        3 |     65200 |           <0.01 |
| Signals        |    17.616 |     7619 |       --- |             --- |
| DSPs           |     8.323 |       45 |       120 |           37.50 |
| I/O            |     5.848 |       16 |       210 |            7.62 |
| Static Power   |     0.329 |          |           |                 |
| Total          |    47.976 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |    44.211 |      43.999 |      0.211 |
| Vccaux    |       1.800 |     0.262 |       0.214 |      0.048 |
| Vcco33    |       3.300 |     1.656 |       1.655 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.006 |       0.000 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs                |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| NeuralNetworkOnBoard      |    47.647 |
|   displayManagerComponent |     0.049 |
|   maxComponent            |     0.796 |
|   neuralNetworkComponent  |    40.955 |
|     OL                    |    40.955 |
|       neurons0to9[0].n    |     5.225 |
|       neurons0to9[1].n    |     8.486 |
|       neurons0to9[2].n    |     3.335 |
|       neurons0to9[3].n    |     5.967 |
|       neurons0to9[4].n    |     5.003 |
|       neurons0to9[5].n    |     5.409 |
|       neurons0to9[6].n    |     7.530 |
+---------------------------+-----------+


