Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  4 20:21:05 2021
| Host         : CST509N60 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_wrapper_control_sets_placed.rpt
| Design       : CSSTE_wrapper
| Device       : xc7k160t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    82 |
| Unused register locations in slices containing registers |   133 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           25 |
| No           | No                    | Yes                    |             588 |          203 |
| No           | Yes                   | No                     |              38 |           12 |
| Yes          | No                    | No                     |             145 |           68 |
| Yes          | No                    | Yes                    |             259 |           79 |
| Yes          | Yes                   | No                     |             554 |          250 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                              Enable Signal                              |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+---------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|  CSSTE_i/U8/inst/clkdiv[9]      |                                                                         |                                                        |                1 |              1 |
|  CSSTE_i/U8/inst/clkdiv[9]      |                                                                         | CSSTE_i/U9/inst/rst                                    |                1 |              1 |
|  CSSTE_i/U8/inst/clkdiv[6]      |                                                                         |                                                        |                1 |              1 |
|  CSSTE_i/U8/inst/clkdiv[11]     |                                                                         |                                                        |                1 |              1 |
|  CSSTE_i/U8/inst/clkdiv[11]     |                                                                         | CSSTE_i/U9/inst/rst                                    |                1 |              1 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U6/inst/M2/EN_i_1_n_2                                           | CSSTE_i/U9/inst/rst                                    |                1 |              1 |
|  CSSTE_i/U8/inst/Clk_CPU        |                                                                         |                                                        |                2 |              2 |
|  CSSTE_i/U8/inst/clkdiv[6]      |                                                                         | CSSTE_i/U9/inst/rst                                    |                1 |              2 |
|  CSSTE_i/U1/inst/IF_reg_ID/E[0] |                                                                         |                                                        |                1 |              3 |
| ~CSSTE_i/U8/inst/Clk_CPU        |                                                                         | CSSTE_i/U9/inst/rst                                    |                1 |              4 |
| ~CSSTE_i/U8/inst/Clk_CPU        | CSSTE_i/U7/inst/LED_P2S/shift_count[3]_i_1_n_0                          | CSSTE_i/U9/inst/rst                                    |                1 |              4 |
| ~CSSTE_i/U8/inst/Clk_CPU        |                                                                         |                                                        |                3 |              5 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U6/inst/M2/shift_count[5]_i_1_n_2                               | CSSTE_i/U9/inst/rst                                    |                2 |              6 |
| ~CSSTE_i/U8/inst/Clk_CPU        | CSSTE_i/U10/inst/counter_Ctrl                                           | CSSTE_i/U9/inst/rst                                    |                1 |              6 |
|  CSSTE_i/U8/inst/clkdiv[1]      | CSSTE_i/U11/inst/vga_controller/v_count                                 | CSSTE_i/U9/inst/rst                                    |                6 |             10 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_2                                 |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_14                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_10                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_11                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_15                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_6                                 |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_33                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_29                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_26                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_20                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_28                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_31                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_23                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_25                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_30                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_9                                 |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_7                                 |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_5                                 |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_27                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_32                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_3                                 |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_21                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_22                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_4                                 |                                                        |                4 |             12 |
|  CSSTE_i/U8/inst/clkdiv[1]      |                                                                         | CSSTE_i/U9/inst/rst                                    |                6 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_24                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_8                                 |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_12                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_16                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_13                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_17                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_18                                |                                                        |                4 |             12 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U11/inst/vga_debugger/Blue[0]_19                                |                                                        |                4 |             12 |
|  CSSTE_i/U1/n_1_121_BUFG        |                                                                         |                                                        |                8 |             14 |
| ~CSSTE_i/U8/inst/Clk_CPU        | CSSTE_i/U7/inst/LED_P2S/buffer[0]_i_1_n_0                               |                                                        |                4 |             16 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U9/inst/pulse_out[3]_i_2_n_0                                    |                                                        |                6 |             17 |
|  CSSTE_i/U8/inst/Clk_CPU        | CSSTE_i/U4/inst/GPIOf0000000_we                                         | CSSTE_i/U9/inst/rst                                    |                9 |             18 |
|  clk_100mhz_IBUF_BUFG           |                                                                         | CSSTE_i/U11/inst/vga_debugger/display_addr[11]_i_1_n_2 |                6 |             26 |
|  CSSTE_i/U8/inst/Clk_CPU        | CSSTE_i/U1/inst/goddamn_seven_counter1_carry__2_n_2                     | CSSTE_i/U9/inst/rst                                    |                9 |             30 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers                 | CSSTE_i/U9/inst/rst                                    |               13 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[12][31]_i_1_n_2 | CSSTE_i/U9/inst/rst                                    |               20 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[10][31]_i_1_n_2 | CSSTE_i/U9/inst/rst                                    |               16 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[11][31]_i_1_n_2 | CSSTE_i/U9/inst/rst                                    |               16 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[13][31]_i_1_n_2 | CSSTE_i/U9/inst/rst                                    |               15 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[14][31]_i_1_n_2 | CSSTE_i/U9/inst/rst                                    |               13 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[15][31]_i_1_n_2 | CSSTE_i/U9/inst/rst                                    |               12 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[5][31]_i_1_n_2  | CSSTE_i/U9/inst/rst                                    |               13 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[6][31]_i_1_n_2  | CSSTE_i/U9/inst/rst                                    |               18 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[7][31]_i_1_n_2  | CSSTE_i/U9/inst/rst                                    |               23 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[8][31]_i_1_n_2  | CSSTE_i/U9/inst/rst                                    |               15 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[3][31]_i_1_n_2  | CSSTE_i/U9/inst/rst                                    |               14 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[4][31]_i_1_n_2  | CSSTE_i/U9/inst/rst                                    |               12 |             32 |
| ~CSSTE_i/U8/inst/Clk_CPU        | CSSTE_i/U10/inst/counter0_Lock                                          | CSSTE_i/U9/inst/rst                                    |                9 |             32 |
| ~CSSTE_i/U8/inst/Clk_CPU        | CSSTE_i/U10/inst/counter1_Lock                                          | CSSTE_i/U9/inst/rst                                    |               11 |             32 |
| ~CSSTE_i/U8/inst/Clk_CPU        | CSSTE_i/U10/inst/counter2_Lock                                          | CSSTE_i/U9/inst/rst                                    |                7 |             32 |
|  CSSTE_i/U8/inst/clkdiv[6]      | CSSTE_i/U10/inst/counter0[31]                                           | CSSTE_i/U9/inst/rst                                    |               10 |             32 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U9/inst/rst_counter[0]_i_1_n_0                                  | CSSTE_i/U9/inst/counter[0]_i_1_n_0                     |                8 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[9][31]_i_1_n_2  | CSSTE_i/U9/inst/rst                                    |               11 |             32 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U9/inst/sel                                                     | CSSTE_i/U9/inst/counter[0]_i_1_n_0                     |                8 |             32 |
| ~CSSTE_i/U1/n_0_1525_BUFG       | CSSTE_i/U1/inst/instruction_decoder/registers/registers[2][31]_i_1_n_2  | CSSTE_i/U9/inst/rst                                    |               17 |             32 |
|  CSSTE_i/U8/inst/clkdiv[9]      | CSSTE_i/U10/inst/counter1[32]_i_1_n_0                                   | CSSTE_i/U9/inst/rst                                    |               10 |             33 |
|  CSSTE_i/U8/inst/clkdiv[11]     | CSSTE_i/U10/inst/counter2[32]_i_1_n_0                                   | CSSTE_i/U9/inst/rst                                    |                9 |             33 |
|  clk_100mhz_IBUF_BUFG           |                                                                         | CSSTE_i/U9/inst/rst                                    |                9 |             35 |
| ~CSSTE_i/U8/inst/Clk_CPU        | CSSTE_i/U4/inst/GPIOe0000000_we                                         |                                                        |               26 |             48 |
|  clk_100mhz_IBUF_BUFG           | CSSTE_i/U6/inst/M2/buffer[0]_i_1_n_2                                    |                                                        |               32 |             64 |
|  clk_100mhz_IBUF_BUFG           |                                                                         |                                                        |              104 |            408 |
|  CSSTE_i/U1/n_0_1525_BUFG       |                                                                         | CSSTE_i/U9/inst/rst                                    |              190 |            545 |
+---------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     2 |
| 10     |                     1 |
| 12     |                    33 |
| 14     |                     1 |
| 16+    |                    33 |
+--------+-----------------------+


