#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec 24 17:59:25 2024
# Process ID: 48340
# Current directory: C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.runs/impl_1
# Command line: vivado.exe -log nds_capture_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source nds_capture_top.tcl -notrace
# Log file: C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.runs/impl_1/nds_capture_top.vdi
# Journal file: C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.runs/impl_1\vivado.jou
# Running On: DESKTOP-0G38QBS, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 16, Host memory: 14879 MB
#-----------------------------------------------------------
source nds_capture_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aaro/Downloads/AX7020_2023.1-master/AX7020_2023.1-master/course_s1_fpga/13_hdmi_out/auto_create_project/my_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2022/Vivado/2022.2/data/ip'.
Command: link_design -top nds_capture_top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'rgb2dvi_m0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 841.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi_m0/U0'
Finished Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi_m0/U0'
Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1542.762 ; gain = 579.355
Finished Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-161] Invalid option value '#hdmi' specified for 'objects'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:23]
CRITICAL WARNING: [Common 17-161] Invalid option value '#led' specified for 'objects'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[0]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:33]
CRITICAL WARNING: [Common 17-161] Invalid option value '#keys' specified for 'objects'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'key[0]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[2]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[2]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[3]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[3]'. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc]
Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi_m0/U0'
Finished Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi_m0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1542.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 19 Warnings, 19 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1542.789 ; gain = 1122.184
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.790 . Memory (MB): peak = 1542.789 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 128a141e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1560.086 ; gain = 17.297

Starting Logic Optimization Task
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_clk_wiz_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1 into driver instance rgb2dvi_m0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_2__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0 into driver instance rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1 into driver instance rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1, which resulted in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 118d21ceb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1889.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 28 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 20 load pin(s).
Phase 2 Constant propagation | Checksum: ef14ba55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1889.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 33 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13397077c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1889.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13397077c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1889.484 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13397077c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1889.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13397077c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1889.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              28  |                                              1  |
|  Constant propagation         |               6  |              33  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1889.484 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d403f64d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1889.484 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d403f64d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1889.484 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d403f64d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.484 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.484 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d403f64d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 19 Warnings, 20 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1889.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.runs/impl_1/nds_capture_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nds_capture_top_drc_opted.rpt -pb nds_capture_top_drc_opted.pb -rpx nds_capture_top_drc_opted.rpx
Command: report_drc -file nds_capture_top_drc_opted.rpt -pb nds_capture_top_drc_opted.pb -rpx nds_capture_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.runs/impl_1/nds_capture_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.484 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bbf959e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1889.484 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17f828cd7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_clk_wiz_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 1.3 Build Placer Netlist Model | Checksum: 1e9570d2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e9570d2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1889.484 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e9570d2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23f1c31a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.392 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a3a394b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.445 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a3a394b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.447 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2753b2cf5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.484 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d5523865

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 169349dfa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000
Phase 2 Global Placement | Checksum: 169349dfa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 180281b52

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12447874b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fed29656

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1748e31a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: eb681f0e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: dccde00a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f6a1c998

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000
Phase 3 Detail Placement | Checksum: f6a1c998

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_clk_wiz_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ac1f9848

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.436 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: a815ed13

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1889.484 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_clk_wiz_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Ending Physical Synthesis Task | Checksum: a606e058

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1889.484 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: ac1f9848

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.436. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1706bfa2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1706bfa2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1706bfa2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1706bfa2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1706bfa2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1889.484 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fe0b42de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000
Ending Placer Task | Checksum: 11b9b8ca4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 19 Warnings, 23 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1889.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.runs/impl_1/nds_capture_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file nds_capture_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1889.484 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file nds_capture_top_utilization_placed.rpt -pb nds_capture_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nds_capture_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1889.484 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_clk_wiz_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1892.930 ; gain = 3.445
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 19 Warnings, 24 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1911.766 ; gain = 18.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.runs/impl_1/nds_capture_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1c14479a ConstDB: 0 ShapeSum: ff87450a RouteDB: 0
Post Restoration Checksum: NetGraph: 7b1c6442 NumContArr: badfa9cc Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 135fc0e0e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.113 ; gain = 84.262

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 135fc0e0e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2011.668 ; gain = 90.816

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 135fc0e0e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2011.668 ; gain = 90.816
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 21e4933c4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2022.398 ; gain = 101.547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.400  | TNS=0.000  | WHS=-0.469 | THS=-7.031 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 321
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 321
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 270b56c3e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2027.012 ; gain = 106.160

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 270b56c3e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2027.012 ; gain = 106.160
Phase 3 Initial Routing | Checksum: 201b2a58c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2027.012 ; gain = 106.160

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.632  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d3f6e5c3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 106.160
Phase 4 Rip-up And Reroute | Checksum: 1d3f6e5c3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 106.160

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d3f6e5c3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 106.160

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d3f6e5c3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 106.160
Phase 5 Delay and Skew Optimization | Checksum: 1d3f6e5c3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 106.160

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24c65cbe2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 106.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.787  | TNS=0.000  | WHS=0.109  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24c65cbe2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 106.160
Phase 6 Post Hold Fix | Checksum: 24c65cbe2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 106.160

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0242311 %
  Global Horizontal Routing Utilization  = 0.0308485 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b23d2a45

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 106.160

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b23d2a45

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 106.160

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16d988bb4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 106.160

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.787  | TNS=0.000  | WHS=0.109  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16d988bb4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 106.160
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 106.160

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 19 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2027.012 ; gain = 115.246
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2036.641 ; gain = 9.629
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.runs/impl_1/nds_capture_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nds_capture_top_drc_routed.rpt -pb nds_capture_top_drc_routed.pb -rpx nds_capture_top_drc_routed.rpx
Command: report_drc -file nds_capture_top_drc_routed.rpt -pb nds_capture_top_drc_routed.pb -rpx nds_capture_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.runs/impl_1/nds_capture_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file nds_capture_top_methodology_drc_routed.rpt -pb nds_capture_top_methodology_drc_routed.pb -rpx nds_capture_top_methodology_drc_routed.rpx
Command: report_methodology -file nds_capture_top_methodology_drc_routed.rpt -pb nds_capture_top_methodology_drc_routed.pb -rpx nds_capture_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_clk_wiz_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.runs/impl_1/nds_capture_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file nds_capture_top_power_routed.rpt -pb nds_capture_top_power_summary_routed.pb -rpx nds_capture_top_power_routed.rpx
Command: report_power -file nds_capture_top_power_routed.rpt -pb nds_capture_top_power_summary_routed.pb -rpx nds_capture_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_clk_wiz_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_clk_wiz_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Finished Running Vector-less Activity Propagation
105 Infos, 19 Warnings, 27 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file nds_capture_top_route_status.rpt -pb nds_capture_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file nds_capture_top_timing_summary_routed.rpt -pb nds_capture_top_timing_summary_routed.pb -rpx nds_capture_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_clk_wiz_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [runtcl-4] Executing : report_incremental_reuse -file nds_capture_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file nds_capture_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nds_capture_top_bus_skew_routed.rpt -pb nds_capture_top_bus_skew_routed.pb -rpx nds_capture_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock rgb2dvi_m0/U0/SerialClk has no logical paths from master clock clk_out1_clk_wiz_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Command: write_bitstream -force nds_capture_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nds_capture_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.633 ; gain = 442.926
INFO: [Common 17-206] Exiting Vivado at Tue Dec 24 18:00:23 2024...
