static void T_1 F_1 ( void )\r\n{\r\nstruct V_1 * V_2 = NULL ;\r\nF_2 () ;\r\nV_2 = F_3 ( NULL , NULL , L_1 ) ;\r\nif ( ! V_2 ) {\r\nF_4 ( V_3 L_2 ) ;\r\nreturn;\r\n}\r\nF_5 ( V_2 ) ;\r\nF_6 ( V_2 ) ;\r\n}\r\nstatic void T_1 F_7 ( void )\r\n{\r\nstruct V_1 * V_4 ;\r\n#ifdef F_8\r\nstruct V_1 * V_5 ;\r\nF_9 (np, L_3 , L_4 ) {\r\nF_10 ( V_5 , 1 ) ;\r\n}\r\n#endif\r\nF_4 ( V_6 L_5 ) ;\r\n#ifdef F_11\r\nF_12 () ;\r\n#endif\r\nV_4 = F_3 ( NULL , NULL , L_6 ) ;\r\nif ( V_4 ) {\r\nV_7 = F_13 ( V_4 , 0 ) ;\r\nif ( V_7 == NULL )\r\nF_4 ( V_3 L_7 ) ;\r\nF_6 ( V_4 ) ;\r\n}\r\n#if F_14 ( V_8 )\r\nF_15 () ;\r\n#endif\r\n}\r\nstatic unsigned int F_16 ( void )\r\n{\r\nunsigned int V_9 ;\r\nV_9 = F_17 ( V_7 ) ;\r\nreturn ( V_9 >> 8 ) & 0xff ;\r\n}\r\nstatic unsigned int F_18 ( void )\r\n{\r\nunsigned int V_9 ;\r\nV_9 = F_17 ( V_7 ) ;\r\nreturn ( V_9 >> 16 ) & 0xff ;\r\n}\r\nstatic unsigned int F_19 ( void )\r\n{\r\nunsigned int V_9 ;\r\nV_9 = F_17 ( V_7 ) ;\r\nreturn ( V_9 >> 24 ) & 0xf ;\r\n}\r\nstatic void F_20 ( struct V_10 * V_11 )\r\n{\r\nT_2 V_12 = F_21 ( V_13 ) ;\r\nF_22 ( V_11 , L_8 ) ;\r\nF_22 ( V_11 , L_9 , F_16 () ,\r\n( 'A' + F_18 () - 1 ) ) ;\r\nF_22 ( V_11 , L_10 , F_19 () ) ;\r\nF_22 ( V_11 , L_11 , V_12 ) ;\r\n}\r\nstatic void T_1 F_23 ( struct V_14 * V_15 )\r\n{\r\nunsigned int V_16 ;\r\nif ( ! F_24 ( V_17 ) )\r\nreturn;\r\nF_4 ( V_6 L_12 ) ;\r\nF_25 ( V_15 , 0xe0 , & V_16 ) ;\r\nF_26 ( V_15 , 0xe0 , ( V_16 & ~ 7 ) | 0x5 ) ;\r\nF_26 ( V_15 , 0xe4 , 1 << 5 ) ;\r\n}\r\nstatic int T_1 F_27 ( void )\r\n{\r\nunsigned long V_18 = F_28 () ;\r\nif ( F_29 ( V_18 , L_13 ) )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic long T_1 F_30 ( void )\r\n{\r\nunsigned int V_19 ;\r\nF_31 ( V_20 , 0 ) ;\r\nF_31 ( V_21 , 0 ) ;\r\nV_19 = F_21 ( V_22 ) ;\r\nV_19 |= V_23 ;\r\nF_31 ( V_22 , V_19 ) ;\r\nasm volatile("isync");\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_32 ( void )\r\n{\r\nF_4 ( V_24 L_14 ) ;\r\nF_33 ( NULL , V_25 , NULL ) ;\r\nreturn 0 ;\r\n}
