read_verilog ../top_dsp_simd.v

hierarchy -top simd
proc
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx -noiopad # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd simd # Constrain all select calls below inside the top module
select -assert-count 3 t:DSP48E1
select -assert-none t:DSP48E1 %% t:* %D
