Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date         : Thu Sep 11 08:08:10 2025
| Host         : unicorn1 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file ../../../reports/FPGA/otbn_mac_bignum_TOWARDS/timing_summary.txt
| Design       : otbn_mac_bignum
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (1174)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (1174)
---------------------------------------
 There are 1174 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.015        0.000                      0                 1590        0.196        0.000                      0                  948       15.729        0.000                       0                   508  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 16.129}     32.258          31.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               0.724        0.000                      0                  948        0.196        0.000                      0                  948       15.729        0.000                       0                   508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock  clk_i                   0.644        0.000                      0                 1012                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       clk_i                                     0.096        0.000                      0                  574                                                                        
**default**       input port clock                          0.015        0.000                      0                  266                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.729ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 stall_state_qwsel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            acc_intg_q_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_i rise@32.258ns - clk_i rise@0.000ns)
  Data Path Delay:        31.193ns  (logic 12.555ns (40.249%)  route 18.638ns (59.751%))
  Logic Levels:           79  (CARRY4=54 DSP48E1=1 LUT2=6 LUT3=4 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 33.545 - 32.258 ) 
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=507, unset)          1.584     1.584    clk_i
    SLICE_X29Y76         FDRE                                         r  stall_state_qwsel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.269     1.853 r  stall_state_qwsel_reg[0]/Q
                         net (fo=10, routed)          0.492     2.345    U_MUL/partialproduct0_i_94__1_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.066     2.411 r  U_MUL/partialproduct0_i_150/O
                         net (fo=128, routed)         1.708     4.119    U_MUL/stall_state_qwsel_reg[0]
    SLICE_X56Y90         LUT5 (Prop_lut5_I0_O)        0.168     4.287 r  U_MUL/partialproduct0_i_84__0/O
                         net (fo=1, routed)           0.133     4.420    U_MUL/partialproduct0_i_84__0_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I5_O)        0.053     4.473 f  U_MUL/partialproduct0_i_46/O
                         net (fo=1, routed)           0.404     4.877    U_MUL/partialproduct0_i_46_n_0
    SLICE_X56Y89         LUT5 (Prop_lut5_I3_O)        0.053     4.930 r  U_MUL/partialproduct0_i_10__0/O
                         net (fo=4, routed)           0.991     5.921    U_MUL/multiplier_op_a[54]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      3.255     9.176 r  U_MUL/partialproduct0__6/P[1]
                         net (fo=5, routed)           1.294    10.470    U_MUL/partialproduct0__6_n_104
    SLICE_X23Y80         LUT5 (Prop_lut5_I4_O)        0.064    10.534 r  U_MUL/p_tmp_intg_q[69]_i_84/O
                         net (fo=3, routed)           0.400    10.934    U_MUL/p_tmp_intg_q[69]_i_84_n_0
    SLICE_X23Y80         LUT6 (Prop_lut6_I0_O)        0.170    11.104 r  U_MUL/p_tmp_intg_q[69]_i_79/O
                         net (fo=5, routed)           0.713    11.817    U_MUL/p_0_in4770_in
    SLICE_X24Y81         LUT6 (Prop_lut6_I1_O)        0.053    11.870 r  U_MUL/p_tmp_intg_q[65]_i_71/O
                         net (fo=4, routed)           0.660    12.529    U_MUL/p_tmp_intg_q[65]_i_71_n_0
    SLICE_X28Y83         LUT4 (Prop_lut4_I0_O)        0.053    12.582 r  U_MUL/p_tmp_intg_q[65]_i_45/O
                         net (fo=6, routed)           0.713    13.295    U_MUL/p_tmp_intg_q[65]_i_45_n_0
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.068    13.363 r  U_MUL/p_tmp_intg_q[65]_i_62/O
                         net (fo=4, routed)           0.712    14.075    U_MUL/p_tmp_intg_q[65]_i_62_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I3_O)        0.169    14.244 r  U_MUL/p_tmp_intg_q[61]_i_27/O
                         net (fo=2, routed)           0.466    14.710    U_MUL/p_tmp_intg_q[61]_i_27_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.053    14.763 r  U_MUL/p_tmp_intg_q[61]_i_14/O
                         net (fo=2, routed)           0.565    15.328    U_MUL/p_tmp_intg_q[61]_i_14_n_0
    SLICE_X31Y80         LUT2 (Prop_lut2_I0_O)        0.053    15.381 r  U_MUL/p_tmp_intg_q[61]_i_5/O
                         net (fo=1, routed)           0.502    15.883    U_MUL/csa12_return0205_out[0]
    SLICE_X32Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302    16.185 r  U_MUL/p_tmp_intg_q_reg[61]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.185    U_MUL/p_tmp_intg_q_reg[61]_i_2_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    16.398 r  U_MUL/p_tmp_intg_q_reg[65]_i_2/O[1]
                         net (fo=5, routed)           0.951    17.349    mul_res[56]
    SLICE_X42Y93         LUT2 (Prop_lut2_I0_O)        0.162    17.511 r  operation_result_o[59]_INST_0_i_5/O
                         net (fo=2, routed)           0.385    17.897    adder_op_a[56]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.164    18.061 r  operation_result_o[59]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    18.061    operation_result_o[59]_INST_0_i_9_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    18.374 r  operation_result_o[59]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.374    operation_result_o[59]_INST_0_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.432 r  operation_result_o[63]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.432    operation_result_o[63]_INST_0_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    18.611 r  operation_result_o[67]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.479    19.090    adder_x_carry_out[1]
    SLICE_X38Y91         LUT2 (Prop_lut2_I0_O)        0.157    19.247 r  operation_result_o[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.358    19.605    U_MUL/operation_result_o[67]
    SLICE_X41Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    19.951 r  U_MUL/operation_result_o[67]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.951    U_MUL/operation_result_o[67]_INST_0_i_1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.009 r  U_MUL/operation_result_o[71]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.009    U_MUL/operation_result_o[71]_INST_0_i_1_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.067 r  U_MUL/operation_result_o[75]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.067    U_MUL/operation_result_o[75]_INST_0_i_1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.125 r  U_MUL/operation_result_o[79]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.125    U_MUL/operation_result_o[79]_INST_0_i_1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.183 r  U_MUL/operation_result_o[83]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.183    U_MUL/operation_result_o[83]_INST_0_i_1_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.241 r  U_MUL/operation_result_o[87]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.241    U_MUL/operation_result_o[87]_INST_0_i_1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.299 r  U_MUL/operation_result_o[91]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.299    U_MUL/operation_result_o[91]_INST_0_i_1_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.357 r  U_MUL/operation_result_o[95]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.357    U_MUL/operation_result_o[95]_INST_0_i_1_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    20.536 r  U_MUL/operation_result_o[99]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.410    20.946    adder_x_carry_out[2]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.157    21.103 r  operation_result_o[99]_INST_0_i_2/O
                         net (fo=1, routed)           0.283    21.386    adder/adder_x_op_b[3][0]
    SLICE_X48Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    21.732 r  operation_result_o[99]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.732    operation_result_o[99]_INST_0_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.790 r  operation_result_o[103]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.790    operation_result_o[103]_INST_0_i_1_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.848 r  operation_result_o[107]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.848    operation_result_o[107]_INST_0_i_1_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.906 r  operation_result_o[111]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.906    operation_result_o[111]_INST_0_i_1_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.964 r  operation_result_o[115]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.964    operation_result_o[115]_INST_0_i_1_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.022 r  operation_result_o[119]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.022    operation_result_o[119]_INST_0_i_1_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.080 r  operation_result_o[123]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.080    operation_result_o[123]_INST_0_i_1_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.138 r  operation_result_o[127]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.138    operation_result_o[127]_INST_0_i_1_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    22.317 r  operation_result_o[131]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.748    23.064    adder_x_carry_out[3]
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.157    23.221 r  operation_result_o[131]_INST_0_i_2/O
                         net (fo=1, routed)           0.284    23.505    U_MUL/operation_result_o[131]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359    23.864 r  U_MUL/operation_result_o[131]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.864    U_MUL/operation_result_o[131]_INST_0_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    23.924 r  U_MUL/operation_result_o[135]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.924    U_MUL/operation_result_o[135]_INST_0_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    23.984 r  U_MUL/operation_result_o[139]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.984    U_MUL/operation_result_o[139]_INST_0_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.044 r  U_MUL/operation_result_o[143]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.044    U_MUL/operation_result_o[143]_INST_0_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.104 r  U_MUL/operation_result_o[147]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    24.105    U_MUL/operation_result_o[147]_INST_0_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.165 r  U_MUL/operation_result_o[151]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.165    U_MUL/operation_result_o[151]_INST_0_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.225 r  U_MUL/operation_result_o[155]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.225    U_MUL/operation_result_o[155]_INST_0_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.285 r  U_MUL/operation_result_o[159]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.285    U_MUL/operation_result_o[159]_INST_0_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    24.458 r  U_MUL/operation_result_o[163]_INST_0_i_11/CO[0]
                         net (fo=1, routed)           0.373    24.831    U_MUL_n_231
    SLICE_X51Y103        LUT3 (Prop_lut3_I2_O)        0.153    24.984 r  operation_result_o[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.246    25.230    adder/adder_x_op_b[5][0]
    SLICE_X53Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    25.576 r  operation_result_o[163]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.576    operation_result_o[163]_INST_0_i_1_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.634 r  operation_result_o[167]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.634    operation_result_o[167]_INST_0_i_1_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.692 r  operation_result_o[171]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.692    operation_result_o[171]_INST_0_i_1_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.750 r  operation_result_o[175]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.750    operation_result_o[175]_INST_0_i_1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.808 r  operation_result_o[179]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.808    operation_result_o[179]_INST_0_i_1_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.866 r  operation_result_o[183]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.866    operation_result_o[183]_INST_0_i_1_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.924 r  operation_result_o[187]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.924    operation_result_o[187]_INST_0_i_1_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.982 r  operation_result_o[191]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.982    operation_result_o[191]_INST_0_i_1_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    26.161 r  operation_result_o[195]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.518    26.679    operation_result_o[195]_INST_0_i_22_n_3
    SLICE_X52Y109        LUT2 (Prop_lut2_I0_O)        0.157    26.836 r  operation_result_o[195]_INST_0_i_5/O
                         net (fo=1, routed)           0.396    27.232    U_MUL/operation_result_o[195]
    SLICE_X50Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359    27.591 r  U_MUL/operation_result_o[195]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.591    U_MUL/operation_result_o[195]_INST_0_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.651 r  U_MUL/operation_result_o[199]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.651    U_MUL/operation_result_o[199]_INST_0_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.711 r  U_MUL/operation_result_o[203]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.711    U_MUL/operation_result_o[203]_INST_0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.771 r  U_MUL/operation_result_o[207]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.771    U_MUL/operation_result_o[207]_INST_0_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.831 r  U_MUL/operation_result_o[211]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.831    U_MUL/operation_result_o[211]_INST_0_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.891 r  U_MUL/operation_result_o[215]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.891    U_MUL/operation_result_o[215]_INST_0_i_2_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.951 r  U_MUL/operation_result_o[219]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.951    U_MUL/operation_result_o[219]_INST_0_i_2_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.011 r  U_MUL/operation_result_o[223]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.011    U_MUL/operation_result_o[223]_INST_0_i_2_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    28.184 r  U_MUL/operation_result_o[227]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.237    28.421    U_MUL_n_232
    SLICE_X49Y111        LUT3 (Prop_lut3_I2_O)        0.153    28.574 r  operation_result_o[227]_INST_0_i_5/O
                         net (fo=1, routed)           0.374    28.948    adder/adder_x_op_b[7][0]
    SLICE_X48Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    29.294 r  operation_result_o[227]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.294    operation_result_o[227]_INST_0_i_2_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.352 r  operation_result_o[231]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.352    operation_result_o[231]_INST_0_i_2_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.410 r  operation_result_o[235]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.410    operation_result_o[235]_INST_0_i_2_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    29.623 r  operation_result_o[239]_INST_0_i_2/O[1]
                         net (fo=4, routed)           0.533    30.156    adder_result[237]
    SLICE_X54Y111        LUT6 (Prop_lut6_I3_O)        0.152    30.308 r  acc_intg_q[130]_i_3/O
                         net (fo=1, routed)           0.466    30.774    acc_intg_q[130]_i_3_n_0
    SLICE_X54Y115        LUT5 (Prop_lut5_I4_O)        0.053    30.827 r  acc_intg_q[130]_i_2/O
                         net (fo=4, routed)           0.856    31.683    acc_no_intg_d[109]
    SLICE_X45Y116        LUT6 (Prop_lut6_I4_O)        0.053    31.736 r  acc_intg_q[154]_i_2/O
                         net (fo=1, routed)           0.600    32.336    acc_intg_calc[154]
    SLICE_X38Y117        LUT3 (Prop_lut3_I0_O)        0.053    32.389 r  acc_intg_q[154]_i_1/O
                         net (fo=1, routed)           0.388    32.777    acc_intg_d[154]
    SLICE_X38Y117        FDRE                                         r  acc_intg_q_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     32.258    32.258 r  
                                                      0.000    32.258 r  clk_i (IN)
                         net (fo=507, unset)          1.287    33.545    clk_i
    SLICE_X38Y117        FDRE                                         r  acc_intg_q_reg[154]/C
                         clock pessimism              0.010    33.555    
                         clock uncertainty           -0.035    33.520    
    SLICE_X38Y117        FDRE (Setup_fdre_C_D)       -0.018    33.502    acc_intg_q_reg[154]
  -------------------------------------------------------------------
                         required time                         33.502    
                         arrival time                         -32.777    
  -------------------------------------------------------------------
                         slack                                  0.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 acc_intg_q_reg[260]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            acc_intg_q_reg[260]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=507, unset)          0.550     0.550    clk_i
    SLICE_X44Y109        FDRE                                         r  acc_intg_q_reg[260]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.118     0.668 r  acc_intg_q_reg[260]/Q
                         net (fo=7, routed)           0.151     0.819    U_MUL/Q[107]
    SLICE_X44Y109        LUT6 (Prop_lut6_I2_O)        0.028     0.847 r  U_MUL/acc_intg_q[260]_i_1/O
                         net (fo=1, routed)           0.000     0.847    acc_intg_d[260]
    SLICE_X44Y109        FDRE                                         r  acc_intg_q_reg[260]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=507, unset)          0.748     0.748    clk_i
    SLICE_X44Y109        FDRE                                         r  acc_intg_q_reg[260]/C
                         clock pessimism             -0.184     0.564    
    SLICE_X44Y109        FDRE (Hold_fdre_C_D)         0.087     0.651    acc_intg_q_reg[260]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 16.129 }
Period(ns):         32.258
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         32.258      31.508     SLICE_X43Y103  acc_intg_q_reg[106]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         16.129      15.729     SLICE_X52Y115  acc_intg_q_reg[280]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         16.129      15.779     SLICE_X30Y70   res_tmp_intg_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 mac_predec_bignum_i[op_en]
                            (input port)
  Destination:            acc_intg_q_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (MaxDelay Path 32.258ns)
  Data Path Delay:        32.858ns  (logic 12.976ns (39.491%)  route 19.882ns (60.509%))
  Logic Levels:           90  (CARRY4=62 DSP48E1=1 LUT2=8 LUT3=6 LUT5=3 LUT6=10)
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 32.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_predec_bignum_i[op_en] (IN)
                         net (fo=1, unset)            0.672     0.672    U_MUL/mac_predec_bignum_i[op_en]
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.053     0.725 r  U_MUL/partialproduct0_i_20__4/O
                         net (fo=512, routed)         1.029     1.754    u_operand_b_blanker/u_blank_and/en_i00_out
    SLICE_X52Y74         LUT2 (Prop_lut2_I1_O)        0.053     1.807 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_83__0/O
                         net (fo=4, routed)           0.720     2.527    u_operand_b_blanker/u_blank_and/operand_b_blanked[123]
    SLICE_X49Y72         LUT6 (Prop_lut6_I0_O)        0.053     2.580 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_342/O
                         net (fo=1, routed)           0.657     3.237    u_operand_b_blanker/u_blank_and/partialproduct0_i_342_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.053     3.290 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_288__0/O
                         net (fo=2, routed)           0.288     3.578    u_operand_b_blanker/u_blank_and/partialproduct0_i_288__0_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I0_O)        0.053     3.631 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_166/O
                         net (fo=4, routed)           0.670     4.300    u_operand_b_blanker/u_blank_and/partialproduct0_i_166_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I3_O)        0.053     4.353 f  u_operand_b_blanker/u_blank_and/partialproduct0_i_49__1/O
                         net (fo=1, routed)           0.462     4.815    u_operand_b_blanker/u_blank_and/partialproduct0_i_49__1_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.053     4.868 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_5__1/O
                         net (fo=4, routed)           0.748     5.616    U_MUL/multiplier_op_b_i[11]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[9])
                                                      3.098     8.714 r  U_MUL/partialproduct0__0/P[9]
                         net (fo=4, routed)           0.927     9.641    U_MUL/partialproduct0__0_n_96
    SLICE_X19Y74         LUT6 (Prop_lut6_I0_O)        0.053     9.694 r  U_MUL/operation_result_o[222]_INST_0_i_147/O
                         net (fo=6, routed)           0.720    10.414    U_MUL/operation_result_o[222]_INST_0_i_147_n_0
    SLICE_X16Y73         LUT5 (Prop_lut5_I0_O)        0.066    10.480 r  U_MUL/operation_result_o[223]_INST_0_i_270/O
                         net (fo=6, routed)           0.499    10.979    U_MUL/p_0_in5178_in
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.168    11.147 r  U_MUL/operation_result_o[218]_INST_0_i_79/O
                         net (fo=3, routed)           0.454    11.600    U_MUL/operation_result_o[218]_INST_0_i_79_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I0_O)        0.053    11.653 r  U_MUL/operation_result_o[218]_INST_0_i_40/O
                         net (fo=3, routed)           0.448    12.101    U_MUL/operation_result_o[218]_INST_0_i_40_n_0
    SLICE_X15Y77         LUT2 (Prop_lut2_I1_O)        0.067    12.168 r  U_MUL/operation_result_o[223]_INST_0_i_173/O
                         net (fo=8, routed)           0.723    12.892    U_MUL/p_0_in2642_in
    SLICE_X25Y76         LUT3 (Prop_lut3_I2_O)        0.173    13.065 r  U_MUL/operation_result_o[223]_INST_0_i_190/O
                         net (fo=7, routed)           0.597    13.662    U_MUL/operation_result_o[223]_INST_0_i_190_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.170    13.832 r  U_MUL/operation_result_o[222]_INST_0_i_50/O
                         net (fo=1, routed)           0.407    14.239    U_MUL/operation_result_o[222]_INST_0_i_50_n_0
    SLICE_X33Y75         LUT2 (Prop_lut2_I0_O)        0.053    14.292 r  U_MUL/operation_result_o[222]_INST_0_i_15/O
                         net (fo=1, routed)           0.455    14.747    U_MUL/csa12_return0109_out[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302    15.049 r  U_MUL/operation_result_o[222]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.008    15.057    U_MUL/operation_result_o[222]_INST_0_i_4_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    15.196 r  U_MUL/operation_result_o[223]_INST_0_i_5/O[0]
                         net (fo=7, routed)           0.851    16.048    mul_res[31]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.155    16.203 r  operation_result_o[31]_INST_0_i_2/O
                         net (fo=2, routed)           0.368    16.571    U_MUL/operation_result_o[223][4]
    SLICE_X40Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    16.805 r  U_MUL/operation_result_o[31]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.805    U_MUL/operation_result_o[31]_INST_0_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    16.978 r  U_MUL/operation_result_o[35]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.487    17.465    adder_x_carry_out[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I2_O)        0.153    17.618 r  operation_result_o[35]_INST_0_i_2/O
                         net (fo=1, routed)           0.143    17.761    adder/adder_x_op_b[1][0]
    SLICE_X43Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    18.107 r  operation_result_o[35]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.107    operation_result_o[35]_INST_0_i_1_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.165 r  operation_result_o[39]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.165    operation_result_o[39]_INST_0_i_1_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.223 r  operation_result_o[43]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.223    operation_result_o[43]_INST_0_i_1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.281 r  operation_result_o[47]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.281    operation_result_o[47]_INST_0_i_1_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.339 r  operation_result_o[51]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.339    operation_result_o[51]_INST_0_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.397 r  operation_result_o[55]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.397    operation_result_o[55]_INST_0_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.455 r  operation_result_o[59]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.455    operation_result_o[59]_INST_0_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.513 r  operation_result_o[63]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.513    operation_result_o[63]_INST_0_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    18.692 r  operation_result_o[67]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.479    19.171    adder_x_carry_out[1]
    SLICE_X38Y91         LUT2 (Prop_lut2_I0_O)        0.157    19.328 r  operation_result_o[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.358    19.685    U_MUL/operation_result_o[67]
    SLICE_X41Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    20.031 r  U_MUL/operation_result_o[67]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.031    U_MUL/operation_result_o[67]_INST_0_i_1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.089 r  U_MUL/operation_result_o[71]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.089    U_MUL/operation_result_o[71]_INST_0_i_1_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.147 r  U_MUL/operation_result_o[75]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.147    U_MUL/operation_result_o[75]_INST_0_i_1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.205 r  U_MUL/operation_result_o[79]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.205    U_MUL/operation_result_o[79]_INST_0_i_1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.263 r  U_MUL/operation_result_o[83]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.263    U_MUL/operation_result_o[83]_INST_0_i_1_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.321 r  U_MUL/operation_result_o[87]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.321    U_MUL/operation_result_o[87]_INST_0_i_1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.379 r  U_MUL/operation_result_o[91]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.379    U_MUL/operation_result_o[91]_INST_0_i_1_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.437 r  U_MUL/operation_result_o[95]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.437    U_MUL/operation_result_o[95]_INST_0_i_1_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    20.616 r  U_MUL/operation_result_o[99]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.410    21.027    adder_x_carry_out[2]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.157    21.184 r  operation_result_o[99]_INST_0_i_2/O
                         net (fo=1, routed)           0.283    21.466    adder/adder_x_op_b[3][0]
    SLICE_X48Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    21.812 r  operation_result_o[99]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.812    operation_result_o[99]_INST_0_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.870 r  operation_result_o[103]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.870    operation_result_o[103]_INST_0_i_1_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.928 r  operation_result_o[107]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.928    operation_result_o[107]_INST_0_i_1_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.986 r  operation_result_o[111]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.986    operation_result_o[111]_INST_0_i_1_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.044 r  operation_result_o[115]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.044    operation_result_o[115]_INST_0_i_1_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.102 r  operation_result_o[119]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.102    operation_result_o[119]_INST_0_i_1_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.160 r  operation_result_o[123]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.160    operation_result_o[123]_INST_0_i_1_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.218 r  operation_result_o[127]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.218    operation_result_o[127]_INST_0_i_1_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    22.397 r  operation_result_o[131]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.748    23.145    adder_x_carry_out[3]
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.157    23.302 r  operation_result_o[131]_INST_0_i_2/O
                         net (fo=1, routed)           0.284    23.586    U_MUL/operation_result_o[131]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359    23.945 r  U_MUL/operation_result_o[131]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.945    U_MUL/operation_result_o[131]_INST_0_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.005 r  U_MUL/operation_result_o[135]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.005    U_MUL/operation_result_o[135]_INST_0_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.065 r  U_MUL/operation_result_o[139]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.065    U_MUL/operation_result_o[139]_INST_0_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.125 r  U_MUL/operation_result_o[143]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.125    U_MUL/operation_result_o[143]_INST_0_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.185 r  U_MUL/operation_result_o[147]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    24.185    U_MUL/operation_result_o[147]_INST_0_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.245 r  U_MUL/operation_result_o[151]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.245    U_MUL/operation_result_o[151]_INST_0_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.305 r  U_MUL/operation_result_o[155]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.305    U_MUL/operation_result_o[155]_INST_0_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.365 r  U_MUL/operation_result_o[159]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.365    U_MUL/operation_result_o[159]_INST_0_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    24.538 r  U_MUL/operation_result_o[163]_INST_0_i_11/CO[0]
                         net (fo=1, routed)           0.373    24.912    U_MUL_n_231
    SLICE_X51Y103        LUT3 (Prop_lut3_I2_O)        0.153    25.065 r  operation_result_o[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.246    25.311    adder/adder_x_op_b[5][0]
    SLICE_X53Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    25.657 r  operation_result_o[163]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.657    operation_result_o[163]_INST_0_i_1_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.715 r  operation_result_o[167]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.715    operation_result_o[167]_INST_0_i_1_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.773 r  operation_result_o[171]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.773    operation_result_o[171]_INST_0_i_1_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.831 r  operation_result_o[175]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.831    operation_result_o[175]_INST_0_i_1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.889 r  operation_result_o[179]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.889    operation_result_o[179]_INST_0_i_1_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.947 r  operation_result_o[183]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.947    operation_result_o[183]_INST_0_i_1_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.005 r  operation_result_o[187]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.005    operation_result_o[187]_INST_0_i_1_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.063 r  operation_result_o[191]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.063    operation_result_o[191]_INST_0_i_1_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    26.242 r  operation_result_o[195]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.518    26.760    operation_result_o[195]_INST_0_i_22_n_3
    SLICE_X52Y109        LUT2 (Prop_lut2_I0_O)        0.157    26.917 r  operation_result_o[195]_INST_0_i_5/O
                         net (fo=1, routed)           0.396    27.313    U_MUL/operation_result_o[195]
    SLICE_X50Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359    27.672 r  U_MUL/operation_result_o[195]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.672    U_MUL/operation_result_o[195]_INST_0_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.732 r  U_MUL/operation_result_o[199]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.732    U_MUL/operation_result_o[199]_INST_0_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.792 r  U_MUL/operation_result_o[203]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.792    U_MUL/operation_result_o[203]_INST_0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.852 r  U_MUL/operation_result_o[207]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.852    U_MUL/operation_result_o[207]_INST_0_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.912 r  U_MUL/operation_result_o[211]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.912    U_MUL/operation_result_o[211]_INST_0_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.972 r  U_MUL/operation_result_o[215]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.972    U_MUL/operation_result_o[215]_INST_0_i_2_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.032 r  U_MUL/operation_result_o[219]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.032    U_MUL/operation_result_o[219]_INST_0_i_2_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.092 r  U_MUL/operation_result_o[223]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.092    U_MUL/operation_result_o[223]_INST_0_i_2_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    28.265 r  U_MUL/operation_result_o[227]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.237    28.502    U_MUL_n_232
    SLICE_X49Y111        LUT3 (Prop_lut3_I2_O)        0.153    28.655 r  operation_result_o[227]_INST_0_i_5/O
                         net (fo=1, routed)           0.374    29.029    adder/adder_x_op_b[7][0]
    SLICE_X48Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    29.375 r  operation_result_o[227]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.375    operation_result_o[227]_INST_0_i_2_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.433 r  operation_result_o[231]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.433    operation_result_o[231]_INST_0_i_2_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.491 r  operation_result_o[235]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.491    operation_result_o[235]_INST_0_i_2_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    29.704 r  operation_result_o[239]_INST_0_i_2/O[1]
                         net (fo=4, routed)           0.533    30.237    adder_result[237]
    SLICE_X54Y111        LUT6 (Prop_lut6_I3_O)        0.152    30.389 r  acc_intg_q[130]_i_3/O
                         net (fo=1, routed)           0.466    30.855    acc_intg_q[130]_i_3_n_0
    SLICE_X54Y115        LUT5 (Prop_lut5_I4_O)        0.053    30.908 r  acc_intg_q[130]_i_2/O
                         net (fo=4, routed)           0.856    31.764    acc_no_intg_d[109]
    SLICE_X45Y116        LUT6 (Prop_lut6_I4_O)        0.053    31.817 r  acc_intg_q[154]_i_2/O
                         net (fo=1, routed)           0.600    32.417    acc_intg_calc[154]
    SLICE_X38Y117        LUT3 (Prop_lut3_I0_O)        0.053    32.470 r  acc_intg_q[154]_i_1/O
                         net (fo=1, routed)           0.388    32.858    acc_intg_d[154]
    SLICE_X38Y117        FDRE                                         r  acc_intg_q_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.258    32.258    
                                                      0.000    32.258 r  clk_i (IN)
                         net (fo=507, unset)          1.287    33.545    clk_i
    SLICE_X38Y117        FDRE                                         r  acc_intg_q_reg[154]/C
                         clock pessimism              0.000    33.545    
                         clock uncertainty           -0.025    33.520    
    SLICE_X38Y117        FDRE (Setup_fdre_C_D)       -0.018    33.502    acc_intg_q_reg[154]
  -------------------------------------------------------------------
                         required time                         33.502    
                         arrival time                         -32.858    
  -------------------------------------------------------------------
                         slack                                  0.644    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 stall_state_qwsel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            operation_flags_o[Z]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            32.258ns  (MaxDelay Path 32.258ns)
  Data Path Delay:        30.578ns  (logic 13.060ns (42.711%)  route 17.518ns (57.289%))
  Logic Levels:           81  (CARRY4=58 DSP48E1=1 LUT2=6 LUT3=5 LUT4=2 LUT5=3 LUT6=6)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 32.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=507, unset)          1.584     1.584    clk_i
    SLICE_X29Y76         FDRE                                         r  stall_state_qwsel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.269     1.853 r  stall_state_qwsel_reg[0]/Q
                         net (fo=10, routed)          0.492     2.345    U_MUL/partialproduct0_i_94__1_0
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.066     2.411 r  U_MUL/partialproduct0_i_150/O
                         net (fo=128, routed)         1.708     4.119    U_MUL/stall_state_qwsel_reg[0]
    SLICE_X56Y90         LUT5 (Prop_lut5_I0_O)        0.168     4.287 r  U_MUL/partialproduct0_i_84__0/O
                         net (fo=1, routed)           0.133     4.420    U_MUL/partialproduct0_i_84__0_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I5_O)        0.053     4.473 f  U_MUL/partialproduct0_i_46/O
                         net (fo=1, routed)           0.404     4.877    U_MUL/partialproduct0_i_46_n_0
    SLICE_X56Y89         LUT5 (Prop_lut5_I3_O)        0.053     4.930 r  U_MUL/partialproduct0_i_10__0/O
                         net (fo=4, routed)           0.991     5.921    U_MUL/multiplier_op_a[54]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[6]_P[1])
                                                      3.255     9.176 r  U_MUL/partialproduct0__6/P[1]
                         net (fo=5, routed)           1.294    10.470    U_MUL/partialproduct0__6_n_104
    SLICE_X23Y80         LUT5 (Prop_lut5_I4_O)        0.064    10.534 r  U_MUL/p_tmp_intg_q[69]_i_84/O
                         net (fo=3, routed)           0.400    10.934    U_MUL/p_tmp_intg_q[69]_i_84_n_0
    SLICE_X23Y80         LUT6 (Prop_lut6_I0_O)        0.170    11.104 r  U_MUL/p_tmp_intg_q[69]_i_79/O
                         net (fo=5, routed)           0.713    11.817    U_MUL/p_0_in4770_in
    SLICE_X24Y81         LUT6 (Prop_lut6_I1_O)        0.053    11.870 r  U_MUL/p_tmp_intg_q[65]_i_71/O
                         net (fo=4, routed)           0.660    12.529    U_MUL/p_tmp_intg_q[65]_i_71_n_0
    SLICE_X28Y83         LUT4 (Prop_lut4_I0_O)        0.053    12.582 r  U_MUL/p_tmp_intg_q[65]_i_45/O
                         net (fo=6, routed)           0.713    13.295    U_MUL/p_tmp_intg_q[65]_i_45_n_0
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.068    13.363 r  U_MUL/p_tmp_intg_q[65]_i_62/O
                         net (fo=4, routed)           0.712    14.075    U_MUL/p_tmp_intg_q[65]_i_62_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I3_O)        0.169    14.244 r  U_MUL/p_tmp_intg_q[61]_i_27/O
                         net (fo=2, routed)           0.466    14.710    U_MUL/p_tmp_intg_q[61]_i_27_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.053    14.763 r  U_MUL/p_tmp_intg_q[61]_i_14/O
                         net (fo=2, routed)           0.565    15.328    U_MUL/p_tmp_intg_q[61]_i_14_n_0
    SLICE_X31Y80         LUT2 (Prop_lut2_I0_O)        0.053    15.381 r  U_MUL/p_tmp_intg_q[61]_i_5/O
                         net (fo=1, routed)           0.502    15.883    U_MUL/csa12_return0205_out[0]
    SLICE_X32Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302    16.185 r  U_MUL/p_tmp_intg_q_reg[61]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.185    U_MUL/p_tmp_intg_q_reg[61]_i_2_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    16.398 r  U_MUL/p_tmp_intg_q_reg[65]_i_2/O[1]
                         net (fo=5, routed)           0.951    17.349    mul_res[56]
    SLICE_X42Y93         LUT2 (Prop_lut2_I0_O)        0.162    17.511 r  operation_result_o[59]_INST_0_i_5/O
                         net (fo=2, routed)           0.385    17.897    adder_op_a[56]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.164    18.061 r  operation_result_o[59]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    18.061    operation_result_o[59]_INST_0_i_9_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    18.374 r  operation_result_o[59]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.374    operation_result_o[59]_INST_0_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.432 r  operation_result_o[63]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.432    operation_result_o[63]_INST_0_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    18.611 r  operation_result_o[67]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.479    19.090    adder_x_carry_out[1]
    SLICE_X38Y91         LUT2 (Prop_lut2_I0_O)        0.157    19.247 r  operation_result_o[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.358    19.605    U_MUL/operation_result_o[67]
    SLICE_X41Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    19.951 r  U_MUL/operation_result_o[67]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.951    U_MUL/operation_result_o[67]_INST_0_i_1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.009 r  U_MUL/operation_result_o[71]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.009    U_MUL/operation_result_o[71]_INST_0_i_1_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.067 r  U_MUL/operation_result_o[75]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.067    U_MUL/operation_result_o[75]_INST_0_i_1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.125 r  U_MUL/operation_result_o[79]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.125    U_MUL/operation_result_o[79]_INST_0_i_1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.183 r  U_MUL/operation_result_o[83]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.183    U_MUL/operation_result_o[83]_INST_0_i_1_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.241 r  U_MUL/operation_result_o[87]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.241    U_MUL/operation_result_o[87]_INST_0_i_1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.299 r  U_MUL/operation_result_o[91]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.299    U_MUL/operation_result_o[91]_INST_0_i_1_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.357 r  U_MUL/operation_result_o[95]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.357    U_MUL/operation_result_o[95]_INST_0_i_1_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    20.536 r  U_MUL/operation_result_o[99]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.410    20.946    adder_x_carry_out[2]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.157    21.103 r  operation_result_o[99]_INST_0_i_2/O
                         net (fo=1, routed)           0.283    21.386    adder/adder_x_op_b[3][0]
    SLICE_X48Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    21.732 r  operation_result_o[99]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.732    operation_result_o[99]_INST_0_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.790 r  operation_result_o[103]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.790    operation_result_o[103]_INST_0_i_1_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.848 r  operation_result_o[107]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.848    operation_result_o[107]_INST_0_i_1_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.906 r  operation_result_o[111]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.906    operation_result_o[111]_INST_0_i_1_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.964 r  operation_result_o[115]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.964    operation_result_o[115]_INST_0_i_1_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.022 r  operation_result_o[119]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.022    operation_result_o[119]_INST_0_i_1_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.080 r  operation_result_o[123]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.080    operation_result_o[123]_INST_0_i_1_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.138 r  operation_result_o[127]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.138    operation_result_o[127]_INST_0_i_1_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    22.317 r  operation_result_o[131]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.748    23.064    adder_x_carry_out[3]
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.157    23.221 r  operation_result_o[131]_INST_0_i_2/O
                         net (fo=1, routed)           0.284    23.505    U_MUL/operation_result_o[131]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359    23.864 r  U_MUL/operation_result_o[131]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.864    U_MUL/operation_result_o[131]_INST_0_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    23.924 r  U_MUL/operation_result_o[135]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.924    U_MUL/operation_result_o[135]_INST_0_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    23.984 r  U_MUL/operation_result_o[139]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.984    U_MUL/operation_result_o[139]_INST_0_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.044 r  U_MUL/operation_result_o[143]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.044    U_MUL/operation_result_o[143]_INST_0_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.104 r  U_MUL/operation_result_o[147]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    24.105    U_MUL/operation_result_o[147]_INST_0_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.165 r  U_MUL/operation_result_o[151]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.165    U_MUL/operation_result_o[151]_INST_0_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.225 r  U_MUL/operation_result_o[155]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.225    U_MUL/operation_result_o[155]_INST_0_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.285 r  U_MUL/operation_result_o[159]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.285    U_MUL/operation_result_o[159]_INST_0_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    24.458 r  U_MUL/operation_result_o[163]_INST_0_i_11/CO[0]
                         net (fo=1, routed)           0.373    24.831    U_MUL_n_231
    SLICE_X51Y103        LUT3 (Prop_lut3_I2_O)        0.153    24.984 r  operation_result_o[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.246    25.230    adder/adder_x_op_b[5][0]
    SLICE_X53Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    25.576 r  operation_result_o[163]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.576    operation_result_o[163]_INST_0_i_1_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.634 r  operation_result_o[167]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.634    operation_result_o[167]_INST_0_i_1_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.692 r  operation_result_o[171]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.692    operation_result_o[171]_INST_0_i_1_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.750 r  operation_result_o[175]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.750    operation_result_o[175]_INST_0_i_1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.808 r  operation_result_o[179]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.808    operation_result_o[179]_INST_0_i_1_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.866 r  operation_result_o[183]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.866    operation_result_o[183]_INST_0_i_1_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.924 r  operation_result_o[187]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.924    operation_result_o[187]_INST_0_i_1_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.982 r  operation_result_o[191]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.982    operation_result_o[191]_INST_0_i_1_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    26.161 r  operation_result_o[195]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.518    26.679    operation_result_o[195]_INST_0_i_22_n_3
    SLICE_X52Y109        LUT2 (Prop_lut2_I0_O)        0.157    26.836 r  operation_result_o[195]_INST_0_i_5/O
                         net (fo=1, routed)           0.396    27.232    U_MUL/operation_result_o[195]
    SLICE_X50Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359    27.591 r  U_MUL/operation_result_o[195]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.591    U_MUL/operation_result_o[195]_INST_0_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.651 r  U_MUL/operation_result_o[199]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.651    U_MUL/operation_result_o[199]_INST_0_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.711 r  U_MUL/operation_result_o[203]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.711    U_MUL/operation_result_o[203]_INST_0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.771 r  U_MUL/operation_result_o[207]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.771    U_MUL/operation_result_o[207]_INST_0_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.831 r  U_MUL/operation_result_o[211]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.831    U_MUL/operation_result_o[211]_INST_0_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.891 r  U_MUL/operation_result_o[215]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.891    U_MUL/operation_result_o[215]_INST_0_i_2_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.951 r  U_MUL/operation_result_o[219]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.951    U_MUL/operation_result_o[219]_INST_0_i_2_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.011 r  U_MUL/operation_result_o[223]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.011    U_MUL/operation_result_o[223]_INST_0_i_2_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    28.184 r  U_MUL/operation_result_o[227]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.237    28.421    U_MUL_n_232
    SLICE_X49Y111        LUT3 (Prop_lut3_I2_O)        0.153    28.574 r  operation_result_o[227]_INST_0_i_5/O
                         net (fo=1, routed)           0.374    28.948    adder/adder_x_op_b[7][0]
    SLICE_X48Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    29.294 r  operation_result_o[227]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.294    operation_result_o[227]_INST_0_i_2_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.352 r  operation_result_o[231]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.352    operation_result_o[231]_INST_0_i_2_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.410 r  operation_result_o[235]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.410    operation_result_o[235]_INST_0_i_2_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.468 r  operation_result_o[239]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.468    operation_result_o[239]_INST_0_i_2_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.526 r  operation_result_o[243]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.526    operation_result_o[243]_INST_0_i_2_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.584 r  operation_result_o[247]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.584    operation_result_o[247]_INST_0_i_2_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    29.797 f  operation_result_o[251]_INST_0_i_2/O[1]
                         net (fo=4, routed)           0.759    30.556    adder_result[249]
    SLICE_X47Y111        LUT3 (Prop_lut3_I0_O)        0.152    30.708 r  operation_flags_o[Z]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    30.708    operation_flags_o[Z]_INST_0_i_10_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.329    31.037 r  operation_flags_o[Z]_INST_0_i_2/CO[2]
                         net (fo=1, routed)           0.292    31.329    adder_result_hw_is_zero0
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.161    31.490 r  operation_flags_o[Z]_INST_0/O
                         net (fo=0)                   0.672    32.162    operation_flags_o[Z]
                                                                      r  operation_flags_o[Z] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   32.258    32.258    
                         clock pessimism              0.000    32.258    
                         output delay                -0.000    32.258    
  -------------------------------------------------------------------
                         required time                         32.258    
                         arrival time                         -32.162    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 mac_predec_bignum_i[op_en]
                            (input port)
  Destination:            operation_flags_o[Z]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            32.258ns  (MaxDelay Path 32.258ns)
  Data Path Delay:        32.243ns  (logic 13.481ns (41.811%)  route 18.762ns (58.189%))
  Logic Levels:           92  (CARRY4=66 DSP48E1=1 LUT2=8 LUT3=7 LUT5=2 LUT6=8)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 32.258ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_predec_bignum_i[op_en] (IN)
                         net (fo=1, unset)            0.672     0.672    U_MUL/mac_predec_bignum_i[op_en]
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.053     0.725 r  U_MUL/partialproduct0_i_20__4/O
                         net (fo=512, routed)         1.029     1.754    u_operand_b_blanker/u_blank_and/en_i00_out
    SLICE_X52Y74         LUT2 (Prop_lut2_I1_O)        0.053     1.807 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_83__0/O
                         net (fo=4, routed)           0.720     2.527    u_operand_b_blanker/u_blank_and/operand_b_blanked[123]
    SLICE_X49Y72         LUT6 (Prop_lut6_I0_O)        0.053     2.580 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_342/O
                         net (fo=1, routed)           0.657     3.237    u_operand_b_blanker/u_blank_and/partialproduct0_i_342_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.053     3.290 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_288__0/O
                         net (fo=2, routed)           0.288     3.578    u_operand_b_blanker/u_blank_and/partialproduct0_i_288__0_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I0_O)        0.053     3.631 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_166/O
                         net (fo=4, routed)           0.670     4.300    u_operand_b_blanker/u_blank_and/partialproduct0_i_166_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I3_O)        0.053     4.353 f  u_operand_b_blanker/u_blank_and/partialproduct0_i_49__1/O
                         net (fo=1, routed)           0.462     4.815    u_operand_b_blanker/u_blank_and/partialproduct0_i_49__1_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.053     4.868 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_5__1/O
                         net (fo=4, routed)           0.748     5.616    U_MUL/multiplier_op_b_i[11]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[11]_P[9])
                                                      3.098     8.714 r  U_MUL/partialproduct0__0/P[9]
                         net (fo=4, routed)           0.927     9.641    U_MUL/partialproduct0__0_n_96
    SLICE_X19Y74         LUT6 (Prop_lut6_I0_O)        0.053     9.694 r  U_MUL/operation_result_o[222]_INST_0_i_147/O
                         net (fo=6, routed)           0.720    10.414    U_MUL/operation_result_o[222]_INST_0_i_147_n_0
    SLICE_X16Y73         LUT5 (Prop_lut5_I0_O)        0.066    10.480 r  U_MUL/operation_result_o[223]_INST_0_i_270/O
                         net (fo=6, routed)           0.499    10.979    U_MUL/p_0_in5178_in
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.168    11.147 r  U_MUL/operation_result_o[218]_INST_0_i_79/O
                         net (fo=3, routed)           0.454    11.600    U_MUL/operation_result_o[218]_INST_0_i_79_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I0_O)        0.053    11.653 r  U_MUL/operation_result_o[218]_INST_0_i_40/O
                         net (fo=3, routed)           0.448    12.101    U_MUL/operation_result_o[218]_INST_0_i_40_n_0
    SLICE_X15Y77         LUT2 (Prop_lut2_I1_O)        0.067    12.168 r  U_MUL/operation_result_o[223]_INST_0_i_173/O
                         net (fo=8, routed)           0.723    12.892    U_MUL/p_0_in2642_in
    SLICE_X25Y76         LUT3 (Prop_lut3_I2_O)        0.173    13.065 r  U_MUL/operation_result_o[223]_INST_0_i_190/O
                         net (fo=7, routed)           0.597    13.662    U_MUL/operation_result_o[223]_INST_0_i_190_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.170    13.832 r  U_MUL/operation_result_o[222]_INST_0_i_50/O
                         net (fo=1, routed)           0.407    14.239    U_MUL/operation_result_o[222]_INST_0_i_50_n_0
    SLICE_X33Y75         LUT2 (Prop_lut2_I0_O)        0.053    14.292 r  U_MUL/operation_result_o[222]_INST_0_i_15/O
                         net (fo=1, routed)           0.455    14.747    U_MUL/csa12_return0109_out[0]
    SLICE_X32Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302    15.049 r  U_MUL/operation_result_o[222]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.008    15.057    U_MUL/operation_result_o[222]_INST_0_i_4_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    15.196 r  U_MUL/operation_result_o[223]_INST_0_i_5/O[0]
                         net (fo=7, routed)           0.851    16.048    mul_res[31]
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.155    16.203 r  operation_result_o[31]_INST_0_i_2/O
                         net (fo=2, routed)           0.368    16.571    U_MUL/operation_result_o[223][4]
    SLICE_X40Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234    16.805 r  U_MUL/operation_result_o[31]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.805    U_MUL/operation_result_o[31]_INST_0_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    16.978 r  U_MUL/operation_result_o[35]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.487    17.465    adder_x_carry_out[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I2_O)        0.153    17.618 r  operation_result_o[35]_INST_0_i_2/O
                         net (fo=1, routed)           0.143    17.761    adder/adder_x_op_b[1][0]
    SLICE_X43Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    18.107 r  operation_result_o[35]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.107    operation_result_o[35]_INST_0_i_1_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.165 r  operation_result_o[39]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.165    operation_result_o[39]_INST_0_i_1_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.223 r  operation_result_o[43]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.223    operation_result_o[43]_INST_0_i_1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.281 r  operation_result_o[47]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.281    operation_result_o[47]_INST_0_i_1_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.339 r  operation_result_o[51]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.339    operation_result_o[51]_INST_0_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.397 r  operation_result_o[55]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.397    operation_result_o[55]_INST_0_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.455 r  operation_result_o[59]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.455    operation_result_o[59]_INST_0_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.513 r  operation_result_o[63]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.513    operation_result_o[63]_INST_0_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    18.692 r  operation_result_o[67]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.479    19.171    adder_x_carry_out[1]
    SLICE_X38Y91         LUT2 (Prop_lut2_I0_O)        0.157    19.328 r  operation_result_o[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.358    19.685    U_MUL/operation_result_o[67]
    SLICE_X41Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    20.031 r  U_MUL/operation_result_o[67]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.031    U_MUL/operation_result_o[67]_INST_0_i_1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.089 r  U_MUL/operation_result_o[71]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.089    U_MUL/operation_result_o[71]_INST_0_i_1_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.147 r  U_MUL/operation_result_o[75]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.147    U_MUL/operation_result_o[75]_INST_0_i_1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.205 r  U_MUL/operation_result_o[79]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.205    U_MUL/operation_result_o[79]_INST_0_i_1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.263 r  U_MUL/operation_result_o[83]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.263    U_MUL/operation_result_o[83]_INST_0_i_1_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.321 r  U_MUL/operation_result_o[87]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.321    U_MUL/operation_result_o[87]_INST_0_i_1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.379 r  U_MUL/operation_result_o[91]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.379    U_MUL/operation_result_o[91]_INST_0_i_1_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.437 r  U_MUL/operation_result_o[95]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.437    U_MUL/operation_result_o[95]_INST_0_i_1_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    20.616 r  U_MUL/operation_result_o[99]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.410    21.027    adder_x_carry_out[2]
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.157    21.184 r  operation_result_o[99]_INST_0_i_2/O
                         net (fo=1, routed)           0.283    21.466    adder/adder_x_op_b[3][0]
    SLICE_X48Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    21.812 r  operation_result_o[99]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.812    operation_result_o[99]_INST_0_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.870 r  operation_result_o[103]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.870    operation_result_o[103]_INST_0_i_1_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.928 r  operation_result_o[107]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.928    operation_result_o[107]_INST_0_i_1_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.986 r  operation_result_o[111]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.986    operation_result_o[111]_INST_0_i_1_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.044 r  operation_result_o[115]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.044    operation_result_o[115]_INST_0_i_1_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.102 r  operation_result_o[119]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.102    operation_result_o[119]_INST_0_i_1_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.160 r  operation_result_o[123]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.160    operation_result_o[123]_INST_0_i_1_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.218 r  operation_result_o[127]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.218    operation_result_o[127]_INST_0_i_1_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    22.397 r  operation_result_o[131]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.748    23.145    adder_x_carry_out[3]
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.157    23.302 r  operation_result_o[131]_INST_0_i_2/O
                         net (fo=1, routed)           0.284    23.586    U_MUL/operation_result_o[131]
    SLICE_X46Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359    23.945 r  U_MUL/operation_result_o[131]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.945    U_MUL/operation_result_o[131]_INST_0_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.005 r  U_MUL/operation_result_o[135]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.005    U_MUL/operation_result_o[135]_INST_0_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.065 r  U_MUL/operation_result_o[139]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.065    U_MUL/operation_result_o[139]_INST_0_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.125 r  U_MUL/operation_result_o[143]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.125    U_MUL/operation_result_o[143]_INST_0_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.185 r  U_MUL/operation_result_o[147]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    24.185    U_MUL/operation_result_o[147]_INST_0_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.245 r  U_MUL/operation_result_o[151]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.245    U_MUL/operation_result_o[151]_INST_0_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.305 r  U_MUL/operation_result_o[155]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.305    U_MUL/operation_result_o[155]_INST_0_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    24.365 r  U_MUL/operation_result_o[159]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.365    U_MUL/operation_result_o[159]_INST_0_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    24.538 r  U_MUL/operation_result_o[163]_INST_0_i_11/CO[0]
                         net (fo=1, routed)           0.373    24.912    U_MUL_n_231
    SLICE_X51Y103        LUT3 (Prop_lut3_I2_O)        0.153    25.065 r  operation_result_o[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.246    25.311    adder/adder_x_op_b[5][0]
    SLICE_X53Y104        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    25.657 r  operation_result_o[163]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.657    operation_result_o[163]_INST_0_i_1_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.715 r  operation_result_o[167]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.715    operation_result_o[167]_INST_0_i_1_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.773 r  operation_result_o[171]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.773    operation_result_o[171]_INST_0_i_1_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.831 r  operation_result_o[175]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.831    operation_result_o[175]_INST_0_i_1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.889 r  operation_result_o[179]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.889    operation_result_o[179]_INST_0_i_1_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.947 r  operation_result_o[183]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.947    operation_result_o[183]_INST_0_i_1_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.005 r  operation_result_o[187]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.005    operation_result_o[187]_INST_0_i_1_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.063 r  operation_result_o[191]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.063    operation_result_o[191]_INST_0_i_1_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    26.242 r  operation_result_o[195]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.518    26.760    operation_result_o[195]_INST_0_i_22_n_3
    SLICE_X52Y109        LUT2 (Prop_lut2_I0_O)        0.157    26.917 r  operation_result_o[195]_INST_0_i_5/O
                         net (fo=1, routed)           0.396    27.313    U_MUL/operation_result_o[195]
    SLICE_X50Y103        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359    27.672 r  U_MUL/operation_result_o[195]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.672    U_MUL/operation_result_o[195]_INST_0_i_2_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.732 r  U_MUL/operation_result_o[199]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.732    U_MUL/operation_result_o[199]_INST_0_i_2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.792 r  U_MUL/operation_result_o[203]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.792    U_MUL/operation_result_o[203]_INST_0_i_2_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.852 r  U_MUL/operation_result_o[207]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.852    U_MUL/operation_result_o[207]_INST_0_i_2_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.912 r  U_MUL/operation_result_o[211]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.912    U_MUL/operation_result_o[211]_INST_0_i_2_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    27.972 r  U_MUL/operation_result_o[215]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.972    U_MUL/operation_result_o[215]_INST_0_i_2_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.032 r  U_MUL/operation_result_o[219]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.032    U_MUL/operation_result_o[219]_INST_0_i_2_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    28.092 r  U_MUL/operation_result_o[223]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.092    U_MUL/operation_result_o[223]_INST_0_i_2_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    28.265 r  U_MUL/operation_result_o[227]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.237    28.502    U_MUL_n_232
    SLICE_X49Y111        LUT3 (Prop_lut3_I2_O)        0.153    28.655 r  operation_result_o[227]_INST_0_i_5/O
                         net (fo=1, routed)           0.374    29.029    adder/adder_x_op_b[7][0]
    SLICE_X48Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    29.375 r  operation_result_o[227]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.375    operation_result_o[227]_INST_0_i_2_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.433 r  operation_result_o[231]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.433    operation_result_o[231]_INST_0_i_2_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.491 r  operation_result_o[235]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.491    operation_result_o[235]_INST_0_i_2_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.549 r  operation_result_o[239]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.549    operation_result_o[239]_INST_0_i_2_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.607 r  operation_result_o[243]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.607    operation_result_o[243]_INST_0_i_2_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    29.665 r  operation_result_o[247]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.665    operation_result_o[247]_INST_0_i_2_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    29.878 f  operation_result_o[251]_INST_0_i_2/O[1]
                         net (fo=4, routed)           0.759    30.637    adder_result[249]
    SLICE_X47Y111        LUT3 (Prop_lut3_I0_O)        0.152    30.789 r  operation_flags_o[Z]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    30.789    operation_flags_o[Z]_INST_0_i_10_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.329    31.118 r  operation_flags_o[Z]_INST_0_i_2/CO[2]
                         net (fo=1, routed)           0.292    31.410    adder_result_hw_is_zero0
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.161    31.571 r  operation_flags_o[Z]_INST_0/O
                         net (fo=0)                   0.672    32.243    operation_flags_o[Z]
                                                                      r  operation_flags_o[Z] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   32.258    32.258    
                         output delay                -0.000    32.258    
  -------------------------------------------------------------------
                         required time                         32.258    
                         arrival time                         -32.243    
  -------------------------------------------------------------------
                         slack                                  0.015    





