[2025-09-15 16:06:02] START suite=spec trace=603.bwaves_s-891B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/603.bwaves_s-891B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2384178 heartbeat IPC: 4.194 cumulative IPC: 4.194 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4765708 heartbeat IPC: 4.199 cumulative IPC: 4.197 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4765708 cumulative IPC: 4.197 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4765708 cumulative IPC: 4.197 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14394194 heartbeat IPC: 1.039 cumulative IPC: 1.039 (Simulation time: 00 hr 02 min 46 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23988991 heartbeat IPC: 1.042 cumulative IPC: 1.04 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 32500308 heartbeat IPC: 1.175 cumulative IPC: 1.082 (Simulation time: 00 hr 05 min 33 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 40229128 heartbeat IPC: 1.294 cumulative IPC: 1.128 (Simulation time: 00 hr 06 min 39 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 47953986 heartbeat IPC: 1.295 cumulative IPC: 1.158 (Simulation time: 00 hr 07 min 43 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 55682712 heartbeat IPC: 1.294 cumulative IPC: 1.178 (Simulation time: 00 hr 08 min 45 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 63409743 heartbeat IPC: 1.294 cumulative IPC: 1.194 (Simulation time: 00 hr 09 min 47 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 71138631 heartbeat IPC: 1.294 cumulative IPC: 1.205 (Simulation time: 00 hr 10 min 47 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 78863295 heartbeat IPC: 1.295 cumulative IPC: 1.215 (Simulation time: 00 hr 11 min 51 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 81828156 cumulative IPC: 1.222 (Simulation time: 00 hr 12 min 52 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 81828156 cumulative IPC: 1.222 (Simulation time: 00 hr 12 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/603.bwaves_s-891B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.222 instructions: 100000000 cycles: 81828156
CPU 0 Branch Prediction Accuracy: 85.62% MPKI: 21.9 Average ROB Occupancy at Mispredict: 178.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.9
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 56
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 28

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 56

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 2

cpu0->cpu0_STLB TOTAL        ACCESS:      28644 HIT:        153 MISS:      28491 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      28644 HIT:        153 MISS:      28491 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 578.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2170720 HIT:     315066 MISS:    1855654 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1823635 HIT:         92 MISS:    1823543 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       1595 HIT:       1594 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     313382 HIT:     313380 MISS:          2 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      32108 HIT:          0 MISS:      32108 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 125.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     740391 HIT:     740385 MISS:          6 MSHR_MERGE:          2
cpu0->cpu0_L1I LOAD         ACCESS:     740391 HIT:     740385 MISS:          6 MSHR_MERGE:          2
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 142 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   18544254 HIT:    6520354 MISS:   12023900 MSHR_MERGE:   10166566
cpu0->cpu0_L1D LOAD         ACCESS:   15060566 HIT:    3071314 MISS:   11989252 MSHR_MERGE:   10165621
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3426651 HIT:    3424111 MISS:       2540 MSHR_MERGE:        945
cpu0->cpu0_L1D TRANSLATION  ACCESS:      57037 HIT:      24929 MISS:      32108 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 137.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     493595 HIT:     493595 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     493595 HIT:     493595 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18047085 HIT:   17687612 MISS:     359473 MSHR_MERGE:     330829
cpu0->cpu0_DTLB LOAD         ACCESS:   18047085 HIT:   17687612 MISS:     359473 MSHR_MERGE:     330829
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 581.4 cycles
cpu0->LLC TOTAL        ACCESS:    2171017 HIT:     315579 MISS:    1855438 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1823542 HIT:        201 MISS:    1823341 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          1 HIT:          0 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     315366 HIT:     315364 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      32108 HIT:         14 MISS:      32094 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 94.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     536713
  ROW_BUFFER_MISS:    1318722
  AVG DBUS CONGESTED CYCLE: 3.283
Channel 0 WQ ROW_BUFFER_HIT:      52714
  ROW_BUFFER_MISS:     274859
  FULL:          0
Channel 0 REFRESHES ISSUED:       6819
[2025-09-15 16:18:55] END   suite=spec trace=603.bwaves_s-891B (rc=0)
