
#include "vision/drivers/image_sensor/drv_image_sensor.h"


#define IMX219_SLAVE_ADDRESS   (0x10)
#define IMX219_CHIPID_ADDRESS  (0x0000)
#define IMX219_CHIP_ID         (0x0219)
 

#if 1
static const DRV_IMAGE_SENSOR_REG imx219_raw_vga[] = {
	{0x0100, 0x00},
//Begin - Acces command sequence to access in this address area "0x3000-0x5FFF"
	{0x30EB, 0x05},
	{0x30EB, 0x0C},
	{0x300A, 0xFF},
	{0x300B, 0xFF},
	{0x30EB, 0x05},
	{0x30EB, 0x09},
//End - Acces command sequence to access in this address area "0x3000-0x5FFF"
	{0x0114, 0x01}, //2 Lanes Mode
	{0x0128, 0x00}, //DPHY_CTRL => 0=auto mode
	{0x012A, 0x18}, //EXCLK_FREQ[15:8]
	{0x012B, 0x00}, //EXCLK_FREQ[7:0] = 24 MHz

	{0x0157, 0x40},
	{0x015a, 0x0A},
	{0x015b, 0x80},

	{0x0162, 0x0D}, //LINE_LENGTH_A[15:8]
	{0x0163, 0x78}, //LINE_LENGTH_A[7:0] = 3448 pixels - "line_length_pck" Units: Pixels
	{0x0164, 0x01}, //XADD_STA_A[11:8]
	{0x0165, 0x48}, //XADD_STA_A[7:0]
	{0x0166, 0x0B}, //XADD_END_A[11:8]
	{0x0167, 0x47}, //XADD_END_A[7:0]

	{0x0168, 0x00}, //YADD_STA_A[11:8]
	{0x0169, 0xF0}, //YADD_STA_A[7:0]
	{0x016A, 0x08}, //YADD_END_A[11:8]
	{0x016B, 0x6F}, //YADD_END_A[7:0]
	
	{0x016C, 0x02}, //x_output_size[11:8]
	{0x016D, 0x80}, //x_output_size[7:0]
	{0x016E, 0x01}, //y_output_size[11:8]
	{0x016F, 0xE0}, //y_output_size[7:0]
	
	{0x0170, 0x01}, //X_ODD_INC_A
	{0x0171, 0x01}, //Y_ODD_INC_A
	{0x0174, 0x02}, //BINNING_MODE_H_A 
	{0x0175, 0x02}, //BINNING_MODE_V_A
	{0x018C, 0x0A}, //CSI_DATA_FORMAT_A [15:8]
	{0x018D, 0x0A}, //CSI_DATA_FORMAT_A [7:0] = RAW10

	{0x0301, 0x05}, //VTPXCK_DIV[4:0] = 5
	{0x0303, 0x01}, //VTSYCK_DIV[1:0] = 1
	{0x0304, 0x03}, //PREPLLCK_VT_DIV[7:0] = 3
	{0x0305, 0x03}, //PREPLLCK_OP_DIV[7:0] = 3
	{0x0306, 0x00}, //PLL_VT_MPY[10:8]
	{0x0307, 0x39}, //PLL_VT_MPY[10:8]
	{0x0309, 0x0A}, // OPPXCK_DIV = 10
	{0x030B, 0x01}, // OPSYCK_DIV = 1 
	{0x030C, 0x00}, //PLL_OP_MPY[10:8]
	{0x030D, 0x72}, //PLL_OP_MPY[7:0]
	
	{0x455E, 0x00},
	{0x471E, 0x4B},
	{0x4767, 0x0F},
	{0x4750, 0x14},
	{0x4540, 0x00},
	{0x47B4, 0x14},
	{0x4713, 0x30},
	{0x478B, 0x10},
	{0x478F, 0x10},
	{0x4793, 0x10},
	{0x4797, 0x0E},
	{0x479B, 0x0E},
	{0xFF, 0xFF}
};

#else
static const DRV_IMAGE_SENSOR_REG imx219_raw_vga[] = {
	{0x0100, 0x00},
//Begin - Acces command sequence to access in this address area "0x3000-0x5FFF"
	{0x30EB, 0x05},
	{0x30EB, 0x0C},
	{0x300A, 0xFF},
	{0x300B, 0xFF},
	{0x30EB, 0x05},
	{0x30EB, 0x09},
//End - Acces command sequence to access in this address area "0x3000-0x5FFF"
	{0x0114, 0x01}, //2 Lanes Mode
	{0x0128, 0x00}, //DPHY_CTRL => 0=auto mode
	{0x012A, 0x18}, //EXCLK_FREQ[15:8]
	{0x012B, 0x00}, //EXCLK_FREQ[7:0] = 24 MHz

	{0x0157, 0x40},
	{0x015a, 0x0A},
	{0x015b, 0x80},

	{0x0162, 0x0D}, //LINE_LENGTH_A[15:8]
	{0x0163, 0x78}, //LINE_LENGTH_A[7:0] = 3448 pixels - "line_length_pck" Units: Pixels
	{0x0164, 0x01}, //XADD_STA_A[11:8]
	{0x0165, 0x48}, //XADD_STA_A[7:0]
	{0x0166, 0x0B}, //XADD_END_A[11:8]
	{0x0167, 0x47}, //XADD_END_A[7:0]

	{0x0168, 0x00}, //YADD_STA_A[11:8]
	{0x0169, 0xF0}, //YADD_STA_A[7:0]
	{0x016A, 0x08}, //YADD_END_A[11:8]
	{0x016B, 0x6F}, //YADD_END_A[7:0]

	{0x016C, 0x03}, //x_output_size[11:8]
	{0x016D, 0x20}, //x_output_size[7:0]
	{0x016E, 0x01}, //y_output_size[11:8]
	{0x016F, 0xE0}, //y_output_size[7:0]

	{0x0170, 0x01}, //X_ODD_INC_A
	{0x0171, 0x01}, //Y_ODD_INC_A
	{0x0174, 0x02}, //BINNING_MODE_H_A 
	{0x0175, 0x02}, //BINNING_MODE_V_A
	{0x018C, 0x0A}, //CSI_DATA_FORMAT_A [15:8]
	{0x018D, 0x0A}, //CSI_DATA_FORMAT_A [7:0] = RAW10

	{0x0301, 0x05}, //VTPXCK_DIV[4:0] = 5
	{0x0303, 0x01}, //VTSYCK_DIV[1:0] = 1
	{0x0304, 0x03}, //PREPLLCK_VT_DIV[7:0] = 3
	{0x0305, 0x03}, //PREPLLCK_OP_DIV[7:0] = 3
	{0x0306, 0x00}, //PLL_VT_MPY[10:8]
	{0x0307, 0x39}, //PLL_VT_MPY[10:8]
	{0x0309, 0x0A}, //OPPXCK_DIV = 10
	{0x030B, 0x01}, //OPSYCK_DIV = 1 
	{0x030C, 0x00}, //PLL_OP_MPY[10:8]
	{0x030D, 0x72}, //PLL_OP_MPY[7:0]

	{0x455E, 0x00},
	{0x471E, 0x4B},
	{0x4767, 0x0F},
	{0x4750, 0x14},
	{0x4540, 0x00},
	{0x47B4, 0x14},
	{0x4713, 0x30},
	{0x478B, 0x10},
	{0x478F, 0x10},
	{0x4793, 0x10},
	{0x4797, 0x0E},
	{0x479B, 0x0E},

//  {0x0164, 0x03},
//	{0x0165, 0xe8},
//	{0x0166, 0x08},
//	{0x0167, 0xe7},
//	{0x0168, 0x02},
//	{0x0169, 0xf0},
//	{0x016a, 0x06},
//	{0x016b, 0xaf},
//	{0x016c, 0x03},
//	{0x016d, 0x20},
//	{0x016e, 0x01},
//	{0x016f, 0xe0},
//	{0x0624, 0x06},
//	{0x0625, 0x68},
//	{0x0626, 0x04},
//	{0x0627, 0xd0},
//
//	{0x100, 0x01},
	{0xFF, 0xFF}
};

static const struct sensor_reg imx219_raw_vga[] = { //720: 1280*720@30fps
	{0x30EB, 0x05},
	{0x30EB, 0x0C},
	{0x300A, 0xFF},
	{0x300B, 0xFF},
	{0x30EB, 0x05},
	{0x30EB, 0x09},

	{0x0114, 0x01},	// CSI_LANE_MODE = 2-lane
	{0x0128, 0x00},	// DPHY_CTRL = auto mode

	{0x012A, 0x13},	// EXCLK_FREQ[15:8]
	{0x012B, 0x34},	// EXCLK_FREQ[7:0] = 4916 MHz

	{0x0160, 0x04},	// FRM_LENGTH_A[15:8]
	{0x0161, 0x60},	// FRM_LENGTH_A[7:0] = 1120
	{0x0162, 0x0D},	// LINE_LENGTH_A[15:8]
	{0x0163, 0x78},	// LINE_LENGTH_A[7:0] = 3448
	{0x0164, 0x01},	// XADD_STA_A[11:8]
	{0x0165, 0x58},	// XADD_STA_A[7:0] = X top left = 344
	{0x0166, 0x0B},	// XADD_END_A[11:8]
	{0x0167, 0x77},	// XADD_END_A[7:0] = X bottom right = 2935
	{0x0168, 0x01},	// YADD_STA_A[11:8]
	{0x0169, 0xF0},	// YADD_STA_A[7:0] = Y top left = 496
	{0x016A, 0x07},	// YADD_END_A[11:8]
	{0x016B, 0xAF},	// YADD_END_A[7:0] = Y bottom right = 1967
	{0x016C, 0x05},	// x_output_size[11:8]
	{0x016D, 0x10},	// x_output_size[7:0] = 1296
	{0x016E, 0x02},	// y_output_size[11:8]
	{0x016F, 0xE0}, // y_output_size[7:0] = 736
	{0x0170, 0x01},	// X_ODD_INC_A 
	{0x0171, 0x01},	// Y_ODD_INC_A
	{0x0174, 0x01},	// BINNING_MODE_H_A = x2-binning
	{0x0175, 0x01},	// BINNING_MODE_V_A = x2-binning
//	{0x0174, 0x00}, // BINNING_MODE_H_A = no-binning
//	{0x0175, 0x00}, // BINNING_MODE_V_A = no-binning
	{0x0176, 0x01},	// BINNING_CAL_MODE_H_A
	{0x0177, 0x01},	// BINNING_CAL_MODE_V_A
	{0x018C, 0x0A},	// CSI_DATA_FORMAT_A[15:8]
	{0x018D, 0x0A},	// CSI_DATA_FORMAT_A[7:0]
	{0x0301, 0x05},
	{0x0303, 0x01},
	{0x0304, 0x02},
	{0x0305, 0x02},
	{0x0309, 0x0A}, // OPPXCK_DIV 
	{0x030B, 0x01}, // OPSYCK_DIV 

	{0x0306, 0x00},	// PLL_VT_MPY[10:8]
	//{0x0307, 0x2E},	// PLL_VT_MPY[7:0] = 46
	{0x0307, 0x17}, // PLL_VT_MPY[7:0] = 23
	//{0x0307, 0x0F}, // PLL_VT_MPY[7:0] = 15

	{0x030C, 0x00},	// PLL_OP_MPY[10:8]
	//{0x030D, 0x5C}, // PLL_OP_MPY[7:0] = 92
	{0x030D, 0x2E}, // PLL_OP_MPY[7:0] = 46
	//{0x030D, 0x1E}, // PLL_OP_MPY[7:0] = 30

	{0x455E, 0x00},
	{0x471E, 0x4B},
	{0x4767, 0x0F},
	{0x4750, 0x14},
	{0x4540, 0x00},
	{0x47B4, 0x14},
	{0x4713, 0x30},
	{0x478B, 0x10},
	{0x478F, 0x10},
	{0x4793, 0x10},
	{0x4797, 0x0E},
	{0x479B, 0x0E},
//	{0x0601, 0x02}, // Test pattern = Color bar
	{0x0601, 0x00}, // Test pattern = Normal work
	{0x0620, 0x00},	// TP_WINDOW_X_OFFSET[11:8]
	{0x0621, 0x00}, // TP_WINDOW_X_OFFSET[7:0]
	{0x0621, 0x00}, // TP_WINDOW_Y_OFFSET[11:8]
	{0x0623, 0x00}, // TP_WINDOW_Y_OFFSET[7:0]
	{0x0624, 0x05}, // TP_WINDOW_WIDTH[11:8]
	{0x0625, 0x00}, // TP_WINDOW_WIDTH[7:0] = 1280
	{0x0626, 0x02}, // TP_WINDOW_HEIGHT[11:8]
	{0x0627, 0xD0}, // TP_WINDOW_HEIGHT[7:0] = 720
	{0x0100, 0x01}, /* mode select streaming on */
	{0xFF, 0xFF}
};

static const struct sensor_reg imx219_raw_vga[] = { //720: 1280*720@45fps
	{0x30EB, 0x05},
	{0x30EB, 0x0C},
	{0x300A, 0xFF},
	{0x300B, 0xFF},
	{0x30EB, 0x05},
	{0x30EB, 0x09},

	{0x0114, 0x01},
	{0x0128, 0x00},

	{0x012A, 0x13},		// EXCLK_FREQ[15:8] 
	{0x012B, 0x34},		// EXCLK_FREQ[7:0] = 4916 MHz

//	{0x012A, 0x09}, 	// EXCLK_FREQ[15:8]
//	{0x012B, 0x9A}, 	// EXCLK_FREQ[7:0] = 2458 MHz

//	{0x012A, 0x26}, // * EXCLK_FREQ[15:8]
//	{0x012B, 0x68}, // * EXCLK_FREQ[7:0] = 4916 MHz
//	{0x012A, 0x18}, // * EXCLK_FREQ[15:8]
//	{0x012B, 0x00}, // * EXCLK_FREQ[7:0] = 4916 MHz

	{0x0160, 0x04},
	{0x0161, 0x60},
	{0x0162, 0x0D},
	{0x0163, 0x78},
	{0x0164, 0x01},
	{0x0165, 0x58},
	{0x0166, 0x0B},
	{0x0167, 0x77},
	{0x0168, 0x01},
	{0x0169, 0xF0},
	{0x016A, 0x07},
	{0x016B, 0xAF},
	{0x016C, 0x05},
	{0x016D, 0x10},
	{0x016E, 0x02},
	{0x016F, 0xE0},
	{0x0170, 0x01},
	{0x0171, 0x01},
	{0x0174, 0x01},
	{0x0175, 0x01},
	{0x0176, 0x01},
	{0x0177, 0x01},
	{0x018C, 0x0A},
	{0x018D, 0x0A},
	{0x0301, 0x05},
	{0x0303, 0x01},
	{0x0304, 0x02},
	{0x0305, 0x02},
	{0x0306, 0x00},
	{0x0307, 0x2E},
	{0x0309, 0x0A},
	{0x030B, 0x01},

	//{0x030C, 0x00},		// PLL_OP_MPY[10:8] 
	//{0x030D, 0x5C},		// PLL_OP_MPY[7:0] = 92

	{0x030C, 0x00},     // PLL_OP_MPY[10:8] 
	{0x030D, 0xB8},     // PLL_OP_MPY[7:0] = 184

	{0x455E, 0x00},
	{0x471E, 0x4B},
	{0x4767, 0x0F},
	{0x4750, 0x14},
	{0x4540, 0x00},
	{0x47B4, 0x14},
	{0x4713, 0x30},
	{0x478B, 0x10},
	{0x478F, 0x10},
	{0x4793, 0x10},
	{0x4797, 0x0E},
	{0x479B, 0x0E},
	{0x0100, 0x01}, /* mode select streaming on */
	{0xFF, 0xFF}
}
#endif

static const DRV_IMAGE_SENSOR_CONFIGS imx219_raw_vga_config =
{
	0,
	DRV_IMAGE_SENSOR_VGA,
	DRV_IMAGE_SENSOR_RAW_BAYER,
	DRV_IMAGE_SENSOR_10_BIT,
	1,
	640,
	480,
	imx219_raw_vga
};

const DRV_IMAGE_SENSOR_OBJ imx219_device =
{
	"IMX219",
	IMX219_SLAVE_ADDRESS,
	IMX219_CHIPID_ADDRESS,
	IMX219_CHIP_ID,
	0x100,
	0x01,
	0x00,
	{
		&imx219_raw_vga_config
	},
	(DRV_HANDLE)NULL
};
