// Seed: 1751655895
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  ;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wand id_5,
    input wor id_6,
    input tri id_7,
    input wor id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wand id_11,
    output logic id_12,
    output supply0 id_13,
    input supply0 id_14,
    output wor id_15,
    output uwire id_16
);
  wire id_18;
  always @(id_0 or negedge id_1) id_12 <= 1 - id_10;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
