Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 12 16:08:39 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_char_timing_summary_routed.rpt -pb hdmi_char_timing_summary_routed.pb -rpx hdmi_char_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_char
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.077        0.000                      0                  131        0.107        0.000                      0                  131        3.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  c0_1x_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  c1_5x_clk_wiz_0     {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  c0_1x_clk_wiz_0          24.723        0.000                      0                   68        0.127        0.000                      0                   68       19.500        0.000                       0                    60  
  c1_5x_clk_wiz_0           5.894        0.000                      0                   63        0.176        0.000                      0                   63        3.500        0.000                       0                    56  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
c0_1x_clk_wiz_0  c1_5x_clk_wiz_0        5.077        0.000                      0                   30        0.107        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_1x_clk_wiz_0
  To Clock:  c0_1x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.723ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/pix_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.012ns  (logic 3.639ns (24.241%)  route 11.373ns (75.759%))
  Logic Levels:           17  (LUT2=1 LUT4=3 LUT5=2 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 38.691 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.575    -1.656    vga_timing_ctrl_inst/CLK
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.398    -1.258 r  vga_timing_ctrl_inst/v_cnt_reg[3]/Q
                         net (fo=16, routed)          1.427     0.169    vga_timing_ctrl_inst/v_cnt[3]
    SLICE_X6Y127         LUT4 (Prop_lut4_I3_O)        0.248     0.417 r  vga_timing_ctrl_inst/de_q_i_6/O
                         net (fo=1, routed)           0.359     0.776    vga_timing_ctrl_inst/de_q_i_6_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I3_O)        0.264     1.040 f  vga_timing_ctrl_inst/de_q_i_4/O
                         net (fo=12, routed)          0.875     1.915    vga_timing_ctrl_inst/pix_data_req0__6
    SLICE_X5Y127         LUT6 (Prop_lut6_I3_O)        0.105     2.020 r  vga_timing_ctrl_inst/pix_data[23]_i_118/O
                         net (fo=20, routed)          1.200     3.220    vga_timing_ctrl_inst/pix_x[9]
    SLICE_X9Y124         LUT2 (Prop_lut2_I1_O)        0.124     3.344 r  vga_timing_ctrl_inst/pix_data[23]_i_57/O
                         net (fo=5, routed)           0.486     3.830    vga_timing_ctrl_inst/pix_data[23]_i_57_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.267     4.097 r  vga_timing_ctrl_inst/pix_data[23]_i_139/O
                         net (fo=8, routed)           0.371     4.468    vga_timing_ctrl_inst/pix_data[23]_i_139_n_0
    SLICE_X8Y127         LUT4 (Prop_lut4_I3_O)        0.105     4.573 r  vga_timing_ctrl_inst/pix_data[23]_i_253/O
                         net (fo=2, routed)           0.498     5.071    vga_timing_ctrl_inst/pix_data[23]_i_253_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I3_O)        0.264     5.335 r  vga_timing_ctrl_inst/pix_data[23]_i_134/O
                         net (fo=134, routed)         2.244     7.579    vga_timing_ctrl_inst/vga_image_gen_inst/char_y[3]
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.124     7.703 r  vga_timing_ctrl_inst/pix_data[23]_i_565/O
                         net (fo=2, routed)           0.433     8.135    vga_timing_ctrl_inst/vga_image_gen_inst/char[99]
    SLICE_X5Y120         LUT6 (Prop_lut6_I0_O)        0.267     8.402 r  vga_timing_ctrl_inst/pix_data[23]_i_423/O
                         net (fo=1, routed)           0.534     8.937    vga_timing_ctrl_inst/pix_data[23]_i_423_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I5_O)        0.105     9.042 r  vga_timing_ctrl_inst/pix_data[23]_i_244/O
                         net (fo=1, routed)           0.000     9.042    vga_timing_ctrl_inst/pix_data[23]_i_244_n_0
    SLICE_X6Y121         MUXF7 (Prop_muxf7_I0_O)      0.173     9.215 r  vga_timing_ctrl_inst/pix_data_reg[23]_i_130/O
                         net (fo=1, routed)           0.956    10.171    vga_timing_ctrl_inst/pix_data_reg[23]_i_130_n_0
    SLICE_X8Y124         LUT5 (Prop_lut5_I3_O)        0.241    10.412 r  vga_timing_ctrl_inst/pix_data[23]_i_64/O
                         net (fo=2, routed)           0.698    11.110    vga_timing_ctrl_inst/pix_data[23]_i_64_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I2_O)        0.105    11.215 r  vga_timing_ctrl_inst/pix_data[23]_i_56/O
                         net (fo=1, routed)           0.000    11.215    vga_timing_ctrl_inst/pix_data[23]_i_56_n_0
    SLICE_X8Y125         MUXF7 (Prop_muxf7_I1_O)      0.206    11.421 r  vga_timing_ctrl_inst/pix_data_reg[23]_i_25/O
                         net (fo=3, routed)           0.496    11.916    vga_timing_ctrl_inst/pix_data_reg[23]_i_25_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I5_O)        0.242    12.158 r  vga_timing_ctrl_inst/pix_data[23]_i_13/O
                         net (fo=1, routed)           0.551    12.709    vga_timing_ctrl_inst/pix_data[23]_i_13_n_0
    SLICE_X10Y127        LUT4 (Prop_lut4_I1_O)        0.118    12.827 r  vga_timing_ctrl_inst/pix_data[23]_i_4/O
                         net (fo=1, routed)           0.246    13.073    vga_timing_ctrl_inst/pix_data[23]_i_4_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I1_O)        0.283    13.356 r  vga_timing_ctrl_inst/pix_data[23]_i_1/O
                         net (fo=1, routed)           0.000    13.356    vga_image_gen_inst/pix_data_reg[23]_0
    SLICE_X9Y127         FDCE                                         r  vga_image_gen_inst/pix_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.391    38.691    vga_image_gen_inst/CLK
    SLICE_X9Y127         FDCE                                         r  vga_image_gen_inst/pix_data_reg[23]/C
                         clock pessimism             -0.456    38.234    
                         clock uncertainty           -0.186    38.049    
    SLICE_X9Y127         FDCE (Setup_fdce_C_D)        0.030    38.079    vga_image_gen_inst/pix_data_reg[23]
  -------------------------------------------------------------------
                         required time                         38.079    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                 24.723    

Slack (MET) :             35.713ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.027ns (25.901%)  route 2.938ns (74.099%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 38.757 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.570    -1.661    vga_timing_ctrl_inst/CLK
    SLICE_X6Y126         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.398    -1.263 f  vga_timing_ctrl_inst/v_cnt_reg[8]/Q
                         net (fo=9, routed)           0.814    -0.448    vga_timing_ctrl_inst/v_cnt[8]
    SLICE_X7Y128         LUT2 (Prop_lut2_I1_O)        0.249    -0.199 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=2, routed)           0.344     0.144    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I4_O)        0.275     0.419 f  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.913     1.333    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I0_O)        0.105     1.438 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.867     2.304    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X6Y126         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.457    38.757    vga_timing_ctrl_inst/CLK
    SLICE_X6Y126         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[7]/C
                         clock pessimism             -0.417    38.339    
                         clock uncertainty           -0.186    38.154    
    SLICE_X6Y126         FDRE (Setup_fdre_C_CE)      -0.136    38.018    vga_timing_ctrl_inst/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.018    
                         arrival time                          -2.304    
  -------------------------------------------------------------------
                         slack                                 35.713    

Slack (MET) :             35.713ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.027ns (25.901%)  route 2.938ns (74.099%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 38.757 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.570    -1.661    vga_timing_ctrl_inst/CLK
    SLICE_X6Y126         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.398    -1.263 f  vga_timing_ctrl_inst/v_cnt_reg[8]/Q
                         net (fo=9, routed)           0.814    -0.448    vga_timing_ctrl_inst/v_cnt[8]
    SLICE_X7Y128         LUT2 (Prop_lut2_I1_O)        0.249    -0.199 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=2, routed)           0.344     0.144    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I4_O)        0.275     0.419 f  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.913     1.333    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I0_O)        0.105     1.438 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.867     2.304    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X6Y126         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.457    38.757    vga_timing_ctrl_inst/CLK
    SLICE_X6Y126         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[8]/C
                         clock pessimism             -0.417    38.339    
                         clock uncertainty           -0.186    38.154    
    SLICE_X6Y126         FDRE (Setup_fdre_C_CE)      -0.136    38.018    vga_timing_ctrl_inst/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.018    
                         arrival time                          -2.304    
  -------------------------------------------------------------------
                         slack                                 35.713    

Slack (MET) :             35.847ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.027ns (26.948%)  route 2.784ns (73.052%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.570    -1.661    vga_timing_ctrl_inst/CLK
    SLICE_X6Y126         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.398    -1.263 f  vga_timing_ctrl_inst/v_cnt_reg[8]/Q
                         net (fo=9, routed)           0.814    -0.448    vga_timing_ctrl_inst/v_cnt[8]
    SLICE_X7Y128         LUT2 (Prop_lut2_I1_O)        0.249    -0.199 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=2, routed)           0.344     0.144    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I4_O)        0.275     0.419 f  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.913     1.333    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I0_O)        0.105     1.438 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.713     2.150    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.461    38.761    vga_timing_ctrl_inst/CLK
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/C
                         clock pessimism             -0.441    38.319    
                         clock uncertainty           -0.186    38.134    
    SLICE_X6Y129         FDRE (Setup_fdre_C_CE)      -0.136    37.998    vga_timing_ctrl_inst/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         37.998    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 35.847    

Slack (MET) :             35.847ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.027ns (26.948%)  route 2.784ns (73.052%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.570    -1.661    vga_timing_ctrl_inst/CLK
    SLICE_X6Y126         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.398    -1.263 f  vga_timing_ctrl_inst/v_cnt_reg[8]/Q
                         net (fo=9, routed)           0.814    -0.448    vga_timing_ctrl_inst/v_cnt[8]
    SLICE_X7Y128         LUT2 (Prop_lut2_I1_O)        0.249    -0.199 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=2, routed)           0.344     0.144    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I4_O)        0.275     0.419 f  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.913     1.333    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I0_O)        0.105     1.438 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.713     2.150    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.461    38.761    vga_timing_ctrl_inst/CLK
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/C
                         clock pessimism             -0.441    38.319    
                         clock uncertainty           -0.186    38.134    
    SLICE_X6Y129         FDRE (Setup_fdre_C_CE)      -0.136    37.998    vga_timing_ctrl_inst/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         37.998    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 35.847    

Slack (MET) :             35.847ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.027ns (26.948%)  route 2.784ns (73.052%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.570    -1.661    vga_timing_ctrl_inst/CLK
    SLICE_X6Y126         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.398    -1.263 f  vga_timing_ctrl_inst/v_cnt_reg[8]/Q
                         net (fo=9, routed)           0.814    -0.448    vga_timing_ctrl_inst/v_cnt[8]
    SLICE_X7Y128         LUT2 (Prop_lut2_I1_O)        0.249    -0.199 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=2, routed)           0.344     0.144    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I4_O)        0.275     0.419 f  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.913     1.333    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I0_O)        0.105     1.438 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.713     2.150    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.461    38.761    vga_timing_ctrl_inst/CLK
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]/C
                         clock pessimism             -0.441    38.319    
                         clock uncertainty           -0.186    38.134    
    SLICE_X6Y129         FDRE (Setup_fdre_C_CE)      -0.136    37.998    vga_timing_ctrl_inst/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         37.998    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 35.847    

Slack (MET) :             35.847ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.027ns (26.948%)  route 2.784ns (73.052%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.570    -1.661    vga_timing_ctrl_inst/CLK
    SLICE_X6Y126         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.398    -1.263 f  vga_timing_ctrl_inst/v_cnt_reg[8]/Q
                         net (fo=9, routed)           0.814    -0.448    vga_timing_ctrl_inst/v_cnt[8]
    SLICE_X7Y128         LUT2 (Prop_lut2_I1_O)        0.249    -0.199 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=2, routed)           0.344     0.144    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I4_O)        0.275     0.419 f  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.913     1.333    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I0_O)        0.105     1.438 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.713     2.150    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.461    38.761    vga_timing_ctrl_inst/CLK
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/C
                         clock pessimism             -0.441    38.319    
                         clock uncertainty           -0.186    38.134    
    SLICE_X6Y129         FDRE (Setup_fdre_C_CE)      -0.136    37.998    vga_timing_ctrl_inst/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         37.998    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 35.847    

Slack (MET) :             35.847ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.027ns (26.948%)  route 2.784ns (73.052%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.570    -1.661    vga_timing_ctrl_inst/CLK
    SLICE_X6Y126         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.398    -1.263 f  vga_timing_ctrl_inst/v_cnt_reg[8]/Q
                         net (fo=9, routed)           0.814    -0.448    vga_timing_ctrl_inst/v_cnt[8]
    SLICE_X7Y128         LUT2 (Prop_lut2_I1_O)        0.249    -0.199 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=2, routed)           0.344     0.144    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I4_O)        0.275     0.419 f  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.913     1.333    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I0_O)        0.105     1.438 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.713     2.150    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.461    38.761    vga_timing_ctrl_inst/CLK
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[6]/C
                         clock pessimism             -0.441    38.319    
                         clock uncertainty           -0.186    38.134    
    SLICE_X6Y129         FDRE (Setup_fdre_C_CE)      -0.136    37.998    vga_timing_ctrl_inst/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         37.998    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 35.847    

Slack (MET) :             35.958ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.027ns (27.999%)  route 2.641ns (72.001%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.570    -1.661    vga_timing_ctrl_inst/CLK
    SLICE_X6Y126         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.398    -1.263 f  vga_timing_ctrl_inst/v_cnt_reg[8]/Q
                         net (fo=9, routed)           0.814    -0.448    vga_timing_ctrl_inst/v_cnt[8]
    SLICE_X7Y128         LUT2 (Prop_lut2_I1_O)        0.249    -0.199 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=2, routed)           0.344     0.144    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I4_O)        0.275     0.419 f  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.913     1.333    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I0_O)        0.105     1.438 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.570     2.007    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X7Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.461    38.761    vga_timing_ctrl_inst/CLK
    SLICE_X7Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
                         clock pessimism             -0.441    38.319    
                         clock uncertainty           -0.186    38.134    
    SLICE_X7Y129         FDRE (Setup_fdre_C_CE)      -0.168    37.966    vga_timing_ctrl_inst/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         37.966    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                 35.958    

Slack (MET) :             36.050ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.145ns (32.356%)  route 2.394ns (67.644%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.570    -1.661    vga_timing_ctrl_inst/CLK
    SLICE_X6Y126         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.398    -1.263 r  vga_timing_ctrl_inst/v_cnt_reg[8]/Q
                         net (fo=9, routed)           0.814    -0.448    vga_timing_ctrl_inst/v_cnt[8]
    SLICE_X7Y128         LUT2 (Prop_lut2_I1_O)        0.249    -0.199 r  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=2, routed)           0.344     0.144    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X6Y127         LUT6 (Prop_lut6_I4_O)        0.275     0.419 r  vga_timing_ctrl_inst/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.248     0.668    vga_timing_ctrl_inst/v_cnt[9]_i_3_n_0
    SLICE_X6Y128         LUT5 (Prop_lut5_I4_O)        0.105     0.773 r  vga_timing_ctrl_inst/v_cnt[9]_i_5/O
                         net (fo=10, routed)          0.590     1.363    vga_timing_ctrl_inst/v_cnt[9]_i_5_n_0
    SLICE_X6Y128         LUT3 (Prop_lut3_I0_O)        0.118     1.481 r  vga_timing_ctrl_inst/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.397     1.878    vga_timing_ctrl_inst/v_cnt[1]_i_1_n_0
    SLICE_X7Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.461    38.761    vga_timing_ctrl_inst/CLK
    SLICE_X7Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
                         clock pessimism             -0.441    38.319    
                         clock uncertainty           -0.186    38.134    
    SLICE_X7Y129         FDRE (Setup_fdre_C_D)       -0.206    37.928    vga_timing_ctrl_inst/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         37.928    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                 36.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/de_q_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/de_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.664    -0.423    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X4Y127         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/de_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.282 r  hdmi_ctrl_inst/encode_inst1/de_q_reg/Q
                         net (fo=1, routed)           0.057    -0.225    hdmi_ctrl_inst/encode_inst1/de_q
    SLICE_X4Y127         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/de_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.935    -0.191    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X4Y127         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/de_reg_reg/C
                         clock pessimism             -0.232    -0.423    
    SLICE_X4Y127         FDRE (Hold_fdre_C_D)         0.071    -0.352    hdmi_ctrl_inst/encode_inst1/de_reg_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.664    -0.423    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X4Y127         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.282 r  hdmi_ctrl_inst/encode_inst1/c0_q_reg/Q
                         net (fo=1, routed)           0.064    -0.218    hdmi_ctrl_inst/encode_inst1/c0_q
    SLICE_X4Y127         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.935    -0.191    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X4Y127         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
                         clock pessimism             -0.232    -0.423    
    SLICE_X4Y127         FDRE (Hold_fdre_C_D)         0.075    -0.348    hdmi_ctrl_inst/encode_inst1/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.407%)  route 0.135ns (41.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.665    -0.422    vga_timing_ctrl_inst/CLK
    SLICE_X7Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=19, routed)          0.135    -0.146    vga_timing_ctrl_inst/v_cnt[1]
    SLICE_X6Y129         LUT5 (Prop_lut5_I3_O)        0.048    -0.098 r  vga_timing_ctrl_inst/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    vga_timing_ctrl_inst/v_cnt[3]_i_1_n_0
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.937    -0.189    vga_timing_ctrl_inst/CLK
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]/C
                         clock pessimism             -0.220    -0.409    
    SLICE_X6Y129         FDRE (Hold_fdre_C_D)         0.131    -0.278    vga_timing_ctrl_inst/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.018%)  route 0.135ns (41.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.665    -0.422    vga_timing_ctrl_inst/CLK
    SLICE_X7Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=19, routed)          0.135    -0.146    vga_timing_ctrl_inst/v_cnt[1]
    SLICE_X6Y129         LUT4 (Prop_lut4_I2_O)        0.045    -0.101 r  vga_timing_ctrl_inst/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    vga_timing_ctrl_inst/v_cnt[2]_i_1_n_0
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.937    -0.189    vga_timing_ctrl_inst/CLK
    SLICE_X6Y129         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/C
                         clock pessimism             -0.220    -0.409    
    SLICE_X6Y129         FDRE (Hold_fdre_C_D)         0.121    -0.288    vga_timing_ctrl_inst/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.664    -0.423    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X7Y128         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.282 r  hdmi_ctrl_inst/encode_inst1/c1_q_reg/Q
                         net (fo=1, routed)           0.114    -0.168    hdmi_ctrl_inst/encode_inst1/c1_q
    SLICE_X7Y128         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.936    -0.190    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X7Y128         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
                         clock pessimism             -0.233    -0.423    
    SLICE_X7Y128         FDRE (Hold_fdre_C_D)         0.066    -0.357    hdmi_ctrl_inst/encode_inst1/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.666    -0.421    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X4Y130         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[8]/Q
                         net (fo=23, routed)          0.155    -0.124    hdmi_ctrl_inst/encode_inst1/q_m_reg[0]
    SLICE_X3Y130         LUT6 (Prop_lut6_I3_O)        0.045    -0.079 r  hdmi_ctrl_inst/encode_inst1/data_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.079    hdmi_ctrl_inst/encode_inst2/D[4]
    SLICE_X3Y130         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.940    -0.186    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X3Y130         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/C
                         clock pessimism             -0.199    -0.385    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.092    -0.293    hdmi_ctrl_inst/encode_inst2/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.539%)  route 0.148ns (41.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.665    -0.422    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X2Y128         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDCE (Prop_fdce_C_Q)         0.164    -0.258 r  hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.148    -0.110    hdmi_ctrl_inst/encode_inst1/cnt[2]
    SLICE_X2Y128         LUT6 (Prop_lut6_I5_O)        0.045    -0.065 r  hdmi_ctrl_inst/encode_inst1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    hdmi_ctrl_inst/encode_inst1/cnt[2]_i_1_n_0
    SLICE_X2Y128         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.938    -0.188    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X2Y128         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/C
                         clock pessimism             -0.234    -0.422    
    SLICE_X2Y128         FDCE (Hold_fdce_C_D)         0.121    -0.301    hdmi_ctrl_inst/encode_inst1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst3/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.232ns (66.837%)  route 0.115ns (33.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.663    -0.424    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X0Y126         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.128    -0.296 f  hdmi_ctrl_inst/encode_inst3/cnt_reg[2]/Q
                         net (fo=3, routed)           0.115    -0.181    hdmi_ctrl_inst/encode_inst3/cnt[2]
    SLICE_X0Y126         LUT5 (Prop_lut5_I2_O)        0.104    -0.077 r  hdmi_ctrl_inst/encode_inst3/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.077    hdmi_ctrl_inst/encode_inst3/cnt[4]_i_1__1_n_0
    SLICE_X0Y126         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.935    -0.191    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X0Y126         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[4]/C
                         clock pessimism             -0.233    -0.424    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.107    -0.317    hdmi_ctrl_inst/encode_inst3/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_in_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.248%)  route 0.185ns (56.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.664    -0.423    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X4Y128         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.282 r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.097    hdmi_ctrl_inst/encode_inst1/q_m_6
    SLICE_X4Y130         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.938    -0.188    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X4Y130         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/n1q_m_reg[3]/C
                         clock pessimism             -0.219    -0.407    
    SLICE_X4Y130         FDRE (Hold_fdre_C_D)         0.066    -0.341    hdmi_ctrl_inst/encode_inst1/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst3/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.254%)  route 0.115ns (33.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.663    -0.424    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X0Y126         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.128    -0.296 r  hdmi_ctrl_inst/encode_inst3/cnt_reg[2]/Q
                         net (fo=3, routed)           0.115    -0.181    hdmi_ctrl_inst/encode_inst3/cnt[2]
    SLICE_X0Y126         LUT5 (Prop_lut5_I4_O)        0.098    -0.083 r  hdmi_ctrl_inst/encode_inst3/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.083    hdmi_ctrl_inst/encode_inst3/cnt[3]_i_1__1_n_0
    SLICE_X0Y126         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.935    -0.191    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X0Y126         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/cnt_reg[3]/C
                         clock pessimism             -0.233    -0.424    
    SLICE_X0Y126         FDCE (Hold_fdce_C_D)         0.092    -0.332    hdmi_ctrl_inst/encode_inst3/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_1x_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.000      38.408     BUFGCTRL_X0Y1   clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X4Y127    hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X4Y127    hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X7Y128    hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X7Y128    hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X0Y129    hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X0Y126    hdmi_ctrl_inst/encode_inst3/cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X0Y126    hdmi_ctrl_inst/encode_inst3/cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X0Y126    hdmi_ctrl_inst/encode_inst3/cnt_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X4Y125    vga_timing_ctrl_inst/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X4Y125    vga_timing_ctrl_inst/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y127    hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y127    hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y128    hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X7Y128    hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X0Y126    hdmi_ctrl_inst/encode_inst3/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X0Y126    hdmi_ctrl_inst/encode_inst3/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X0Y126    hdmi_ctrl_inst/encode_inst3/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X0Y126    hdmi_ctrl_inst/encode_inst3/data_out_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X0Y129    hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X0Y128    hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X0Y128    hdmi_ctrl_inst/encode_inst3/data_out_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X0Y129    hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X1Y129    hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X1Y129    hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X0Y128    hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y130    hdmi_ctrl_inst/encode_inst1/n0q_m_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y130    hdmi_ctrl_inst/encode_inst1/n1q_m_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y130    hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  c1_5x_clk_wiz_0
  To Clock:  c1_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.348ns (31.915%)  route 0.742ns (68.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 6.749 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.571    -1.660    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y125         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.348    -1.312 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.742    -0.569    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.450     6.749    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
                         clock pessimism             -0.456     6.293    
                         clock uncertainty           -0.124     6.169    
    OLOGIC_X0Y116        ODDR (Setup_oddr_C_D1)      -0.844     5.325    hdmi_ctrl_inst/par2ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.379ns (36.698%)  route 0.654ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 6.749 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.571    -1.660    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y125         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.379    -1.281 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.654    -0.627    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.450     6.749    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
                         clock pessimism             -0.456     6.293    
                         clock uncertainty           -0.124     6.169    
    OLOGIC_X0Y116        ODDR (Setup_oddr_C_D2)      -0.707     5.462    hdmi_ctrl_inst/par2ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.462    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.379ns (41.502%)  route 0.534ns (58.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.578    -1.653    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.379    -1.274 r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.534    -0.739    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
                         clock pessimism             -0.456     6.287    
                         clock uncertainty           -0.124     6.163    
    OLOGIC_X0Y128        ODDR (Setup_oddr_C_D1)      -0.707     5.456    hdmi_ctrl_inst/par2ser_inst4/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.348ns (45.106%)  route 0.424ns (54.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.579    -1.652    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.348    -1.304 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.424    -0.880    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.447     6.746    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
                         clock pessimism             -0.456     6.290    
                         clock uncertainty           -0.124     6.166    
    OLOGIC_X0Y132        ODDR (Setup_oddr_C_D1)      -0.842     5.324    hdmi_ctrl_inst/par2ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.348ns (45.241%)  route 0.421ns (54.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.578    -1.653    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.348    -1.305 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.421    -0.883    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
                         clock pessimism             -0.456     6.287    
                         clock uncertainty           -0.124     6.163    
    OLOGIC_X0Y130        ODDR (Setup_oddr_C_D1)      -0.841     5.322    hdmi_ctrl_inst/par2ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.379ns (46.268%)  route 0.440ns (53.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.578    -1.653    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.379    -1.274 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.440    -0.834    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
                         clock pessimism             -0.456     6.287    
                         clock uncertainty           -0.124     6.163    
    OLOGIC_X0Y130        ODDR (Setup_oddr_C_D2)      -0.707     5.456    hdmi_ctrl_inst/par2ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.379ns (46.832%)  route 0.430ns (53.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.578    -1.653    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.379    -1.274 r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.430    -0.843    hdmi_ctrl_inst/par2ser_inst4/data_fall_s[0]
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
                         clock pessimism             -0.456     6.287    
                         clock uncertainty           -0.124     6.163    
    OLOGIC_X0Y128        ODDR (Setup_oddr_C_D2)      -0.707     5.456    hdmi_ctrl_inst/par2ser_inst4/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.379ns (46.764%)  route 0.431ns (53.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.579    -1.652    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.379    -1.273 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.431    -0.841    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.447     6.746    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
                         clock pessimism             -0.456     6.290    
                         clock uncertainty           -0.124     6.166    
    OLOGIC_X0Y132        ODDR (Setup_oddr_C_D2)      -0.707     5.459    hdmi_ctrl_inst/par2ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.459    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.587ns (41.081%)  route 0.842ns (58.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 6.763 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.579    -1.652    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.348    -1.304 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/Q
                         net (fo=13, routed)          0.842    -0.462    hdmi_ctrl_inst/par2ser_inst1/p_4_in
    SLICE_X0Y130         LUT2 (Prop_lut2_I0_O)        0.239    -0.223 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.463     6.763    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/C
                         clock pessimism             -0.440     6.322    
                         clock uncertainty           -0.124     6.198    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.033     6.231    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                          6.231    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.587ns (43.942%)  route 0.749ns (56.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 6.757 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.571    -1.660    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y124         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.348    -1.312 r  hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/Q
                         net (fo=13, routed)          0.749    -0.563    hdmi_ctrl_inst/par2ser_inst3/p_4_in
    SLICE_X0Y125         LUT3 (Prop_lut3_I1_O)        0.239    -0.324 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.324    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]_i_1__1_n_0
    SLICE_X0Y125         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.457     6.757    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y125         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
                         clock pessimism             -0.456     6.300    
                         clock uncertainty           -0.124     6.176    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.030     6.206    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  6.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.215ns (72.526%)  route 0.081ns (27.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.668    -0.419    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.255 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/Q
                         net (fo=1, routed)           0.081    -0.173    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[1]
    SLICE_X3Y131         LUT3 (Prop_lut3_I2_O)        0.051    -0.122 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.122    hdmi_ctrl_inst/par2ser_inst2/p_0_in[0]
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.941    -0.185    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
                         clock pessimism             -0.221    -0.406    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.107    -0.299    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.892%)  route 0.142ns (50.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.668    -0.419    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/Q
                         net (fo=1, routed)           0.142    -0.136    hdmi_ctrl_inst/par2ser_inst4/data_fall_s__0[2]
    SLICE_X1Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.940    -0.186    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/C
                         clock pessimism             -0.220    -0.406    
    SLICE_X1Y130         FDRE (Hold_fdre_C_D)         0.066    -0.340    hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.229ns (73.346%)  route 0.083ns (26.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.668    -0.419    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.128    -0.291 r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[4]/Q
                         net (fo=1, routed)           0.083    -0.207    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg_n_0_[4]
    SLICE_X1Y131         LUT2 (Prop_lut2_I1_O)        0.101    -0.106 r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.106    hdmi_ctrl_inst/par2ser_inst4/p_0_in[3]
    SLICE_X1Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.941    -0.185    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/C
                         clock pessimism             -0.234    -0.419    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.107    -0.312    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.229ns (70.849%)  route 0.094ns (29.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.668    -0.419    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128    -0.291 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/Q
                         net (fo=1, routed)           0.094    -0.196    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg_n_0_[3]
    SLICE_X0Y131         LUT3 (Prop_lut3_I2_O)        0.101    -0.095 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    hdmi_ctrl_inst/par2ser_inst1/p_0_in[2]
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.941    -0.185    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
                         clock pessimism             -0.234    -0.419    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.107    -0.312    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.229ns (70.849%)  route 0.094ns (29.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.662    -0.425    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y124         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.128    -0.297 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/Q
                         net (fo=1, routed)           0.094    -0.202    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[3]
    SLICE_X0Y124         LUT3 (Prop_lut3_I2_O)        0.101    -0.101 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.101    hdmi_ctrl_inst/par2ser_inst3/p_0_in[2]
    SLICE_X0Y124         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.934    -0.192    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y124         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/C
                         clock pessimism             -0.233    -0.425    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.107    -0.318    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.225ns (61.900%)  route 0.138ns (38.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.668    -0.419    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.128    -0.291 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.152    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[4]
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.097    -0.055 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.055    hdmi_ctrl_inst/par2ser_inst2/p_0_in[3]
    SLICE_X2Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.941    -0.185    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/C
                         clock pessimism             -0.221    -0.406    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.131    -0.275    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.039%)  route 0.140ns (42.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.668    -0.419    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.138    hdmi_ctrl_inst/par2ser_inst2/data_fall_s__0[1]
    SLICE_X3Y131         LUT3 (Prop_lut3_I2_O)        0.045    -0.093 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.093    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]_i_1__0_n_0
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.941    -0.185    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
                         clock pessimism             -0.234    -0.419    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.091    -0.328    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.677%)  route 0.135ns (39.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.668    -0.419    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.255 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]/Q
                         net (fo=1, routed)           0.135    -0.119    hdmi_ctrl_inst/par2ser_inst2/data_fall_s__0[4]
    SLICE_X3Y131         LUT3 (Prop_lut3_I2_O)        0.045    -0.074 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.074    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[3]_i_1__0_n_0
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.941    -0.185    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/C
                         clock pessimism             -0.221    -0.406    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.092    -0.314    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.184ns (52.289%)  route 0.168ns (47.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.668    -0.419    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.110    hdmi_ctrl_inst/par2ser_inst4/cnt_reg_n_0_[0]
    SLICE_X1Y131         LUT3 (Prop_lut3_I1_O)        0.043    -0.067 r  hdmi_ctrl_inst/par2ser_inst4/cnt[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.067    hdmi_ctrl_inst/par2ser_inst4/cnt[2]_i_1__3_n_0
    SLICE_X1Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.941    -0.185    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
                         clock pessimism             -0.234    -0.419    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.107    -0.312    hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.246ns (66.647%)  route 0.123ns (33.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.668    -0.419    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.148    -0.271 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/Q
                         net (fo=1, routed)           0.123    -0.148    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[2]
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.098    -0.050 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.050    hdmi_ctrl_inst/par2ser_inst2/p_0_in[1]
    SLICE_X2Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.941    -0.185    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/C
                         clock pessimism             -0.234    -0.419    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.121    -0.298    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1_5x_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0   clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y130   hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y116   hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y132   hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y128   hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X0Y131    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X0Y131    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X0Y131    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X0Y130    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y130    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y130    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y130    hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y130    hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y130    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y130    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y130    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y130    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y130    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y130    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y131    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y131    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y131    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X3Y131    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X3Y131    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X3Y131    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X3Y131    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X2Y131    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X3Y131    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X2Y131    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y2   clk_gen_inst/clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  c0_1x_clk_wiz_0
  To Clock:  c1_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.600ns (24.012%)  route 1.899ns (75.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 6.763 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.577    -1.654    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X1Y129         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.348    -1.306 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/Q
                         net (fo=2, routed)           1.899     0.593    hdmi_ctrl_inst/par2ser_inst1/data_out_r[3]
    SLICE_X0Y130         LUT2 (Prop_lut2_I1_O)        0.252     0.845 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.845    hdmi_ctrl_inst/par2ser_inst1/p_0_in[4]
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.463     6.763    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/C
                         clock pessimism             -0.604     6.159    
                         clock uncertainty           -0.306     5.853    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.069     5.922    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                          5.922    
                         arrival time                          -0.845    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.600ns (25.158%)  route 1.785ns (74.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 6.764 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.577    -1.654    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X0Y129         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDCE (Prop_fdce_C_Q)         0.348    -1.306 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/Q
                         net (fo=3, routed)           1.785     0.479    hdmi_ctrl_inst/par2ser_inst1/data_out_r[1]
    SLICE_X0Y131         LUT3 (Prop_lut3_I0_O)        0.252     0.731 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.731    hdmi_ctrl_inst/par2ser_inst1/p_0_in[2]
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.464     6.764    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
                         clock pessimism             -0.604     6.160    
                         clock uncertainty           -0.306     5.854    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.069     5.923    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          5.923    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.590ns (25.175%)  route 1.754ns (74.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 6.764 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.577    -1.654    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X0Y129         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDCE (Prop_fdce_C_Q)         0.348    -1.306 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/Q
                         net (fo=3, routed)           1.754     0.448    hdmi_ctrl_inst/par2ser_inst1/data_out_r[1]
    SLICE_X0Y131         LUT3 (Prop_lut3_I0_O)        0.242     0.690 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.690    hdmi_ctrl_inst/par2ser_inst1/p_0_in[1]
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.464     6.764    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/C
                         clock pessimism             -0.604     6.160    
                         clock uncertainty           -0.306     5.854    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.032     5.886    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.886    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.612ns (25.870%)  route 1.754ns (74.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 6.764 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.577    -1.654    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X0Y129         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDCE (Prop_fdce_C_Q)         0.348    -1.306 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/Q
                         net (fo=3, routed)           1.754     0.448    hdmi_ctrl_inst/par2ser_inst1/data_out_r[1]
    SLICE_X0Y131         LUT3 (Prop_lut3_I0_O)        0.264     0.712 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.712    hdmi_ctrl_inst/par2ser_inst1/p_0_in[3]
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.464     6.764    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/C
                         clock pessimism             -0.604     6.160    
                         clock uncertainty           -0.306     5.854    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.069     5.923    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          5.923    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.484ns (21.015%)  route 1.819ns (78.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 6.757 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.572    -1.659    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X0Y126         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.379    -1.280 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[6]/Q
                         net (fo=3, routed)           1.819     0.539    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[0]
    SLICE_X0Y124         LUT3 (Prop_lut3_I0_O)        0.105     0.644 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.644    hdmi_ctrl_inst/par2ser_inst3/p_0_in[1]
    SLICE_X0Y124         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.457     6.757    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y124         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/C
                         clock pessimism             -0.604     6.153    
                         clock uncertainty           -0.306     5.847    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)        0.032     5.879    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.879    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.484ns (21.192%)  route 1.800ns (78.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 6.763 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.577    -1.654    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X1Y129         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.379    -1.275 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/Q
                         net (fo=3, routed)           1.800     0.525    hdmi_ctrl_inst/par2ser_inst1/data_out_r[2]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.105     0.630 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.630    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.463     6.763    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
                         clock pessimism             -0.604     6.159    
                         clock uncertainty           -0.306     5.853    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.032     5.885    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                          5.885    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.500ns (21.560%)  route 1.819ns (78.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 6.757 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.572    -1.659    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X0Y126         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.379    -1.280 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[6]/Q
                         net (fo=3, routed)           1.819     0.539    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[0]
    SLICE_X0Y124         LUT3 (Prop_lut3_I0_O)        0.121     0.660 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.660    hdmi_ctrl_inst/par2ser_inst3/p_0_in[3]
    SLICE_X0Y124         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.457     6.757    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y124         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/C
                         clock pessimism             -0.604     6.153    
                         clock uncertainty           -0.306     5.847    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)        0.069     5.916    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.484ns (22.064%)  route 1.710ns (77.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 6.764 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.578    -1.653    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X3Y130         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.379    -1.274 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/Q
                         net (fo=1, routed)           1.710     0.436    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[0]
    SLICE_X3Y131         LUT3 (Prop_lut3_I0_O)        0.105     0.541 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.541    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[1]_i_1__0_n_0
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.464     6.764    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/C
                         clock pessimism             -0.604     6.160    
                         clock uncertainty           -0.306     5.854    
    SLICE_X3Y131         FDRE (Setup_fdre_C_D)        0.032     5.886    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.886    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.538ns (24.153%)  route 1.689ns (75.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 6.764 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.578    -1.653    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X2Y130         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433    -1.220 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/Q
                         net (fo=2, routed)           1.689     0.470    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[3]
    SLICE_X2Y131         LUT3 (Prop_lut3_I0_O)        0.105     0.575 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.575    hdmi_ctrl_inst/par2ser_inst2/p_0_in[1]
    SLICE_X2Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.464     6.764    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/C
                         clock pessimism             -0.604     6.160    
                         clock uncertainty           -0.306     5.854    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.074     5.928    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.928    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.554ns (24.694%)  route 1.689ns (75.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 6.764 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          1.578    -1.653    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X2Y130         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433    -1.220 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/Q
                         net (fo=2, routed)           1.689     0.470    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[3]
    SLICE_X2Y131         LUT3 (Prop_lut3_I0_O)        0.121     0.591 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.591    hdmi_ctrl_inst/par2ser_inst2/p_0_in[3]
    SLICE_X2Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.464     6.764    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/C
                         clock pessimism             -0.604     6.160    
                         clock uncertainty           -0.306     5.854    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.106     5.960    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          5.960    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  5.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.482%)  route 0.641ns (77.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.665    -0.422    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X0Y128         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_fdce_C_Q)         0.141    -0.281 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/Q
                         net (fo=1, routed)           0.641     0.361    hdmi_ctrl_inst/par2ser_inst1/data_out_r[4]
    SLICE_X0Y130         LUT2 (Prop_lut2_I1_O)        0.045     0.406 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.406    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.940    -0.186    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/C
                         clock pessimism              0.087    -0.099    
                         clock uncertainty            0.306     0.207    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092     0.299    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.230ns (26.527%)  route 0.637ns (73.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.666    -0.421    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X1Y129         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDCE (Prop_fdce_C_Q)         0.128    -0.293 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/Q
                         net (fo=2, routed)           0.637     0.344    hdmi_ctrl_inst/par2ser_inst2/data_out_r[0]
    SLICE_X3Y131         LUT2 (Prop_lut2_I1_O)        0.102     0.446 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.446    hdmi_ctrl_inst/par2ser_inst2/p_0_in[4]
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.941    -0.185    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/C
                         clock pessimism              0.087    -0.098    
                         clock uncertainty            0.306     0.208    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.107     0.315    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.228ns (24.888%)  route 0.688ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.665    -0.422    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X0Y128         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_fdce_C_Q)         0.128    -0.294 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/Q
                         net (fo=5, routed)           0.688     0.394    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[1]
    SLICE_X0Y125         LUT3 (Prop_lut3_I0_O)        0.100     0.494 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.494    hdmi_ctrl_inst/par2ser_inst3/p_0_in[0]
    SLICE_X0Y125         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.934    -0.192    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y125         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
                         clock pessimism              0.087    -0.105    
                         clock uncertainty            0.306     0.201    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.107     0.308    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.227ns (25.060%)  route 0.679ns (74.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.665    -0.422    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X0Y128         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_fdce_C_Q)         0.128    -0.294 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/Q
                         net (fo=5, routed)           0.679     0.385    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[1]
    SLICE_X0Y125         LUT3 (Prop_lut3_I0_O)        0.099     0.484 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.484    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1__1_n_0
    SLICE_X0Y125         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.934    -0.192    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y125         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/C
                         clock pessimism              0.087    -0.105    
                         clock uncertainty            0.306     0.201    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.092     0.293    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.227ns (24.806%)  route 0.688ns (75.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.665    -0.422    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X0Y128         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_fdce_C_Q)         0.128    -0.294 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/Q
                         net (fo=5, routed)           0.688     0.394    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[1]
    SLICE_X0Y125         LUT3 (Prop_lut3_I0_O)        0.099     0.493 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.493    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]_i_1__1_n_0
    SLICE_X0Y125         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.934    -0.192    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y125         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
                         clock pessimism              0.087    -0.105    
                         clock uncertainty            0.306     0.201    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.091     0.292    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.292    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.183ns (19.200%)  route 0.770ns (80.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.666    -0.421    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X0Y129         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/Q
                         net (fo=2, routed)           0.770     0.490    hdmi_ctrl_inst/par2ser_inst1/data_out_r[0]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.042     0.532 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.532    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[2]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.940    -0.186    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
                         clock pessimism              0.087    -0.099    
                         clock uncertainty            0.306     0.207    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.107     0.314    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.187ns (19.659%)  route 0.764ns (80.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.663    -0.424    hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X0Y126         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[6]/Q
                         net (fo=3, routed)           0.764     0.481    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[0]
    SLICE_X0Y124         LUT3 (Prop_lut3_I0_O)        0.046     0.527 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.527    hdmi_ctrl_inst/par2ser_inst3/p_0_in[2]
    SLICE_X0Y124         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.934    -0.192    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y124         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/C
                         clock pessimism              0.087    -0.105    
                         clock uncertainty            0.306     0.201    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.107     0.308    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.184ns (19.045%)  route 0.782ns (80.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.667    -0.420    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X3Y130         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.141    -0.279 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/Q
                         net (fo=2, routed)           0.782     0.503    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[4]
    SLICE_X3Y131         LUT3 (Prop_lut3_I0_O)        0.043     0.546 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.546    hdmi_ctrl_inst/par2ser_inst2/p_0_in[0]
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.941    -0.185    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
                         clock pessimism              0.087    -0.098    
                         clock uncertainty            0.306     0.208    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.107     0.315    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.186ns (19.453%)  route 0.770ns (80.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.666    -0.421    hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X0Y129         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/Q
                         net (fo=2, routed)           0.770     0.490    hdmi_ctrl_inst/par2ser_inst1/data_out_r[0]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.045     0.535 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.535    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.940    -0.186    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
                         clock pessimism              0.087    -0.099    
                         clock uncertainty            0.306     0.207    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.091     0.298    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.298    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.185ns (18.903%)  route 0.794ns (81.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=58, routed)          0.667    -0.420    hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X3Y130         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.141    -0.279 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/Q
                         net (fo=2, routed)           0.794     0.515    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[2]
    SLICE_X3Y131         LUT3 (Prop_lut3_I0_O)        0.044     0.559 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.559    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[2]_i_1__1_n_0
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.941    -0.185    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/C
                         clock pessimism              0.087    -0.098    
                         clock uncertainty            0.306     0.208    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.107     0.315    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.244    





