INFO: [VRFC 10-2263] Analyzing Verilog file "/users/misc/raghavm22/Desktop/Case study Final/Case study Final.srcs/sources_1/new/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/misc/raghavm22/Desktop/Case study Final/Case study Final.srcs/sources_1/new/finite_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finite_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/misc/raghavm22/Desktop/Case study Final/Case study Final.srcs/sources_1/new/finite_inversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finite_inversion
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/misc/raghavm22/Desktop/Case study Final/Case study Final.srcs/sources_1/new/finite_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finite_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/misc/raghavm22/Desktop/Case study Final/Case study Final.srcs/sources_1/new/finite_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finite_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/misc/raghavm22/Desktop/Case study Final/Case study Final.srcs/sources_1/new/scalar_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scalar_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/misc/raghavm22/Desktop/Case study Final/Case study Final.srcs/sources_1/new/simple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/misc/raghavm22/Desktop/Case study Final/Case study Final.srcs/sources_1/new/simple_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/misc/raghavm22/Desktop/Case study Final/Case study Final.srcs/sim_1/new/scalar_mult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scalar_mult_tb
