INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sim_1/new/test_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_adder
