// Seed: 2772035471
module module_0;
  assign id_1 = -1'b0;
  module_2 modCall_1 ();
  assign modCall_1.type_1 = 0;
  wor id_2 = id_1, id_3, id_4, id_5;
endmodule
module module_1 (
    input logic id_0
);
  assign id_2 = 1;
  assign id_3 = 1;
  assign id_2 = id_0;
  wire id_4, id_5 = -1;
  always_comb id_2 <= 1;
  wire id_6;
  always_latch id_3 = 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_2 ();
  wor id_1 = id_1, id_2 = id_1 | 1;
  assign id_1 = -1;
endmodule
