// VerilogA for Project, VerilogA_Test, veriloga

`include "constants.vams"
`include "disciplines.vams"

module VerilogA_Test(input in, output out);

	electrical in;
	electrical out;

	analog begin
		V(in) <+ V(out);
	end

endmodule
