#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555e0b0b14a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555e0b180190 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fac5058d018 .functor BUFZ 1, C4<z>; HiZ drive
v0x555e0b180f10_0 .net "clk", 0 0, o0x7fac5058d018;  0 drivers
o0x7fac5058d048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555e0b1861d0_0 .net "data_address", 31 0, o0x7fac5058d048;  0 drivers
o0x7fac5058d078 .functor BUFZ 1, C4<z>; HiZ drive
v0x555e0b186500_0 .net "data_read", 0 0, o0x7fac5058d078;  0 drivers
v0x555e0b187260_0 .var "data_readdata", 31 0;
o0x7fac5058d0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555e0b189890_0 .net "data_write", 0 0, o0x7fac5058d0d8;  0 drivers
o0x7fac5058d108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555e0b18a5b0_0 .net "data_writedata", 31 0, o0x7fac5058d108;  0 drivers
S_0x555e0b15aad0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fac5058d258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555e0b1a10d0_0 .net "instr_address", 31 0, o0x7fac5058d258;  0 drivers
v0x555e0b1a11d0_0 .var "instr_readdata", 31 0;
S_0x555e0b16d3c0 .scope module, "mult_tb" "mult_tb" 5 1;
 .timescale 0 0;
v0x555e0b1af4a0_0 .net "active", 0 0, L_0x555e0b1c9480;  1 drivers
v0x555e0b1af560_0 .var "clk", 0 0;
v0x555e0b1af600_0 .var "clk_enable", 0 0;
v0x555e0b1af6f0_0 .net "data_address", 31 0, L_0x555e0b1c73d0;  1 drivers
v0x555e0b1af790_0 .net "data_read", 0 0, L_0x555e0b1c4f50;  1 drivers
v0x555e0b1af880_0 .var "data_readdata", 31 0;
v0x555e0b1af950_0 .net "data_write", 0 0, L_0x555e0b1c4d70;  1 drivers
v0x555e0b1afa20_0 .net "data_writedata", 31 0, L_0x555e0b1c70c0;  1 drivers
v0x555e0b1afaf0_0 .net "instr_address", 31 0, L_0x555e0b1c83b0;  1 drivers
v0x555e0b1afc50_0 .var "instr_readdata", 31 0;
v0x555e0b1afcf0_0 .net "register_v0", 31 0, L_0x555e0b1c7050;  1 drivers
v0x555e0b1afde0_0 .var "reset", 0 0;
S_0x555e0b16d790 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x555e0b16d3c0;
 .timescale 0 0;
v0x555e0b1a13a0_0 .var "expected", 63 0;
v0x555e0b1a14a0_0 .var "funct", 5 0;
v0x555e0b1a1580_0 .var "i", 4 0;
v0x555e0b1a1640_0 .var "imm", 15 0;
v0x555e0b1a1720_0 .var "imm_instr", 31 0;
v0x555e0b1a1850_0 .var "opcode", 5 0;
v0x555e0b1a1930_0 .var "r_instr", 31 0;
v0x555e0b1a1a10_0 .var "rd", 4 0;
v0x555e0b1a1af0_0 .var "rs", 4 0;
v0x555e0b1a1bd0_0 .var "rt", 4 0;
v0x555e0b1a1cb0_0 .var "shamt", 4 0;
v0x555e0b1a1d90_0 .var "test", 31 0;
E_0x555e0b0fab40 .event posedge, v0x555e0b1a3b80_0;
S_0x555e0b16dbc0 .scope module, "dut" "mips_cpu_harvard" 5 135, 6 1 0, S_0x555e0b16d3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x555e0b180df0 .functor OR 1, L_0x555e0b1c0750, L_0x555e0b1c09d0, C4<0>, C4<0>;
L_0x555e0b1863e0 .functor BUFZ 1, L_0x555e0b1c01b0, C4<0>, C4<0>, C4<0>;
L_0x555e0b187140 .functor BUFZ 1, L_0x555e0b1c0350, C4<0>, C4<0>, C4<0>;
L_0x555e0b1896f0 .functor BUFZ 1, L_0x555e0b1c0350, C4<0>, C4<0>, C4<0>;
L_0x555e0b1c0f10 .functor AND 1, L_0x555e0b1c01b0, L_0x555e0b1c1210, C4<1>, C4<1>;
L_0x555e0b18a490 .functor OR 1, L_0x555e0b1c0f10, L_0x555e0b1c0df0, C4<0>, C4<0>;
L_0x555e0b12b470 .functor OR 1, L_0x555e0b18a490, L_0x555e0b1c1020, C4<0>, C4<0>;
L_0x555e0b1c14b0 .functor OR 1, L_0x555e0b12b470, L_0x555e0b1c2b10, C4<0>, C4<0>;
L_0x555e0b1c15c0 .functor OR 1, L_0x555e0b1c14b0, L_0x555e0b1c2270, C4<0>, C4<0>;
L_0x555e0b1c1680 .functor BUFZ 1, L_0x555e0b1c0470, C4<0>, C4<0>, C4<0>;
L_0x555e0b1c2160 .functor AND 1, L_0x555e0b1c1bd0, L_0x555e0b1c1f30, C4<1>, C4<1>;
L_0x555e0b1c2270 .functor OR 1, L_0x555e0b1c18d0, L_0x555e0b1c2160, C4<0>, C4<0>;
L_0x555e0b1c2b10 .functor AND 1, L_0x555e0b1c2640, L_0x555e0b1c28f0, C4<1>, C4<1>;
L_0x555e0b1c32c0 .functor OR 1, L_0x555e0b1c2d60, L_0x555e0b1c3080, C4<0>, C4<0>;
L_0x555e0b1c23d0 .functor OR 1, L_0x555e0b1c3830, L_0x555e0b1c3b30, C4<0>, C4<0>;
L_0x555e0b1c3a10 .functor AND 1, L_0x555e0b1c3540, L_0x555e0b1c23d0, C4<1>, C4<1>;
L_0x555e0b1c4330 .functor OR 1, L_0x555e0b1c3fc0, L_0x555e0b1c4240, C4<0>, C4<0>;
L_0x555e0b1c4630 .functor OR 1, L_0x555e0b1c4330, L_0x555e0b1c4440, C4<0>, C4<0>;
L_0x555e0b1c47e0 .functor AND 1, L_0x555e0b1c01b0, L_0x555e0b1c4630, C4<1>, C4<1>;
L_0x555e0b1c4990 .functor AND 1, L_0x555e0b1c01b0, L_0x555e0b1c48a0, C4<1>, C4<1>;
L_0x555e0b1c4cb0 .functor AND 1, L_0x555e0b1c01b0, L_0x555e0b1c4740, C4<1>, C4<1>;
L_0x555e0b1c4f50 .functor BUFZ 1, L_0x555e0b187140, C4<0>, C4<0>, C4<0>;
L_0x555e0b1c5be0 .functor AND 1, L_0x555e0b1c9480, L_0x555e0b1c15c0, C4<1>, C4<1>;
L_0x555e0b1c5cf0 .functor OR 1, L_0x555e0b1c2270, L_0x555e0b1c2b10, C4<0>, C4<0>;
L_0x555e0b1c70c0 .functor BUFZ 32, L_0x555e0b1c6f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555e0b1c7180 .functor BUFZ 32, L_0x555e0b1c5ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555e0b1c72d0 .functor BUFZ 32, L_0x555e0b1c6f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555e0b1c73d0 .functor BUFZ 32, v0x555e0b1a2d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555e0b1c8050 .functor AND 1, v0x555e0b1af600_0, L_0x555e0b1c47e0, C4<1>, C4<1>;
L_0x555e0b1c80c0 .functor AND 1, L_0x555e0b1c8050, v0x555e0b1ac630_0, C4<1>, C4<1>;
L_0x555e0b1c83b0 .functor BUFZ 32, v0x555e0b1a3c40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555e0b1c9480 .functor BUFZ 1, v0x555e0b1ac630_0, C4<0>, C4<0>, C4<0>;
L_0x555e0b1c9690 .functor AND 1, v0x555e0b1af600_0, v0x555e0b1ac630_0, C4<1>, C4<1>;
v0x555e0b1a6930_0 .net *"_ivl_100", 31 0, L_0x555e0b1c2440;  1 drivers
L_0x7fac50544498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a6a30_0 .net *"_ivl_103", 25 0, L_0x7fac50544498;  1 drivers
L_0x7fac505444e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a6b10_0 .net/2u *"_ivl_104", 31 0, L_0x7fac505444e0;  1 drivers
v0x555e0b1a6bd0_0 .net *"_ivl_106", 0 0, L_0x555e0b1c2640;  1 drivers
v0x555e0b1a6c90_0 .net *"_ivl_109", 5 0, L_0x555e0b1c2850;  1 drivers
L_0x7fac50544528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a6d70_0 .net/2u *"_ivl_110", 5 0, L_0x7fac50544528;  1 drivers
v0x555e0b1a6e50_0 .net *"_ivl_112", 0 0, L_0x555e0b1c28f0;  1 drivers
v0x555e0b1a6f10_0 .net *"_ivl_116", 31 0, L_0x555e0b1c2c70;  1 drivers
L_0x7fac50544570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a6ff0_0 .net *"_ivl_119", 25 0, L_0x7fac50544570;  1 drivers
L_0x7fac505440a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a70d0_0 .net/2u *"_ivl_12", 5 0, L_0x7fac505440a8;  1 drivers
L_0x7fac505445b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a71b0_0 .net/2u *"_ivl_120", 31 0, L_0x7fac505445b8;  1 drivers
v0x555e0b1a7290_0 .net *"_ivl_122", 0 0, L_0x555e0b1c2d60;  1 drivers
v0x555e0b1a7350_0 .net *"_ivl_124", 31 0, L_0x555e0b1c2f90;  1 drivers
L_0x7fac50544600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a7430_0 .net *"_ivl_127", 25 0, L_0x7fac50544600;  1 drivers
L_0x7fac50544648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a7510_0 .net/2u *"_ivl_128", 31 0, L_0x7fac50544648;  1 drivers
v0x555e0b1a75f0_0 .net *"_ivl_130", 0 0, L_0x555e0b1c3080;  1 drivers
v0x555e0b1a76b0_0 .net *"_ivl_134", 31 0, L_0x555e0b1c3450;  1 drivers
L_0x7fac50544690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a78a0_0 .net *"_ivl_137", 25 0, L_0x7fac50544690;  1 drivers
L_0x7fac505446d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a7980_0 .net/2u *"_ivl_138", 31 0, L_0x7fac505446d8;  1 drivers
v0x555e0b1a7a60_0 .net *"_ivl_140", 0 0, L_0x555e0b1c3540;  1 drivers
v0x555e0b1a7b20_0 .net *"_ivl_143", 5 0, L_0x555e0b1c3790;  1 drivers
L_0x7fac50544720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a7c00_0 .net/2u *"_ivl_144", 5 0, L_0x7fac50544720;  1 drivers
v0x555e0b1a7ce0_0 .net *"_ivl_146", 0 0, L_0x555e0b1c3830;  1 drivers
v0x555e0b1a7da0_0 .net *"_ivl_149", 5 0, L_0x555e0b1c3a90;  1 drivers
L_0x7fac50544768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a7e80_0 .net/2u *"_ivl_150", 5 0, L_0x7fac50544768;  1 drivers
v0x555e0b1a7f60_0 .net *"_ivl_152", 0 0, L_0x555e0b1c3b30;  1 drivers
v0x555e0b1a8020_0 .net *"_ivl_155", 0 0, L_0x555e0b1c23d0;  1 drivers
v0x555e0b1a80e0_0 .net *"_ivl_159", 1 0, L_0x555e0b1c3ed0;  1 drivers
L_0x7fac505440f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a81c0_0 .net/2u *"_ivl_16", 5 0, L_0x7fac505440f0;  1 drivers
L_0x7fac505447b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a82a0_0 .net/2u *"_ivl_160", 1 0, L_0x7fac505447b0;  1 drivers
v0x555e0b1a8380_0 .net *"_ivl_162", 0 0, L_0x555e0b1c3fc0;  1 drivers
L_0x7fac505447f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a8440_0 .net/2u *"_ivl_164", 5 0, L_0x7fac505447f8;  1 drivers
v0x555e0b1a8520_0 .net *"_ivl_166", 0 0, L_0x555e0b1c4240;  1 drivers
v0x555e0b1a85e0_0 .net *"_ivl_169", 0 0, L_0x555e0b1c4330;  1 drivers
L_0x7fac50544840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a86a0_0 .net/2u *"_ivl_170", 5 0, L_0x7fac50544840;  1 drivers
v0x555e0b1a8780_0 .net *"_ivl_172", 0 0, L_0x555e0b1c4440;  1 drivers
v0x555e0b1a8840_0 .net *"_ivl_175", 0 0, L_0x555e0b1c4630;  1 drivers
L_0x7fac50544888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a8900_0 .net/2u *"_ivl_178", 5 0, L_0x7fac50544888;  1 drivers
v0x555e0b1a89e0_0 .net *"_ivl_180", 0 0, L_0x555e0b1c48a0;  1 drivers
L_0x7fac505448d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a8aa0_0 .net/2u *"_ivl_184", 5 0, L_0x7fac505448d0;  1 drivers
v0x555e0b1a8b80_0 .net *"_ivl_186", 0 0, L_0x555e0b1c4740;  1 drivers
L_0x7fac50544918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a8c40_0 .net/2u *"_ivl_190", 0 0, L_0x7fac50544918;  1 drivers
v0x555e0b1a8d20_0 .net *"_ivl_20", 31 0, L_0x555e0b1c0610;  1 drivers
L_0x7fac50544960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a8e00_0 .net/2u *"_ivl_200", 4 0, L_0x7fac50544960;  1 drivers
v0x555e0b1a8ee0_0 .net *"_ivl_203", 4 0, L_0x555e0b1c5470;  1 drivers
v0x555e0b1a8fc0_0 .net *"_ivl_205", 4 0, L_0x555e0b1c5690;  1 drivers
v0x555e0b1a90a0_0 .net *"_ivl_206", 4 0, L_0x555e0b1c5730;  1 drivers
v0x555e0b1a9180_0 .net *"_ivl_213", 0 0, L_0x555e0b1c5cf0;  1 drivers
L_0x7fac505449a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a9240_0 .net/2u *"_ivl_214", 31 0, L_0x7fac505449a8;  1 drivers
v0x555e0b1a9320_0 .net *"_ivl_216", 31 0, L_0x555e0b1c5e30;  1 drivers
v0x555e0b1a9400_0 .net *"_ivl_218", 31 0, L_0x555e0b1c60e0;  1 drivers
v0x555e0b1a94e0_0 .net *"_ivl_220", 31 0, L_0x555e0b1c6270;  1 drivers
v0x555e0b1a95c0_0 .net *"_ivl_222", 31 0, L_0x555e0b1c65b0;  1 drivers
L_0x7fac50544138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a96a0_0 .net *"_ivl_23", 25 0, L_0x7fac50544138;  1 drivers
v0x555e0b1a9780_0 .net *"_ivl_235", 0 0, L_0x555e0b1c8050;  1 drivers
L_0x7fac50544b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a9840_0 .net/2u *"_ivl_238", 31 0, L_0x7fac50544b58;  1 drivers
L_0x7fac50544180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a9920_0 .net/2u *"_ivl_24", 31 0, L_0x7fac50544180;  1 drivers
v0x555e0b1a9a00_0 .net *"_ivl_243", 15 0, L_0x555e0b1c8510;  1 drivers
v0x555e0b1a9ae0_0 .net *"_ivl_244", 17 0, L_0x555e0b1c8780;  1 drivers
L_0x7fac50544ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a9bc0_0 .net *"_ivl_247", 1 0, L_0x7fac50544ba0;  1 drivers
v0x555e0b1a9ca0_0 .net *"_ivl_250", 15 0, L_0x555e0b1c88c0;  1 drivers
L_0x7fac50544be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a9d80_0 .net *"_ivl_252", 1 0, L_0x7fac50544be8;  1 drivers
v0x555e0b1a9e60_0 .net *"_ivl_255", 0 0, L_0x555e0b1c8cd0;  1 drivers
L_0x7fac50544c30 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a9f40_0 .net/2u *"_ivl_256", 13 0, L_0x7fac50544c30;  1 drivers
L_0x7fac50544c78 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1aa020_0 .net/2u *"_ivl_258", 13 0, L_0x7fac50544c78;  1 drivers
v0x555e0b1aa510_0 .net *"_ivl_26", 0 0, L_0x555e0b1c0750;  1 drivers
v0x555e0b1aa5d0_0 .net *"_ivl_260", 13 0, L_0x555e0b1c8fb0;  1 drivers
v0x555e0b1aa6b0_0 .net *"_ivl_28", 31 0, L_0x555e0b1c08e0;  1 drivers
L_0x7fac505441c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1aa790_0 .net *"_ivl_31", 25 0, L_0x7fac505441c8;  1 drivers
L_0x7fac50544210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555e0b1aa870_0 .net/2u *"_ivl_32", 31 0, L_0x7fac50544210;  1 drivers
v0x555e0b1aa950_0 .net *"_ivl_34", 0 0, L_0x555e0b1c09d0;  1 drivers
v0x555e0b1aaa10_0 .net *"_ivl_4", 31 0, L_0x555e0b1b0050;  1 drivers
v0x555e0b1aaaf0_0 .net *"_ivl_45", 2 0, L_0x555e0b1c0cc0;  1 drivers
L_0x7fac50544258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555e0b1aabd0_0 .net/2u *"_ivl_46", 2 0, L_0x7fac50544258;  1 drivers
v0x555e0b1aacb0_0 .net *"_ivl_51", 2 0, L_0x555e0b1c0f80;  1 drivers
L_0x7fac505442a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555e0b1aad90_0 .net/2u *"_ivl_52", 2 0, L_0x7fac505442a0;  1 drivers
v0x555e0b1aae70_0 .net *"_ivl_57", 0 0, L_0x555e0b1c1210;  1 drivers
v0x555e0b1aaf30_0 .net *"_ivl_59", 0 0, L_0x555e0b1c0f10;  1 drivers
v0x555e0b1aaff0_0 .net *"_ivl_61", 0 0, L_0x555e0b18a490;  1 drivers
v0x555e0b1ab0b0_0 .net *"_ivl_63", 0 0, L_0x555e0b12b470;  1 drivers
v0x555e0b1ab170_0 .net *"_ivl_65", 0 0, L_0x555e0b1c14b0;  1 drivers
L_0x7fac50544018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1ab230_0 .net *"_ivl_7", 25 0, L_0x7fac50544018;  1 drivers
v0x555e0b1ab310_0 .net *"_ivl_70", 31 0, L_0x555e0b1c17a0;  1 drivers
L_0x7fac505442e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1ab3f0_0 .net *"_ivl_73", 25 0, L_0x7fac505442e8;  1 drivers
L_0x7fac50544330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555e0b1ab4d0_0 .net/2u *"_ivl_74", 31 0, L_0x7fac50544330;  1 drivers
v0x555e0b1ab5b0_0 .net *"_ivl_76", 0 0, L_0x555e0b1c18d0;  1 drivers
v0x555e0b1ab670_0 .net *"_ivl_78", 31 0, L_0x555e0b1c1a40;  1 drivers
L_0x7fac50544060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1ab750_0 .net/2u *"_ivl_8", 31 0, L_0x7fac50544060;  1 drivers
L_0x7fac50544378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1ab830_0 .net *"_ivl_81", 25 0, L_0x7fac50544378;  1 drivers
L_0x7fac505443c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555e0b1ab910_0 .net/2u *"_ivl_82", 31 0, L_0x7fac505443c0;  1 drivers
v0x555e0b1ab9f0_0 .net *"_ivl_84", 0 0, L_0x555e0b1c1bd0;  1 drivers
v0x555e0b1abab0_0 .net *"_ivl_87", 0 0, L_0x555e0b1c1d40;  1 drivers
v0x555e0b1abb90_0 .net *"_ivl_88", 31 0, L_0x555e0b1c1ae0;  1 drivers
L_0x7fac50544408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1abc70_0 .net *"_ivl_91", 30 0, L_0x7fac50544408;  1 drivers
L_0x7fac50544450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555e0b1abd50_0 .net/2u *"_ivl_92", 31 0, L_0x7fac50544450;  1 drivers
v0x555e0b1abe30_0 .net *"_ivl_94", 0 0, L_0x555e0b1c1f30;  1 drivers
v0x555e0b1abef0_0 .net *"_ivl_97", 0 0, L_0x555e0b1c2160;  1 drivers
v0x555e0b1abfb0_0 .net "active", 0 0, L_0x555e0b1c9480;  alias, 1 drivers
v0x555e0b1ac070_0 .net "alu_op1", 31 0, L_0x555e0b1c7180;  1 drivers
v0x555e0b1ac130_0 .net "alu_op2", 31 0, L_0x555e0b1c72d0;  1 drivers
v0x555e0b1ac1f0_0 .net "alui_instr", 0 0, L_0x555e0b1c0df0;  1 drivers
v0x555e0b1ac2b0_0 .net "b_flag", 0 0, v0x555e0b1a2950_0;  1 drivers
v0x555e0b1ac350_0 .net "b_imm", 17 0, L_0x555e0b1c8b90;  1 drivers
v0x555e0b1ac410_0 .net "b_offset", 31 0, L_0x555e0b1c9140;  1 drivers
v0x555e0b1ac4f0_0 .net "clk", 0 0, v0x555e0b1af560_0;  1 drivers
v0x555e0b1ac590_0 .net "clk_enable", 0 0, v0x555e0b1af600_0;  1 drivers
v0x555e0b1ac630_0 .var "cpu_active", 0 0;
v0x555e0b1ac6d0_0 .net "curr_addr", 31 0, v0x555e0b1a3c40_0;  1 drivers
v0x555e0b1ac7c0_0 .net "curr_addr_p4", 31 0, L_0x555e0b1c8310;  1 drivers
v0x555e0b1ac880_0 .net "data_address", 31 0, L_0x555e0b1c73d0;  alias, 1 drivers
v0x555e0b1ac960_0 .net "data_read", 0 0, L_0x555e0b1c4f50;  alias, 1 drivers
v0x555e0b1aca20_0 .net "data_readdata", 31 0, v0x555e0b1af880_0;  1 drivers
v0x555e0b1acb00_0 .net "data_write", 0 0, L_0x555e0b1c4d70;  alias, 1 drivers
v0x555e0b1acbc0_0 .net "data_writedata", 31 0, L_0x555e0b1c70c0;  alias, 1 drivers
v0x555e0b1acca0_0 .net "funct_code", 5 0, L_0x555e0b1aff20;  1 drivers
v0x555e0b1acd80_0 .net "hi_out", 31 0, v0x555e0b1a42d0_0;  1 drivers
v0x555e0b1ace70_0 .net "hl_reg_enable", 0 0, L_0x555e0b1c80c0;  1 drivers
v0x555e0b1acf10_0 .net "instr_address", 31 0, L_0x555e0b1c83b0;  alias, 1 drivers
v0x555e0b1acfd0_0 .net "instr_opcode", 5 0, L_0x555e0b1afe80;  1 drivers
v0x555e0b1ad0b0_0 .net "instr_readdata", 31 0, v0x555e0b1afc50_0;  1 drivers
v0x555e0b1ad170_0 .net "j_imm", 0 0, L_0x555e0b1c32c0;  1 drivers
v0x555e0b1ad210_0 .net "j_reg", 0 0, L_0x555e0b1c3a10;  1 drivers
v0x555e0b1ad2d0_0 .net "l_type", 0 0, L_0x555e0b1c1020;  1 drivers
v0x555e0b1ad390_0 .net "link_const", 0 0, L_0x555e0b1c2270;  1 drivers
v0x555e0b1ad450_0 .net "link_reg", 0 0, L_0x555e0b1c2b10;  1 drivers
v0x555e0b1ad510_0 .net "lo_out", 31 0, v0x555e0b1a4b20_0;  1 drivers
v0x555e0b1ad600_0 .net "lw", 0 0, L_0x555e0b1c0350;  1 drivers
v0x555e0b1ad6a0_0 .net "mem_read", 0 0, L_0x555e0b187140;  1 drivers
v0x555e0b1ad760_0 .net "mem_to_reg", 0 0, L_0x555e0b1896f0;  1 drivers
v0x555e0b1ae030_0 .net "mem_write", 0 0, L_0x555e0b1c1680;  1 drivers
v0x555e0b1ae0f0_0 .net "memaddroffset", 31 0, v0x555e0b1a2d90_0;  1 drivers
v0x555e0b1ae1e0_0 .net "mfhi", 0 0, L_0x555e0b1c4990;  1 drivers
v0x555e0b1ae280_0 .net "mflo", 0 0, L_0x555e0b1c4cb0;  1 drivers
v0x555e0b1ae340_0 .net "movefrom", 0 0, L_0x555e0b180df0;  1 drivers
v0x555e0b1ae400_0 .net "muldiv", 0 0, L_0x555e0b1c47e0;  1 drivers
v0x555e0b1ae4c0_0 .var "next_instr_addr", 31 0;
v0x555e0b1ae5b0_0 .net "pc_enable", 0 0, L_0x555e0b1c9690;  1 drivers
v0x555e0b1ae680_0 .net "r_format", 0 0, L_0x555e0b1c01b0;  1 drivers
v0x555e0b1ae720_0 .net "reg_a_read_data", 31 0, L_0x555e0b1c5ed0;  1 drivers
v0x555e0b1ae7f0_0 .net "reg_a_read_index", 4 0, L_0x555e0b1c5120;  1 drivers
v0x555e0b1ae8c0_0 .net "reg_b_read_data", 31 0, L_0x555e0b1c6f40;  1 drivers
v0x555e0b1ae990_0 .net "reg_b_read_index", 4 0, L_0x555e0b1c5380;  1 drivers
v0x555e0b1aea60_0 .net "reg_dst", 0 0, L_0x555e0b1863e0;  1 drivers
v0x555e0b1aeb00_0 .net "reg_write", 0 0, L_0x555e0b1c15c0;  1 drivers
v0x555e0b1aebc0_0 .net "reg_write_data", 31 0, L_0x555e0b1c6740;  1 drivers
v0x555e0b1aecb0_0 .net "reg_write_enable", 0 0, L_0x555e0b1c5be0;  1 drivers
v0x555e0b1aed80_0 .net "reg_write_index", 4 0, L_0x555e0b1c5a50;  1 drivers
v0x555e0b1aee50_0 .net "register_v0", 31 0, L_0x555e0b1c7050;  alias, 1 drivers
v0x555e0b1aef20_0 .net "reset", 0 0, v0x555e0b1afde0_0;  1 drivers
v0x555e0b1af050_0 .net "result", 31 0, v0x555e0b1a31f0_0;  1 drivers
v0x555e0b1af120_0 .net "result_hi", 31 0, v0x555e0b1a2af0_0;  1 drivers
v0x555e0b1af1c0_0 .net "result_lo", 31 0, v0x555e0b1a2cb0_0;  1 drivers
v0x555e0b1af260_0 .net "sw", 0 0, L_0x555e0b1c0470;  1 drivers
E_0x555e0b0fd6c0/0 .event anyedge, v0x555e0b1a2950_0, v0x555e0b1ac7c0_0, v0x555e0b1ac410_0, v0x555e0b1ad170_0;
E_0x555e0b0fd6c0/1 .event anyedge, v0x555e0b1a2bd0_0, v0x555e0b1ad210_0, v0x555e0b1a5910_0;
E_0x555e0b0fd6c0 .event/or E_0x555e0b0fd6c0/0, E_0x555e0b0fd6c0/1;
L_0x555e0b1afe80 .part v0x555e0b1afc50_0, 26, 6;
L_0x555e0b1aff20 .part v0x555e0b1afc50_0, 0, 6;
L_0x555e0b1b0050 .concat [ 6 26 0 0], L_0x555e0b1afe80, L_0x7fac50544018;
L_0x555e0b1c01b0 .cmp/eq 32, L_0x555e0b1b0050, L_0x7fac50544060;
L_0x555e0b1c0350 .cmp/eq 6, L_0x555e0b1afe80, L_0x7fac505440a8;
L_0x555e0b1c0470 .cmp/eq 6, L_0x555e0b1afe80, L_0x7fac505440f0;
L_0x555e0b1c0610 .concat [ 6 26 0 0], L_0x555e0b1afe80, L_0x7fac50544138;
L_0x555e0b1c0750 .cmp/eq 32, L_0x555e0b1c0610, L_0x7fac50544180;
L_0x555e0b1c08e0 .concat [ 6 26 0 0], L_0x555e0b1afe80, L_0x7fac505441c8;
L_0x555e0b1c09d0 .cmp/eq 32, L_0x555e0b1c08e0, L_0x7fac50544210;
L_0x555e0b1c0cc0 .part L_0x555e0b1afe80, 3, 3;
L_0x555e0b1c0df0 .cmp/eq 3, L_0x555e0b1c0cc0, L_0x7fac50544258;
L_0x555e0b1c0f80 .part L_0x555e0b1afe80, 3, 3;
L_0x555e0b1c1020 .cmp/eq 3, L_0x555e0b1c0f80, L_0x7fac505442a0;
L_0x555e0b1c1210 .reduce/nor L_0x555e0b1c47e0;
L_0x555e0b1c17a0 .concat [ 6 26 0 0], L_0x555e0b1afe80, L_0x7fac505442e8;
L_0x555e0b1c18d0 .cmp/eq 32, L_0x555e0b1c17a0, L_0x7fac50544330;
L_0x555e0b1c1a40 .concat [ 6 26 0 0], L_0x555e0b1afe80, L_0x7fac50544378;
L_0x555e0b1c1bd0 .cmp/eq 32, L_0x555e0b1c1a40, L_0x7fac505443c0;
L_0x555e0b1c1d40 .part v0x555e0b1afc50_0, 20, 1;
L_0x555e0b1c1ae0 .concat [ 1 31 0 0], L_0x555e0b1c1d40, L_0x7fac50544408;
L_0x555e0b1c1f30 .cmp/eq 32, L_0x555e0b1c1ae0, L_0x7fac50544450;
L_0x555e0b1c2440 .concat [ 6 26 0 0], L_0x555e0b1afe80, L_0x7fac50544498;
L_0x555e0b1c2640 .cmp/eq 32, L_0x555e0b1c2440, L_0x7fac505444e0;
L_0x555e0b1c2850 .part v0x555e0b1afc50_0, 0, 6;
L_0x555e0b1c28f0 .cmp/eq 6, L_0x555e0b1c2850, L_0x7fac50544528;
L_0x555e0b1c2c70 .concat [ 6 26 0 0], L_0x555e0b1afe80, L_0x7fac50544570;
L_0x555e0b1c2d60 .cmp/eq 32, L_0x555e0b1c2c70, L_0x7fac505445b8;
L_0x555e0b1c2f90 .concat [ 6 26 0 0], L_0x555e0b1afe80, L_0x7fac50544600;
L_0x555e0b1c3080 .cmp/eq 32, L_0x555e0b1c2f90, L_0x7fac50544648;
L_0x555e0b1c3450 .concat [ 6 26 0 0], L_0x555e0b1afe80, L_0x7fac50544690;
L_0x555e0b1c3540 .cmp/eq 32, L_0x555e0b1c3450, L_0x7fac505446d8;
L_0x555e0b1c3790 .part v0x555e0b1afc50_0, 0, 6;
L_0x555e0b1c3830 .cmp/eq 6, L_0x555e0b1c3790, L_0x7fac50544720;
L_0x555e0b1c3a90 .part v0x555e0b1afc50_0, 0, 6;
L_0x555e0b1c3b30 .cmp/eq 6, L_0x555e0b1c3a90, L_0x7fac50544768;
L_0x555e0b1c3ed0 .part L_0x555e0b1aff20, 3, 2;
L_0x555e0b1c3fc0 .cmp/eq 2, L_0x555e0b1c3ed0, L_0x7fac505447b0;
L_0x555e0b1c4240 .cmp/eq 6, L_0x555e0b1aff20, L_0x7fac505447f8;
L_0x555e0b1c4440 .cmp/eq 6, L_0x555e0b1aff20, L_0x7fac50544840;
L_0x555e0b1c48a0 .cmp/eq 6, L_0x555e0b1aff20, L_0x7fac50544888;
L_0x555e0b1c4740 .cmp/eq 6, L_0x555e0b1aff20, L_0x7fac505448d0;
L_0x555e0b1c4d70 .functor MUXZ 1, L_0x7fac50544918, L_0x555e0b1c1680, L_0x555e0b1c9480, C4<>;
L_0x555e0b1c5120 .part v0x555e0b1afc50_0, 21, 5;
L_0x555e0b1c5380 .part v0x555e0b1afc50_0, 16, 5;
L_0x555e0b1c5470 .part v0x555e0b1afc50_0, 11, 5;
L_0x555e0b1c5690 .part v0x555e0b1afc50_0, 16, 5;
L_0x555e0b1c5730 .functor MUXZ 5, L_0x555e0b1c5690, L_0x555e0b1c5470, L_0x555e0b1863e0, C4<>;
L_0x555e0b1c5a50 .functor MUXZ 5, L_0x555e0b1c5730, L_0x7fac50544960, L_0x555e0b1c2270, C4<>;
L_0x555e0b1c5e30 .arith/sum 32, L_0x555e0b1c8310, L_0x7fac505449a8;
L_0x555e0b1c60e0 .functor MUXZ 32, v0x555e0b1a31f0_0, v0x555e0b1af880_0, L_0x555e0b1896f0, C4<>;
L_0x555e0b1c6270 .functor MUXZ 32, L_0x555e0b1c60e0, v0x555e0b1a4b20_0, L_0x555e0b1c4cb0, C4<>;
L_0x555e0b1c65b0 .functor MUXZ 32, L_0x555e0b1c6270, v0x555e0b1a42d0_0, L_0x555e0b1c4990, C4<>;
L_0x555e0b1c6740 .functor MUXZ 32, L_0x555e0b1c65b0, L_0x555e0b1c5e30, L_0x555e0b1c5cf0, C4<>;
L_0x555e0b1c8310 .arith/sum 32, v0x555e0b1a3c40_0, L_0x7fac50544b58;
L_0x555e0b1c8510 .part v0x555e0b1afc50_0, 0, 16;
L_0x555e0b1c8780 .concat [ 16 2 0 0], L_0x555e0b1c8510, L_0x7fac50544ba0;
L_0x555e0b1c88c0 .part L_0x555e0b1c8780, 0, 16;
L_0x555e0b1c8b90 .concat [ 2 16 0 0], L_0x7fac50544be8, L_0x555e0b1c88c0;
L_0x555e0b1c8cd0 .part L_0x555e0b1c8b90, 17, 1;
L_0x555e0b1c8fb0 .functor MUXZ 14, L_0x7fac50544c78, L_0x7fac50544c30, L_0x555e0b1c8cd0, C4<>;
L_0x555e0b1c9140 .concat [ 18 14 0 0], L_0x555e0b1c8b90, L_0x555e0b1c8fb0;
S_0x555e0b17fdc0 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x555e0b16dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x555e0b1a2200_0 .net *"_ivl_10", 15 0, L_0x555e0b1c7710;  1 drivers
v0x555e0b1a2300_0 .net *"_ivl_13", 15 0, L_0x555e0b1c7850;  1 drivers
L_0x7fac50544b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a23e0_0 .net/2u *"_ivl_16", 15 0, L_0x7fac50544b10;  1 drivers
v0x555e0b1a24a0_0 .net *"_ivl_19", 15 0, L_0x555e0b1c7c80;  1 drivers
v0x555e0b1a2580_0 .net *"_ivl_5", 0 0, L_0x555e0b1c7670;  1 drivers
L_0x7fac50544a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a26b0_0 .net/2u *"_ivl_6", 15 0, L_0x7fac50544a80;  1 drivers
L_0x7fac50544ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a2790_0 .net/2u *"_ivl_8", 15 0, L_0x7fac50544ac8;  1 drivers
v0x555e0b1a2870_0 .net "addr_rt", 4 0, L_0x555e0b1c7f50;  1 drivers
v0x555e0b1a2950_0 .var "b_flag", 0 0;
v0x555e0b1a2a10_0 .net "funct", 5 0, L_0x555e0b1c75d0;  1 drivers
v0x555e0b1a2af0_0 .var "hi", 31 0;
v0x555e0b1a2bd0_0 .net "instructionword", 31 0, v0x555e0b1afc50_0;  alias, 1 drivers
v0x555e0b1a2cb0_0 .var "lo", 31 0;
v0x555e0b1a2d90_0 .var "memaddroffset", 31 0;
v0x555e0b1a2e70_0 .var "multresult", 63 0;
v0x555e0b1a2f50_0 .net "op1", 31 0, L_0x555e0b1c7180;  alias, 1 drivers
v0x555e0b1a3030_0 .net "op2", 31 0, L_0x555e0b1c72d0;  alias, 1 drivers
v0x555e0b1a3110_0 .net "opcode", 5 0, L_0x555e0b1c7530;  1 drivers
v0x555e0b1a31f0_0 .var "result", 31 0;
v0x555e0b1a32d0_0 .net "shamt", 4 0, L_0x555e0b1c7eb0;  1 drivers
v0x555e0b1a33b0_0 .net/s "sign_op1", 31 0, L_0x555e0b1c7180;  alias, 1 drivers
v0x555e0b1a3470_0 .net/s "sign_op2", 31 0, L_0x555e0b1c72d0;  alias, 1 drivers
v0x555e0b1a3510_0 .net "simmediatedata", 31 0, L_0x555e0b1c7b00;  1 drivers
v0x555e0b1a35d0_0 .net "uimmediatedata", 31 0, L_0x555e0b1c7d20;  1 drivers
v0x555e0b1a36b0_0 .net "unsign_op1", 31 0, L_0x555e0b1c7180;  alias, 1 drivers
v0x555e0b1a3770_0 .net "unsign_op2", 31 0, L_0x555e0b1c72d0;  alias, 1 drivers
E_0x555e0b0d37b0/0 .event anyedge, v0x555e0b1a3110_0, v0x555e0b1a2a10_0, v0x555e0b1a3030_0, v0x555e0b1a32d0_0;
E_0x555e0b0d37b0/1 .event anyedge, v0x555e0b1a2f50_0, v0x555e0b1a2e70_0, v0x555e0b1a2870_0, v0x555e0b1a3510_0;
E_0x555e0b0d37b0/2 .event anyedge, v0x555e0b1a35d0_0;
E_0x555e0b0d37b0 .event/or E_0x555e0b0d37b0/0, E_0x555e0b0d37b0/1, E_0x555e0b0d37b0/2;
L_0x555e0b1c7530 .part v0x555e0b1afc50_0, 26, 6;
L_0x555e0b1c75d0 .part v0x555e0b1afc50_0, 0, 6;
L_0x555e0b1c7670 .part v0x555e0b1afc50_0, 15, 1;
L_0x555e0b1c7710 .functor MUXZ 16, L_0x7fac50544ac8, L_0x7fac50544a80, L_0x555e0b1c7670, C4<>;
L_0x555e0b1c7850 .part v0x555e0b1afc50_0, 0, 16;
L_0x555e0b1c7b00 .concat [ 16 16 0 0], L_0x555e0b1c7850, L_0x555e0b1c7710;
L_0x555e0b1c7c80 .part v0x555e0b1afc50_0, 0, 16;
L_0x555e0b1c7d20 .concat [ 16 16 0 0], L_0x555e0b1c7c80, L_0x7fac50544b10;
L_0x555e0b1c7eb0 .part v0x555e0b1afc50_0, 6, 5;
L_0x555e0b1c7f50 .part v0x555e0b1afc50_0, 16, 5;
S_0x555e0b1a39d0 .scope module, "cpu_pc" "pc" 6 234, 8 1 0, S_0x555e0b16dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x555e0b1a3b80_0 .net "clk", 0 0, v0x555e0b1af560_0;  alias, 1 drivers
v0x555e0b1a3c40_0 .var "curr_addr", 31 0;
v0x555e0b1a3d20_0 .net "enable", 0 0, L_0x555e0b1c9690;  alias, 1 drivers
v0x555e0b1a3dc0_0 .net "next_addr", 31 0, v0x555e0b1ae4c0_0;  1 drivers
v0x555e0b1a3ea0_0 .net "reset", 0 0, v0x555e0b1afde0_0;  alias, 1 drivers
S_0x555e0b1a4050 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x555e0b16dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x555e0b1a4230_0 .net "clk", 0 0, v0x555e0b1af560_0;  alias, 1 drivers
v0x555e0b1a42d0_0 .var "data", 31 0;
v0x555e0b1a4390_0 .net "data_in", 31 0, v0x555e0b1a2af0_0;  alias, 1 drivers
v0x555e0b1a4490_0 .net "data_out", 31 0, v0x555e0b1a42d0_0;  alias, 1 drivers
v0x555e0b1a4550_0 .net "enable", 0 0, L_0x555e0b1c80c0;  alias, 1 drivers
v0x555e0b1a4660_0 .net "reset", 0 0, v0x555e0b1afde0_0;  alias, 1 drivers
S_0x555e0b1a47b0 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x555e0b16dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x555e0b1a4a10_0 .net "clk", 0 0, v0x555e0b1af560_0;  alias, 1 drivers
v0x555e0b1a4b20_0 .var "data", 31 0;
v0x555e0b1a4c00_0 .net "data_in", 31 0, v0x555e0b1a2cb0_0;  alias, 1 drivers
v0x555e0b1a4cd0_0 .net "data_out", 31 0, v0x555e0b1a4b20_0;  alias, 1 drivers
v0x555e0b1a4d90_0 .net "enable", 0 0, L_0x555e0b1c80c0;  alias, 1 drivers
v0x555e0b1a4e80_0 .net "reset", 0 0, v0x555e0b1afde0_0;  alias, 1 drivers
S_0x555e0b1a4ff0 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x555e0b16dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x555e0b1c5ed0 .functor BUFZ 32, L_0x555e0b1c6ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555e0b1c6f40 .functor BUFZ 32, L_0x555e0b1c6d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555e0b1a5d70_2 .array/port v0x555e0b1a5d70, 2;
L_0x555e0b1c7050 .functor BUFZ 32, v0x555e0b1a5d70_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555e0b1a5220_0 .net *"_ivl_0", 31 0, L_0x555e0b1c6ae0;  1 drivers
v0x555e0b1a5320_0 .net *"_ivl_10", 6 0, L_0x555e0b1c6e00;  1 drivers
L_0x7fac50544a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a5400_0 .net *"_ivl_13", 1 0, L_0x7fac50544a38;  1 drivers
v0x555e0b1a54c0_0 .net *"_ivl_2", 6 0, L_0x555e0b1c6b80;  1 drivers
L_0x7fac505449f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555e0b1a55a0_0 .net *"_ivl_5", 1 0, L_0x7fac505449f0;  1 drivers
v0x555e0b1a56d0_0 .net *"_ivl_8", 31 0, L_0x555e0b1c6d60;  1 drivers
v0x555e0b1a57b0_0 .net "r_clk", 0 0, v0x555e0b1af560_0;  alias, 1 drivers
v0x555e0b1a5850_0 .net "r_clk_enable", 0 0, v0x555e0b1af600_0;  alias, 1 drivers
v0x555e0b1a5910_0 .net "read_data1", 31 0, L_0x555e0b1c5ed0;  alias, 1 drivers
v0x555e0b1a59f0_0 .net "read_data2", 31 0, L_0x555e0b1c6f40;  alias, 1 drivers
v0x555e0b1a5ad0_0 .net "read_reg1", 4 0, L_0x555e0b1c5120;  alias, 1 drivers
v0x555e0b1a5bb0_0 .net "read_reg2", 4 0, L_0x555e0b1c5380;  alias, 1 drivers
v0x555e0b1a5c90_0 .net "register_v0", 31 0, L_0x555e0b1c7050;  alias, 1 drivers
v0x555e0b1a5d70 .array "registers", 0 31, 31 0;
v0x555e0b1a6340_0 .net "reset", 0 0, v0x555e0b1afde0_0;  alias, 1 drivers
v0x555e0b1a63e0_0 .net "write_control", 0 0, L_0x555e0b1c5be0;  alias, 1 drivers
v0x555e0b1a64a0_0 .net "write_data", 31 0, L_0x555e0b1c6740;  alias, 1 drivers
v0x555e0b1a6690_0 .net "write_reg", 4 0, L_0x555e0b1c5a50;  alias, 1 drivers
L_0x555e0b1c6ae0 .array/port v0x555e0b1a5d70, L_0x555e0b1c6b80;
L_0x555e0b1c6b80 .concat [ 5 2 0 0], L_0x555e0b1c5120, L_0x7fac505449f0;
L_0x555e0b1c6d60 .array/port v0x555e0b1a5d70, L_0x555e0b1c6e00;
L_0x555e0b1c6e00 .concat [ 5 2 0 0], L_0x555e0b1c5380, L_0x7fac50544a38;
    .scope S_0x555e0b1a4ff0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555e0b1a5d70, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x555e0b1a4ff0;
T_1 ;
    %wait E_0x555e0b0fab40;
    %load/vec4 v0x555e0b1a6340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555e0b1a5850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x555e0b1a63e0_0;
    %load/vec4 v0x555e0b1a6690_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x555e0b1a64a0_0;
    %load/vec4 v0x555e0b1a6690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e0b1a5d70, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555e0b17fdc0;
T_2 ;
    %wait E_0x555e0b0d37b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
    %load/vec4 v0x555e0b1a3110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x555e0b1a2a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x555e0b1a3770_0;
    %ix/getv 4, v0x555e0b1a32d0_0;
    %shiftl 4;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x555e0b1a3770_0;
    %ix/getv 4, v0x555e0b1a32d0_0;
    %shiftr 4;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x555e0b1a3770_0;
    %ix/getv 4, v0x555e0b1a32d0_0;
    %shiftr 4;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x555e0b1a3770_0;
    %ix/getv 4, v0x555e0b1a36b0_0;
    %shiftl 4;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x555e0b1a3770_0;
    %ix/getv 4, v0x555e0b1a36b0_0;
    %shiftr 4;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x555e0b1a3770_0;
    %ix/getv 4, v0x555e0b1a36b0_0;
    %shiftr 4;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x555e0b1a33b0_0;
    %pad/s 64;
    %load/vec4 v0x555e0b1a3470_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x555e0b1a2e70_0, 0, 64;
    %load/vec4 v0x555e0b1a2e70_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x555e0b1a2af0_0, 0, 32;
    %load/vec4 v0x555e0b1a2e70_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x555e0b1a2cb0_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %pad/u 64;
    %load/vec4 v0x555e0b1a3770_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x555e0b1a2e70_0, 0, 64;
    %load/vec4 v0x555e0b1a2e70_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x555e0b1a2af0_0, 0, 32;
    %load/vec4 v0x555e0b1a2e70_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x555e0b1a2cb0_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x555e0b1a33b0_0;
    %load/vec4 v0x555e0b1a3470_0;
    %mod/s;
    %store/vec4 v0x555e0b1a2af0_0, 0, 32;
    %load/vec4 v0x555e0b1a33b0_0;
    %load/vec4 v0x555e0b1a3470_0;
    %div/s;
    %store/vec4 v0x555e0b1a2cb0_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3770_0;
    %mod;
    %store/vec4 v0x555e0b1a2af0_0, 0, 32;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3770_0;
    %div;
    %store/vec4 v0x555e0b1a2cb0_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x555e0b1a2f50_0;
    %store/vec4 v0x555e0b1a2af0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x555e0b1a2f50_0;
    %store/vec4 v0x555e0b1a2cb0_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x555e0b1a33b0_0;
    %load/vec4 v0x555e0b1a3470_0;
    %add;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3770_0;
    %add;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x555e0b1a33b0_0;
    %load/vec4 v0x555e0b1a3470_0;
    %sub;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3770_0;
    %sub;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3770_0;
    %and;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3770_0;
    %or;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3770_0;
    %xor;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3770_0;
    %or;
    %inv;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x555e0b1a33b0_0;
    %load/vec4 v0x555e0b1a3470_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3770_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x555e0b1a2870_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x555e0b1a2f50_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x555e0b1a2f50_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x555e0b1a2f50_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x555e0b1a2f50_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x555e0b1a2f50_0;
    %load/vec4 v0x555e0b1a3030_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x555e0b1a2f50_0;
    %load/vec4 v0x555e0b1a3030_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x555e0b1a2f50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x555e0b1a2f50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e0b1a2950_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x555e0b1a33b0_0;
    %load/vec4 v0x555e0b1a3510_0;
    %add;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3510_0;
    %add;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x555e0b1a33b0_0;
    %load/vec4 v0x555e0b1a3510_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a35d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a35d0_0;
    %and;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a35d0_0;
    %or;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a35d0_0;
    %xor;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x555e0b1a35d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x555e0b1a31f0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3510_0;
    %add;
    %store/vec4 v0x555e0b1a2d90_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3510_0;
    %add;
    %store/vec4 v0x555e0b1a2d90_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3510_0;
    %add;
    %store/vec4 v0x555e0b1a2d90_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3510_0;
    %add;
    %store/vec4 v0x555e0b1a2d90_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3510_0;
    %add;
    %store/vec4 v0x555e0b1a2d90_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3510_0;
    %add;
    %store/vec4 v0x555e0b1a2d90_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3510_0;
    %add;
    %store/vec4 v0x555e0b1a2d90_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x555e0b1a36b0_0;
    %load/vec4 v0x555e0b1a3510_0;
    %add;
    %store/vec4 v0x555e0b1a2d90_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555e0b1a47b0;
T_3 ;
    %wait E_0x555e0b0fab40;
    %load/vec4 v0x555e0b1a4e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555e0b1a4b20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555e0b1a4d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x555e0b1a4c00_0;
    %assign/vec4 v0x555e0b1a4b20_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555e0b1a4050;
T_4 ;
    %wait E_0x555e0b0fab40;
    %load/vec4 v0x555e0b1a4660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555e0b1a42d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555e0b1a4550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x555e0b1a4390_0;
    %assign/vec4 v0x555e0b1a42d0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555e0b1a39d0;
T_5 ;
    %wait E_0x555e0b0fab40;
    %load/vec4 v0x555e0b1a3ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x555e0b1a3c40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555e0b1a3d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555e0b1a3dc0_0;
    %assign/vec4 v0x555e0b1a3c40_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555e0b16dbc0;
T_6 ;
    %wait E_0x555e0b0fab40;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x555e0b1aef20_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x555e0b1ad0b0_0, v0x555e0b1abfb0_0, v0x555e0b1aeb00_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x555e0b1ae7f0_0, v0x555e0b1ae990_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x555e0b1ae720_0, v0x555e0b1ae8c0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x555e0b1aebc0_0, v0x555e0b1af050_0, v0x555e0b1aed80_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x555e0b1ae400_0, v0x555e0b1af1c0_0, v0x555e0b1af120_0, v0x555e0b1ad510_0, v0x555e0b1acd80_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x555e0b1ac6d0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x555e0b16dbc0;
T_7 ;
    %wait E_0x555e0b0fd6c0;
    %load/vec4 v0x555e0b1ac2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x555e0b1ac7c0_0;
    %load/vec4 v0x555e0b1ac410_0;
    %add;
    %store/vec4 v0x555e0b1ae4c0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555e0b1ad170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x555e0b1ac7c0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x555e0b1ad0b0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x555e0b1ae4c0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x555e0b1ad210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x555e0b1ae720_0;
    %store/vec4 v0x555e0b1ae4c0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x555e0b1ac7c0_0;
    %store/vec4 v0x555e0b1ae4c0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555e0b16dbc0;
T_8 ;
    %wait E_0x555e0b0fab40;
    %load/vec4 v0x555e0b1aef20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e0b1ac630_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555e0b1ac6d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x555e0b1ac630_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555e0b16d3c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e0b1af560_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x555e0b1af560_0;
    %inv;
    %store/vec4 v0x555e0b1af560_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x555e0b16d3c0;
T_10 ;
    %fork t_1, S_0x555e0b16d790;
    %jmp t_0;
    .scope S_0x555e0b16d790;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e0b1afde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e0b1af600_0, 0, 1;
    %wait E_0x555e0b0fab40;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e0b1afde0_0, 0, 1;
    %wait E_0x555e0b0fab40;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x555e0b1a1580_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x555e0b1af880_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x555e0b1a1850_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555e0b1a1af0_0, 0, 5;
    %load/vec4 v0x555e0b1a1580_0;
    %store/vec4 v0x555e0b1a1bd0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555e0b1a1640_0, 0, 16;
    %load/vec4 v0x555e0b1a1850_0;
    %load/vec4 v0x555e0b1a1af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a1bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a1640_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555e0b1a1720_0, 0, 32;
    %load/vec4 v0x555e0b1a1720_0;
    %store/vec4 v0x555e0b1afc50_0, 0, 32;
    %wait E_0x555e0b0fab40;
    %delay 2, 0;
    %load/vec4 v0x555e0b1af950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 78 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x555e0b1af790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x555e0b1af880_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x555e0b1af880_0, 0, 32;
    %load/vec4 v0x555e0b1a1580_0;
    %addi 1, 0, 5;
    %store/vec4 v0x555e0b1a1580_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x555e0b1a1580_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x555e0b1a1d90_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555e0b1a1850_0, 0, 6;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x555e0b1a14a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555e0b1a1cb0_0, 0, 5;
    %load/vec4 v0x555e0b1a1580_0;
    %store/vec4 v0x555e0b1a1af0_0, 0, 5;
    %load/vec4 v0x555e0b1a1580_0;
    %addi 1, 0, 5;
    %store/vec4 v0x555e0b1a1bd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555e0b1a1a10_0, 0, 5;
    %load/vec4 v0x555e0b1a1850_0;
    %load/vec4 v0x555e0b1a1af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a1bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a1a10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a1cb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a14a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555e0b1a1930_0, 0, 32;
    %load/vec4 v0x555e0b1a1930_0;
    %store/vec4 v0x555e0b1afc50_0, 0, 32;
    %load/vec4 v0x555e0b1a1d90_0;
    %pad/s 64;
    %load/vec4 v0x555e0b1a1d90_0;
    %addi 3703181876, 0, 32;
    %pad/s 64;
    %mul;
    %store/vec4 v0x555e0b1a13a0_0, 0, 64;
    %wait E_0x555e0b0fab40;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555e0b1a1850_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x555e0b1a14a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555e0b1a1cb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555e0b1a1af0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555e0b1a1bd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555e0b1a1a10_0, 0, 5;
    %load/vec4 v0x555e0b1a1850_0;
    %load/vec4 v0x555e0b1a1af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a1bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a1a10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a1cb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a14a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555e0b1a1930_0, 0, 32;
    %load/vec4 v0x555e0b1a1930_0;
    %store/vec4 v0x555e0b1afc50_0, 0, 32;
    %wait E_0x555e0b0fab40;
    %delay 2, 0;
    %load/vec4 v0x555e0b1afcf0_0;
    %load/vec4 v0x555e0b1a13a0_0;
    %parti/s 32, 0, 2;
    %cmp/e;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 5 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x555e0b1a13a0_0, 0, 32>, v0x555e0b1afcf0_0 {0 0 0};
T_10.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555e0b1a1850_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x555e0b1a14a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555e0b1a1cb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555e0b1a1af0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555e0b1a1bd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555e0b1a1a10_0, 0, 5;
    %load/vec4 v0x555e0b1a1850_0;
    %load/vec4 v0x555e0b1a1af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a1bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a1a10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a1cb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555e0b1a14a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555e0b1a1930_0, 0, 32;
    %load/vec4 v0x555e0b1a1930_0;
    %store/vec4 v0x555e0b1afc50_0, 0, 32;
    %wait E_0x555e0b0fab40;
    %delay 2, 0;
    %load/vec4 v0x555e0b1afcf0_0;
    %load/vec4 v0x555e0b1a13a0_0;
    %parti/s 32, 32, 7;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 5 128 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x555e0b1a13a0_0, 32, 32>, v0x555e0b1afcf0_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x555e0b1a1d90_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x555e0b1a1d90_0, 0, 32;
    %load/vec4 v0x555e0b1a1580_0;
    %addi 1, 0, 5;
    %store/vec4 v0x555e0b1a1580_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x555e0b16d3c0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/mult_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
