#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Aug 18 11:42:06 2020
# Process ID: 16352
# Current directory: G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/synth_1
# Command line: vivado.exe -log sccomp_dataflow_with_ipcore.vds -mode batch -messageDb vivado.pb -notrace -source sccomp_dataflow_with_ipcore.tcl
# Log file: G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/synth_1/sccomp_dataflow_with_ipcore.vds
# Journal file: G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sccomp_dataflow_with_ipcore.tcl -notrace
Command: synth_design -top sccomp_dataflow_with_ipcore -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 305.488 ; gain = 98.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sccomp_dataflow_with_ipcore' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/sccomp_dataflow.v:24]
INFO: [Synth 8-638] synthesizing module 'cpu' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cpu.v:2]
INFO: [Synth 8-638] synthesizing module 'cu' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cu.v:2]
	Parameter Wdata bound to: 2'b00 
	Parameter Hdata bound to: 2'b01 
	Parameter Bdata bound to: 2'b10 
	Parameter ADD bound to: 6'b000001 
	Parameter ADDU bound to: 6'b000010 
	Parameter SUB bound to: 6'b000011 
	Parameter SUBU bound to: 6'b000100 
	Parameter AND bound to: 6'b000101 
	Parameter OR bound to: 6'b000110 
	Parameter XOR bound to: 6'b000111 
	Parameter NOR bound to: 6'b001000 
	Parameter SLT bound to: 6'b001001 
	Parameter SLTU bound to: 6'b001010 
	Parameter SLL bound to: 6'b001011 
	Parameter SRL bound to: 6'b001100 
	Parameter SRA bound to: 6'b001101 
	Parameter SLLV bound to: 6'b001110 
	Parameter SRLV bound to: 6'b001111 
	Parameter SRAV bound to: 6'b010000 
	Parameter JR bound to: 6'b010001 
	Parameter ADDI bound to: 6'b010010 
	Parameter ADDIU bound to: 6'b010011 
	Parameter ANDI bound to: 6'b010100 
	Parameter ORI bound to: 6'b010101 
	Parameter XORI bound to: 6'b010110 
	Parameter LW bound to: 6'b010111 
	Parameter SW bound to: 6'b011000 
	Parameter BEQ bound to: 6'b011001 
	Parameter BNE bound to: 6'b011010 
	Parameter SLTI bound to: 6'b011011 
	Parameter SLTIU bound to: 6'b011100 
	Parameter LUI bound to: 6'b011101 
	Parameter J bound to: 6'b011110 
	Parameter JAL bound to: 6'b011111 
	Parameter DIV bound to: 6'b100000 
	Parameter DIVU bound to: 6'b100001 
	Parameter MULT bound to: 6'b100010 
	Parameter MULTU bound to: 6'b100011 
	Parameter BGEZ bound to: 6'b100100 
	Parameter JALR bound to: 6'b100101 
	Parameter LBU bound to: 6'b100110 
	Parameter LHU bound to: 6'b100111 
	Parameter LB bound to: 6'b101000 
	Parameter LH bound to: 6'b101001 
	Parameter SB bound to: 6'b101010 
	Parameter SH bound to: 6'b101011 
	Parameter BREAK bound to: 6'b101100 
	Parameter SYSCALL bound to: 6'b101101 
	Parameter ERET bound to: 6'b101110 
	Parameter MFHI bound to: 6'b101111 
	Parameter MFLO bound to: 6'b110000 
	Parameter MTHI bound to: 6'b110001 
	Parameter MTLO bound to: 6'b110010 
	Parameter MFC0 bound to: 6'b110011 
	Parameter MTC0 bound to: 6'b110100 
	Parameter CLZ bound to: 6'b110101 
	Parameter TEQ bound to: 6'b110110 
	Parameter SIF bound to: 4'b0000 
	Parameter SID bound to: 4'b0001 
	Parameter SEXE_M bound to: 4'b0010 
	Parameter SEXE_DIV bound to: 4'b0011 
	Parameter SEXE_MULT bound to: 4'b0100 
	Parameter SPC bound to: 4'b0101 
	Parameter SEXE_J bound to: 4'b0110 
	Parameter SEXE_LS bound to: 4'b0111 
	Parameter SEXE_B1 bound to: 4'b1000 
	Parameter SEXE_BREAK bound to: 4'b1001 
	Parameter SEXE_ALU bound to: 4'b1010 
	Parameter SWB_REG bound to: 4'b1011 
	Parameter SMEM_LS bound to: 4'b1100 
	Parameter SEXE_B2 bound to: 4'b1101 
	Parameter mux_pc_NPC bound to: 8'b00000000 
	Parameter mux_pc_Rs bound to: 8'b00000001 
	Parameter mux_pc_ALU bound to: 8'b00000010 
	Parameter mux_pc_II bound to: 8'b00000011 
	Parameter mux_pc_EPC bound to: 8'b00000100 
	Parameter mux_rf_ALU bound to: 8'b00000000 
	Parameter mux_rf_EXT1 bound to: 8'b00000001 
	Parameter mux_rf_DM_Data bound to: 8'b00000010 
	Parameter mux_rf_PC bound to: 8'b00000011 
	Parameter mux_rf_CLZ bound to: 8'b00000100 
	Parameter mux_rf_HI bound to: 8'b00000101 
	Parameter mux_rf_LO bound to: 8'b00000110 
	Parameter mux_rf_CBW bound to: 8'b00000111 
	Parameter mux_rf_CHW bound to: 8'b00001000 
	Parameter mux_rf_CPR bound to: 8'b00001001 
	Parameter mux_alu_Rs_Rt bound to: 8'b00000000 
	Parameter mux_alu_ext5_Rt bound to: 8'b00000001 
	Parameter mux_alu_Rs_EXT16 bound to: 8'b00000010 
	Parameter mux_alu_x_EXT16 bound to: 8'b00000011 
	Parameter mux_alu_Rs_0 bound to: 8'b00000100 
	Parameter mux_alu_EXT18_PC bound to: 8'b00000101 
	Parameter mux_hi_Rs bound to: 8'b00000000 
	Parameter mux_hi_DIV bound to: 8'b00000001 
	Parameter mux_hi_DIVU bound to: 8'b00000010 
	Parameter mux_hi_MULT bound to: 8'b00000011 
	Parameter mux_hi_MULTU bound to: 8'b00000100 
	Parameter mux_lo_Rs bound to: 8'b00000000 
	Parameter mux_lo_DIV bound to: 8'b00000001 
	Parameter mux_lo_DIVU bound to: 8'b00000010 
	Parameter mux_lo_MULT bound to: 8'b00000011 
	Parameter mux_lo_MULTU bound to: 8'b00000100 
	Parameter EXC_syscall bound to: 5'b01000 
	Parameter EXC_break bound to: 5'b01001 
	Parameter EXC_teq bound to: 5'b01101 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cu.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cu.v:201]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cu.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cu.v:295]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cu.v:335]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cu.v:372]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cu.v:435]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cu.v:468]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cu.v:476]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cu.v:164]
WARNING: [Synth 8-5788] Register data_type_reg in module cu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cu.v:172]
INFO: [Synth 8-256] done synthesizing module 'cu' (1#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cu.v:2]
INFO: [Synth 8-638] synthesizing module 'decoder' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/decoder.v:2]
	Parameter ADD bound to: 6'b000001 
	Parameter ADDU bound to: 6'b000010 
	Parameter SUB bound to: 6'b000011 
	Parameter SUBU bound to: 6'b000100 
	Parameter AND bound to: 6'b000101 
	Parameter OR bound to: 6'b000110 
	Parameter XOR bound to: 6'b000111 
	Parameter NOR bound to: 6'b001000 
	Parameter SLT bound to: 6'b001001 
	Parameter SLTU bound to: 6'b001010 
	Parameter SLL bound to: 6'b001011 
	Parameter SRL bound to: 6'b001100 
	Parameter SRA bound to: 6'b001101 
	Parameter SLLV bound to: 6'b001110 
	Parameter SRLV bound to: 6'b001111 
	Parameter SRAV bound to: 6'b010000 
	Parameter JR bound to: 6'b010001 
	Parameter ADDI bound to: 6'b010010 
	Parameter ADDIU bound to: 6'b010011 
	Parameter ANDI bound to: 6'b010100 
	Parameter ORI bound to: 6'b010101 
	Parameter XORI bound to: 6'b010110 
	Parameter LW bound to: 6'b010111 
	Parameter SW bound to: 6'b011000 
	Parameter BEQ bound to: 6'b011001 
	Parameter BNE bound to: 6'b011010 
	Parameter SLTI bound to: 6'b011011 
	Parameter SLTIU bound to: 6'b011100 
	Parameter LUI bound to: 6'b011101 
	Parameter J bound to: 6'b011110 
	Parameter JAL bound to: 6'b011111 
	Parameter DIV bound to: 6'b100000 
	Parameter DIVU bound to: 6'b100001 
	Parameter MULT bound to: 6'b100010 
	Parameter MULTU bound to: 6'b100011 
	Parameter BGEZ bound to: 6'b100100 
	Parameter JALR bound to: 6'b100101 
	Parameter LBU bound to: 6'b100110 
	Parameter LHU bound to: 6'b100111 
	Parameter LB bound to: 6'b101000 
	Parameter LH bound to: 6'b101001 
	Parameter SB bound to: 6'b101010 
	Parameter SH bound to: 6'b101011 
	Parameter BREAK bound to: 6'b101100 
	Parameter SYSCALL bound to: 6'b101101 
	Parameter ERET bound to: 6'b101110 
	Parameter MFHI bound to: 6'b101111 
	Parameter MFLO bound to: 6'b110000 
	Parameter MTHI bound to: 6'b110001 
	Parameter MTLO bound to: 6'b110010 
	Parameter MFC0 bound to: 6'b110011 
	Parameter MTC0 bound to: 6'b110100 
	Parameter CLZ bound to: 6'b110101 
	Parameter TEQ bound to: 6'b110110 
INFO: [Synth 8-256] done synthesizing module 'decoder' (2#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/decoder.v:2]
INFO: [Synth 8-638] synthesizing module 'pcreg_i' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/pcreg.v:43]
INFO: [Synth 8-638] synthesizing module 'Ansynchronous' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/Asynchronous_D_FF.v:2]
INFO: [Synth 8-256] done synthesizing module 'Ansynchronous' (3#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/Asynchronous_D_FF.v:2]
INFO: [Synth 8-638] synthesizing module 'Ansynchronous1' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/Asynchronous_D_FF.v:24]
INFO: [Synth 8-256] done synthesizing module 'Ansynchronous1' (4#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/Asynchronous_D_FF.v:24]
INFO: [Synth 8-256] done synthesizing module 'pcreg_i' (5#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/pcreg.v:43]
INFO: [Synth 8-638] synthesizing module 'pcreg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/pcreg.v:2]
INFO: [Synth 8-256] done synthesizing module 'pcreg' (6#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/pcreg.v:2]
INFO: [Synth 8-638] synthesizing module 'save' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/save.v:2]
INFO: [Synth 8-256] done synthesizing module 'save' (7#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/save.v:2]
INFO: [Synth 8-638] synthesizing module 'alu' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-638] synthesizing module 'ADDU' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/ADDU.v:2]
WARNING: [Synth 8-3936] Found unconnected internal register 't_reg' and it is trimmed from '33' to '32' bits. [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/ADDU.v:11]
INFO: [Synth 8-256] done synthesizing module 'ADDU' (8#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/ADDU.v:2]
INFO: [Synth 8-638] synthesizing module 'ADD' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/ADD.v:2]
INFO: [Synth 8-256] done synthesizing module 'ADD' (9#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/ADD.v:2]
INFO: [Synth 8-638] synthesizing module 'SUBU' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SUBU.v:2]
INFO: [Synth 8-256] done synthesizing module 'SUBU' (10#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SUBU.v:2]
INFO: [Synth 8-638] synthesizing module 'SUB' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SUB.v:2]
INFO: [Synth 8-256] done synthesizing module 'SUB' (11#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SUB.v:2]
INFO: [Synth 8-638] synthesizing module 'AND' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/AND.v:2]
INFO: [Synth 8-256] done synthesizing module 'AND' (12#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/AND.v:2]
INFO: [Synth 8-638] synthesizing module 'OR' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/OR.v:2]
INFO: [Synth 8-256] done synthesizing module 'OR' (13#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/OR.v:2]
INFO: [Synth 8-638] synthesizing module 'XOR' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/XOR.v:2]
INFO: [Synth 8-256] done synthesizing module 'XOR' (14#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/XOR.v:2]
INFO: [Synth 8-638] synthesizing module 'NOR' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/NOR.v:2]
INFO: [Synth 8-256] done synthesizing module 'NOR' (15#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/NOR.v:2]
INFO: [Synth 8-638] synthesizing module 'LUI' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/LUI.v:2]
INFO: [Synth 8-256] done synthesizing module 'LUI' (16#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/LUI.v:2]
INFO: [Synth 8-638] synthesizing module 'SLT' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SLT.v:2]
INFO: [Synth 8-256] done synthesizing module 'SLT' (17#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SLT.v:2]
INFO: [Synth 8-638] synthesizing module 'SLTU' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SLTU.v:2]
INFO: [Synth 8-256] done synthesizing module 'SLTU' (18#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SLTU.v:2]
INFO: [Synth 8-638] synthesizing module 'SRA' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SRA.v:2]
INFO: [Synth 8-256] done synthesizing module 'SRA' (19#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SRA.v:2]
INFO: [Synth 8-638] synthesizing module 'SLLSLR' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SLLSLR.v:2]
INFO: [Synth 8-256] done synthesizing module 'SLLSLR' (20#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SLLSLR.v:2]
INFO: [Synth 8-638] synthesizing module 'SRL' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SRL.v:2]
INFO: [Synth 8-256] done synthesizing module 'SRL' (21#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/SRL.v:2]
INFO: [Synth 8-638] synthesizing module 'alu_selector' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/selector.v:2]
INFO: [Synth 8-226] default block is never used [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/selector.v:26]
INFO: [Synth 8-256] done synthesizing module 'alu_selector' (22#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/selector.v:2]
INFO: [Synth 8-256] done synthesizing module 'alu' (23#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-638] synthesizing module 'z' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/z.v:2]
INFO: [Synth 8-256] done synthesizing module 'z' (24#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/z.v:2]
INFO: [Synth 8-638] synthesizing module 'save_flag' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/save.v:10]
INFO: [Synth 8-256] done synthesizing module 'save_flag' (25#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/save.v:10]
INFO: [Synth 8-638] synthesizing module 'regfile' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/regfile.v:2]
INFO: [Synth 8-256] done synthesizing module 'regfile' (26#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/regfile.v:2]
INFO: [Synth 8-638] synthesizing module 'div' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/div.v:2]
INFO: [Synth 8-638] synthesizing module 'complement32' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/complement.v:2]
INFO: [Synth 8-256] done synthesizing module 'complement32' (27#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/complement.v:2]
INFO: [Synth 8-638] synthesizing module 'divu' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/divu.v:2]
WARNING: [Synth 8-5788] Register reg_r_reg in module divu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/divu.v:19]
WARNING: [Synth 8-5788] Register r_sign_reg in module divu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/divu.v:19]
WARNING: [Synth 8-5788] Register reg_q_reg in module divu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/divu.v:21]
WARNING: [Synth 8-5788] Register reg_b_reg in module divu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/divu.v:19]
INFO: [Synth 8-256] done synthesizing module 'divu' (28#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/divu.v:2]
INFO: [Synth 8-256] done synthesizing module 'div' (29#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/div.v:2]
INFO: [Synth 8-638] synthesizing module 'mult' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mult.v:2]
INFO: [Synth 8-638] synthesizing module 'multu' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/multu.v:1]
INFO: [Synth 8-256] done synthesizing module 'multu' (30#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/multu.v:1]
INFO: [Synth 8-638] synthesizing module 'complement64' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/complement.v:10]
INFO: [Synth 8-256] done synthesizing module 'complement64' (31#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/complement.v:10]
INFO: [Synth 8-256] done synthesizing module 'mult' (32#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mult.v:2]
INFO: [Synth 8-638] synthesizing module 'mux_pc' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:2]
	Parameter mux_pc_NPC bound to: 8'b00000000 
	Parameter mux_pc_Rs bound to: 8'b00000001 
	Parameter mux_pc_ALU bound to: 8'b00000010 
	Parameter mux_pc_II bound to: 8'b00000011 
	Parameter mux_pc_EPC bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:14]
INFO: [Synth 8-256] done synthesizing module 'mux_pc' (33#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:2]
INFO: [Synth 8-638] synthesizing module 'mux_rf' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:24]
	Parameter mux_rf_ALU bound to: 8'b00000000 
	Parameter mux_rf_EXT1 bound to: 8'b00000001 
	Parameter mux_rf_DM_Data bound to: 8'b00000010 
	Parameter mux_rf_PC bound to: 8'b00000011 
	Parameter mux_rf_CLZ bound to: 8'b00000100 
	Parameter mux_rf_HI bound to: 8'b00000101 
	Parameter mux_rf_LO bound to: 8'b00000110 
	Parameter mux_rf_CBW bound to: 8'b00000111 
	Parameter mux_rf_CHW bound to: 8'b00001000 
	Parameter mux_rf_CPR bound to: 8'b00001001 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:41]
INFO: [Synth 8-256] done synthesizing module 'mux_rf' (34#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:24]
INFO: [Synth 8-638] synthesizing module 'mux_alu' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:56]
	Parameter mux_alu_Rs_Rt bound to: 8'b00000000 
	Parameter mux_alu_ext5_Rt bound to: 8'b00000001 
	Parameter mux_alu_Rs_EXT16 bound to: 8'b00000010 
	Parameter mux_alu_x_EXT16 bound to: 8'b00000011 
	Parameter mux_alu_Rs_0 bound to: 8'b00000100 
	Parameter mux_alu_EXT18_PC bound to: 8'b00000101 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:70]
INFO: [Synth 8-256] done synthesizing module 'mux_alu' (35#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:56]
INFO: [Synth 8-638] synthesizing module 'mux_hi' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:81]
	Parameter mux_hi_Rs bound to: 8'b00000000 
	Parameter mux_hi_DIV bound to: 8'b00000001 
	Parameter mux_hi_DIVU bound to: 8'b00000010 
	Parameter mux_hi_MULT bound to: 8'b00000011 
	Parameter mux_hi_MULTU bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:93]
INFO: [Synth 8-256] done synthesizing module 'mux_hi' (36#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:81]
INFO: [Synth 8-638] synthesizing module 'mux_lo' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:103]
	Parameter mux_lo_Rs bound to: 8'b00000000 
	Parameter mux_lo_DIV bound to: 8'b00000001 
	Parameter mux_lo_DIVU bound to: 8'b00000010 
	Parameter mux_lo_MULT bound to: 8'b00000011 
	Parameter mux_lo_MULTU bound to: 8'b00000100 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:115]
INFO: [Synth 8-256] done synthesizing module 'mux_lo' (37#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:103]
INFO: [Synth 8-638] synthesizing module 'extend1' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/extend.v:2]
INFO: [Synth 8-256] done synthesizing module 'extend1' (38#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/extend.v:2]
INFO: [Synth 8-638] synthesizing module 'mux2_32' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:125]
INFO: [Synth 8-226] default block is never used [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:133]
INFO: [Synth 8-256] done synthesizing module 'mux2_32' (39#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:125]
INFO: [Synth 8-638] synthesizing module 'extend5' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/extend.v:8]
INFO: [Synth 8-256] done synthesizing module 'extend5' (40#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/extend.v:8]
INFO: [Synth 8-638] synthesizing module 'extend16' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/extend.v:21]
INFO: [Synth 8-256] done synthesizing module 'extend16' (41#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/extend.v:21]
INFO: [Synth 8-638] synthesizing module 'extend18' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/extend.v:28]
INFO: [Synth 8-256] done synthesizing module 'extend18' (42#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/extend.v:28]
INFO: [Synth 8-638] synthesizing module 'npc' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/npc.v:2]
INFO: [Synth 8-256] done synthesizing module 'npc' (43#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/npc.v:2]
INFO: [Synth 8-638] synthesizing module 'ii' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/II.v:2]
INFO: [Synth 8-256] done synthesizing module 'ii' (44#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/II.v:2]
INFO: [Synth 8-638] synthesizing module 'clz' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/clz.v:2]
INFO: [Synth 8-256] done synthesizing module 'clz' (45#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/clz.v:2]
INFO: [Synth 8-638] synthesizing module 'extend8' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/extend.v:14]
INFO: [Synth 8-256] done synthesizing module 'extend8' (46#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/extend.v:14]
INFO: [Synth 8-638] synthesizing module 'cp0' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:2]
	Parameter EXC_syscall bound to: 5'b01000 
	Parameter EXC_break bound to: 5'b01001 
	Parameter EXC_teq bound to: 5'b01101 
	Parameter reg_status bound to: 5'b01100 
	Parameter reg_cause bound to: 5'b01101 
	Parameter reg_epc bound to: 5'b01110 
	Parameter IE bound to: 5'b00000 
	Parameter IM_syscall bound to: 5'b01000 
	Parameter IM_break bound to: 5'b01001 
	Parameter IM_teq bound to: 5'b01010 
WARNING: [Synth 8-5788] Register regfiles_reg[0] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[1] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[2] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[3] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[4] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[5] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[6] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[7] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[8] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[9] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[10] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[11] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[15] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[16] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[17] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[18] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[19] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[20] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[21] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[22] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[23] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[24] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[25] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[26] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[27] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[28] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[29] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[30] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
WARNING: [Synth 8-5788] Register regfiles_reg[31] in module cp0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:24]
INFO: [Synth 8-256] done synthesizing module 'cp0' (47#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cp0.v:2]
INFO: [Synth 8-638] synthesizing module 'cpmem' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cpmem.v:2]
	Parameter Wdata bound to: 2'b00 
	Parameter Hdata bound to: 2'b01 
	Parameter Bdata bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cpmem.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cpmem.v:21]
INFO: [Synth 8-256] done synthesizing module 'cpmem' (48#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cpmem.v:2]
INFO: [Synth 8-256] done synthesizing module 'cpu' (49#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cpu.v:2]
INFO: [Synth 8-638] synthesizing module 'IMEM' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/synth_1/.Xil/Vivado-16352-kPC/realtime/IMEM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IMEM' (50#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/synth_1/.Xil/Vivado-16352-kPC/realtime/IMEM_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'DMEM' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/synth_1/.Xil/Vivado-16352-kPC/realtime/DMEM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DMEM' (51#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/synth_1/.Xil/Vivado-16352-kPC/realtime/DMEM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sccomp_dataflow_with_ipcore' (52#1) [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/sccomp_dataflow.v:24]
WARNING: [Synth 8-3331] design cp0 has unconnected port mfc0
WARNING: [Synth 8-3331] design LUI has unconnected port a[31]
WARNING: [Synth 8-3331] design LUI has unconnected port a[30]
WARNING: [Synth 8-3331] design LUI has unconnected port a[29]
WARNING: [Synth 8-3331] design LUI has unconnected port a[28]
WARNING: [Synth 8-3331] design LUI has unconnected port a[27]
WARNING: [Synth 8-3331] design LUI has unconnected port a[26]
WARNING: [Synth 8-3331] design LUI has unconnected port a[25]
WARNING: [Synth 8-3331] design LUI has unconnected port a[24]
WARNING: [Synth 8-3331] design LUI has unconnected port a[23]
WARNING: [Synth 8-3331] design LUI has unconnected port a[22]
WARNING: [Synth 8-3331] design LUI has unconnected port a[21]
WARNING: [Synth 8-3331] design LUI has unconnected port a[20]
WARNING: [Synth 8-3331] design LUI has unconnected port a[19]
WARNING: [Synth 8-3331] design LUI has unconnected port a[18]
WARNING: [Synth 8-3331] design LUI has unconnected port a[17]
WARNING: [Synth 8-3331] design LUI has unconnected port a[16]
WARNING: [Synth 8-3331] design LUI has unconnected port a[15]
WARNING: [Synth 8-3331] design LUI has unconnected port a[14]
WARNING: [Synth 8-3331] design LUI has unconnected port a[13]
WARNING: [Synth 8-3331] design LUI has unconnected port a[12]
WARNING: [Synth 8-3331] design LUI has unconnected port a[11]
WARNING: [Synth 8-3331] design LUI has unconnected port a[10]
WARNING: [Synth 8-3331] design LUI has unconnected port a[9]
WARNING: [Synth 8-3331] design LUI has unconnected port a[8]
WARNING: [Synth 8-3331] design LUI has unconnected port a[7]
WARNING: [Synth 8-3331] design LUI has unconnected port a[6]
WARNING: [Synth 8-3331] design LUI has unconnected port a[5]
WARNING: [Synth 8-3331] design LUI has unconnected port a[4]
WARNING: [Synth 8-3331] design LUI has unconnected port a[3]
WARNING: [Synth 8-3331] design LUI has unconnected port a[2]
WARNING: [Synth 8-3331] design LUI has unconnected port a[1]
WARNING: [Synth 8-3331] design LUI has unconnected port a[0]
WARNING: [Synth 8-3331] design LUI has unconnected port b[31]
WARNING: [Synth 8-3331] design LUI has unconnected port b[30]
WARNING: [Synth 8-3331] design LUI has unconnected port b[29]
WARNING: [Synth 8-3331] design LUI has unconnected port b[28]
WARNING: [Synth 8-3331] design LUI has unconnected port b[27]
WARNING: [Synth 8-3331] design LUI has unconnected port b[26]
WARNING: [Synth 8-3331] design LUI has unconnected port b[25]
WARNING: [Synth 8-3331] design LUI has unconnected port b[24]
WARNING: [Synth 8-3331] design LUI has unconnected port b[23]
WARNING: [Synth 8-3331] design LUI has unconnected port b[22]
WARNING: [Synth 8-3331] design LUI has unconnected port b[21]
WARNING: [Synth 8-3331] design LUI has unconnected port b[20]
WARNING: [Synth 8-3331] design LUI has unconnected port b[19]
WARNING: [Synth 8-3331] design LUI has unconnected port b[18]
WARNING: [Synth 8-3331] design LUI has unconnected port b[17]
WARNING: [Synth 8-3331] design LUI has unconnected port b[16]
WARNING: [Synth 8-3331] design cu has unconnected port rs[4]
WARNING: [Synth 8-3331] design cu has unconnected port rs[3]
WARNING: [Synth 8-3331] design cu has unconnected port rs[2]
WARNING: [Synth 8-3331] design cu has unconnected port rs[1]
WARNING: [Synth 8-3331] design cu has unconnected port rs[0]
WARNING: [Synth 8-3331] design cu has unconnected port shamt[4]
WARNING: [Synth 8-3331] design cu has unconnected port shamt[3]
WARNING: [Synth 8-3331] design cu has unconnected port shamt[2]
WARNING: [Synth 8-3331] design cu has unconnected port shamt[1]
WARNING: [Synth 8-3331] design cu has unconnected port shamt[0]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[15]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[14]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[13]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[12]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[11]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[10]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[9]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[8]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[7]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[6]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[5]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[4]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[3]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[2]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[1]
WARNING: [Synth 8-3331] design cu has unconnected port immediate[0]
WARNING: [Synth 8-3331] design cu has unconnected port address[25]
WARNING: [Synth 8-3331] design cu has unconnected port address[24]
WARNING: [Synth 8-3331] design cu has unconnected port address[23]
WARNING: [Synth 8-3331] design cu has unconnected port address[22]
WARNING: [Synth 8-3331] design cu has unconnected port address[21]
WARNING: [Synth 8-3331] design cu has unconnected port address[20]
WARNING: [Synth 8-3331] design cu has unconnected port address[19]
WARNING: [Synth 8-3331] design cu has unconnected port address[18]
WARNING: [Synth 8-3331] design cu has unconnected port address[17]
WARNING: [Synth 8-3331] design cu has unconnected port address[16]
WARNING: [Synth 8-3331] design cu has unconnected port address[15]
WARNING: [Synth 8-3331] design cu has unconnected port address[14]
WARNING: [Synth 8-3331] design cu has unconnected port address[13]
WARNING: [Synth 8-3331] design cu has unconnected port address[12]
WARNING: [Synth 8-3331] design cu has unconnected port address[11]
WARNING: [Synth 8-3331] design cu has unconnected port address[10]
WARNING: [Synth 8-3331] design cu has unconnected port address[9]
WARNING: [Synth 8-3331] design cu has unconnected port address[8]
WARNING: [Synth 8-3331] design cu has unconnected port address[7]
WARNING: [Synth 8-3331] design cu has unconnected port address[6]
WARNING: [Synth 8-3331] design cu has unconnected port address[5]
WARNING: [Synth 8-3331] design cu has unconnected port address[4]
WARNING: [Synth 8-3331] design cu has unconnected port address[3]
WARNING: [Synth 8-3331] design cu has unconnected port address[2]
WARNING: [Synth 8-3331] design cu has unconnected port address[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 352.410 ; gain = 145.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 352.410 ; gain = 145.395
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DMEM' instantiated as 'DMEM' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/sccomp_dataflow.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'IMEM' instantiated as 'IMEM' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/sccomp_dataflow.v:42]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/synth_1/.Xil/Vivado-16352-kPC/dcp/IMEM_in_context.xdc] for cell 'IMEM'
Finished Parsing XDC File [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/synth_1/.Xil/Vivado-16352-kPC/dcp/IMEM_in_context.xdc] for cell 'IMEM'
Parsing XDC File [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/synth_1/.Xil/Vivado-16352-kPC/dcp_2/DMEM_in_context.xdc] for cell 'DMEM'
Finished Parsing XDC File [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.runs/synth_1/.Xil/Vivado-16352-kPC/dcp_2/DMEM_in_context.xdc] for cell 'DMEM'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 668.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 669.137 ; gain = 462.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 669.137 ; gain = 462.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 669.137 ; gain = 462.121
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cu'
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIVU_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIVU_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DM_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RF_w" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "RF_w" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "RF_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Z_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HI_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LO_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_waddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_RF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "M_ALU" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "M_HI" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_HI" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXT16_sign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXT1_n_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CBW_sign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CHW_sign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mfc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exception" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exception" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "eret" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IR_ena" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "state" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/divu.v:19]
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exc_addr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     SIF |                             0000 |                             0000
                     SPC |                             0001 |                             0101
                     SID |                             0010 |                             0001
                  SEXE_M |                             0011 |                             0010
                SEXE_DIV |                             0100 |                             0011
               SEXE_MULT |                             0101 |                             0100
                  SEXE_J |                             0110 |                             0110
                 SEXE_LS |                             0111 |                             0111
                 SMEM_LS |                             1000 |                             1100
                 SEXE_B1 |                             1001 |                             1000
                 SEXE_B2 |                             1010 |                             1101
              SEXE_BREAK |                             1011 |                             1001
                SEXE_ALU |                             1100 |                             1010
                 SWB_REG |                             1101 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cu'
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/decoder.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'carry_reg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/selector.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/selector.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/mux.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'rdata32_reg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cpmem.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'rdata16_reg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cpmem.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'rdata8_reg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cpmem.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'wdata_reg' [G:/document/ComputerOrganizationDesign/CPU54/multicycleCPU54/multicycleCPU54.srcs/sources_1/new/cpmem.v:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 669.137 ; gain = 462.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  32 Input     64 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 15    
	   3 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 65    
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 28    
	  14 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 2     
	  21 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
	  17 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
	  14 Input      1 Bit        Muxes := 41    
	  54 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cu 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 4     
	  17 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 2     
	  21 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  17 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 37    
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  54 Input      1 Bit        Muxes := 1     
Module save 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ADDU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module ADD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module SUBU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module SUB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module XOR 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module SRA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SLLSLR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module SRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module alu_selector 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 4     
Module alu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module save_flag 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module complement32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module divu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module div 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module multu 
Detailed RTL Component Info : 
+---Adders : 
	  32 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 32    
	   2 Input     32 Bit        Muxes := 1     
Module complement64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module mult 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module mux_pc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module mux_rf 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module mux_alu 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
Module mux_hi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module mux_lo 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module mux2_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module extend16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module npc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module clz 
Detailed RTL Component Info : 
+---Muxes : 
	  33 Input      6 Bit        Muxes := 1     
Module extend8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module cp0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module cpmem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 669.137 ; gain = 462.121
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "regfiles_reg[13]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 669.137 ; gain = 462.121
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 669.137 ; gain = 462.121

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_LO_reg[7]' (FDE) to 'sccpu/CU/M_LO_reg[6]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_LO_reg[6]' (FDE) to 'sccpu/CU/M_LO_reg[5]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_LO_reg[5]' (FDE) to 'sccpu/CU/M_LO_reg[4]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_LO_reg[3]' (FDE) to 'sccpu/CU/M_LO_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/CU/\M_LO_reg[4] )
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_HI_reg[7]' (FDE) to 'sccpu/CU/M_HI_reg[6]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_HI_reg[6]' (FDE) to 'sccpu/CU/M_HI_reg[5]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_HI_reg[5]' (FDE) to 'sccpu/CU/M_HI_reg[4]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_HI_reg[3]' (FDE) to 'sccpu/CU/M_HI_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/CU/\M_HI_reg[4] )
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_ALU_reg[7]' (FDE) to 'sccpu/CU/M_ALU_reg[6]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_ALU_reg[6]' (FDE) to 'sccpu/CU/M_ALU_reg[5]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_ALU_reg[5]' (FDE) to 'sccpu/CU/M_ALU_reg[4]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_ALU_reg[3]' (FDE) to 'sccpu/CU/M_ALU_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/CU/\M_ALU_reg[4] )
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_RF_reg[7]' (FDE) to 'sccpu/CU/M_RF_reg[6]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_RF_reg[6]' (FDE) to 'sccpu/CU/M_RF_reg[5]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_RF_reg[4]' (FDE) to 'sccpu/CU/M_RF_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/CU/\M_RF_reg[5] )
INFO: [Synth 8-3886] merging instance 'sccpu/CU/cause_reg[1]' (FDE) to 'sccpu/CU/cause_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/CU/\cause_reg[4] )
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_PC_reg[7]' (FDE) to 'sccpu/CU/M_PC_reg[6]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_PC_reg[6]' (FDE) to 'sccpu/CU/M_PC_reg[5]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_PC_reg[5]' (FDE) to 'sccpu/CU/M_PC_reg[4]'
INFO: [Synth 8-3886] merging instance 'sccpu/CU/M_PC_reg[3]' (FDE) to 'sccpu/CU/M_PC_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpu/CU/\M_PC_reg[4] )
WARNING: [Synth 8-3332] Sequential element (DM_ena_reg) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_PC_reg[7]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_PC_reg[6]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_PC_reg[5]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_PC_reg[4]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_PC_reg[3]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_RF_reg[7]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_RF_reg[6]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_RF_reg[5]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_RF_reg[4]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_ALU_reg[7]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_ALU_reg[6]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_ALU_reg[5]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_ALU_reg[4]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_ALU_reg[3]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_HI_reg[7]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_HI_reg[6]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_HI_reg[5]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_HI_reg[4]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_HI_reg[3]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_LO_reg[7]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_LO_reg[6]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_LO_reg[5]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_LO_reg[4]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (M_LO_reg[3]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (mfc0_reg) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (cause_reg[4]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (cause_reg[1]) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (finish_reg) is unused and will be removed from module cu.
WARNING: [Synth 8-3332] Sequential element (m14/overflow_reg) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (Save_overflow/Q1_reg) is unused and will be removed from module z.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 669.137 ; gain = 462.121
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 669.137 ; gain = 462.121

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 669.137 ; gain = 462.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 689.348 ; gain = 482.332
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 689.348 ; gain = 482.332

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 689.348 ; gain = 482.332
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 689.348 ; gain = 482.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 689.348 ; gain = 482.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 689.348 ; gain = 482.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 689.348 ; gain = 482.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 689.348 ; gain = 482.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 689.348 ; gain = 482.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |IMEM          |         1|
|2     |DMEM          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |DMEM   |     1|
|2     |IMEM   |     1|
|3     |BUFG   |     8|
|4     |CARRY4 |   528|
|5     |LUT1   |  1560|
|6     |LUT2   |  1155|
|7     |LUT3   |   754|
|8     |LUT4   |   636|
|9     |LUT5   |   613|
|10    |LUT6   |  2912|
|11    |MUXF7  |   411|
|12    |MUXF8  |     2|
|13    |XORCY  |     2|
|14    |FDCE   |  1306|
|15    |FDPE   |     5|
|16    |FDRE   |  1156|
|17    |LD     |   287|
|18    |IBUF   |     2|
|19    |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   | 11465|
|2     |  sccpu                |cpu                | 11296|
|3     |    ALU                |alu                |    36|
|4     |      m11              |SRA                |     4|
|5     |      m12              |SLLSLR             |     5|
|6     |      m13              |SRL                |     5|
|7     |      m14              |alu_selector       |    18|
|8     |      m9               |SLT                |     4|
|9     |    ALU_save           |save               |    32|
|10    |    CP0                |cp0                |  1534|
|11    |    CPMEM              |cpmem              |    90|
|12    |    CU                 |cu                 |   567|
|13    |    DIV                |div                |   381|
|14    |      divison_unit     |divu_1189          |   381|
|15    |    DIVU               |divu               |   267|
|16    |    EXT1               |mux2_32            |     2|
|17    |    HI                 |pcreg              |    64|
|18    |      m0               |Ansynchronous_1157 |     2|
|19    |      m1               |Ansynchronous_1158 |     2|
|20    |      m10              |Ansynchronous_1159 |     2|
|21    |      m11              |Ansynchronous_1160 |     2|
|22    |      m12              |Ansynchronous_1161 |     2|
|23    |      m13              |Ansynchronous_1162 |     2|
|24    |      m14              |Ansynchronous_1163 |     2|
|25    |      m15              |Ansynchronous_1164 |     2|
|26    |      m16              |Ansynchronous_1165 |     2|
|27    |      m17              |Ansynchronous_1166 |     2|
|28    |      m18              |Ansynchronous_1167 |     2|
|29    |      m19              |Ansynchronous_1168 |     2|
|30    |      m2               |Ansynchronous_1169 |     2|
|31    |      m20              |Ansynchronous_1170 |     2|
|32    |      m21              |Ansynchronous_1171 |     2|
|33    |      m22              |Ansynchronous_1172 |     2|
|34    |      m23              |Ansynchronous_1173 |     2|
|35    |      m24              |Ansynchronous_1174 |     2|
|36    |      m25              |Ansynchronous_1175 |     2|
|37    |      m26              |Ansynchronous_1176 |     2|
|38    |      m27              |Ansynchronous_1177 |     2|
|39    |      m28              |Ansynchronous_1178 |     2|
|40    |      m29              |Ansynchronous_1179 |     2|
|41    |      m3               |Ansynchronous_1180 |     2|
|42    |      m30              |Ansynchronous_1181 |     2|
|43    |      m31              |Ansynchronous_1182 |     2|
|44    |      m4               |Ansynchronous_1183 |     2|
|45    |      m5               |Ansynchronous_1184 |     2|
|46    |      m6               |Ansynchronous_1185 |     2|
|47    |      m7               |Ansynchronous_1186 |     2|
|48    |      m8               |Ansynchronous_1187 |     2|
|49    |      m9               |Ansynchronous_1188 |     2|
|50    |    ID                 |decoder            |    81|
|51    |    INST_save          |save_0             |    44|
|52    |    IR                 |pcreg_1            |   151|
|53    |      m0               |Ansynchronous_1125 |     5|
|54    |      m1               |Ansynchronous_1126 |     5|
|55    |      m10              |Ansynchronous_1127 |     2|
|56    |      m11              |Ansynchronous_1128 |    11|
|57    |      m12              |Ansynchronous_1129 |    11|
|58    |      m13              |Ansynchronous_1130 |    12|
|59    |      m14              |Ansynchronous_1131 |    11|
|60    |      m15              |Ansynchronous_1132 |     9|
|61    |      m16              |Ansynchronous_1133 |     3|
|62    |      m17              |Ansynchronous_1134 |     3|
|63    |      m18              |Ansynchronous_1135 |     3|
|64    |      m19              |Ansynchronous_1136 |     3|
|65    |      m2               |Ansynchronous_1137 |     3|
|66    |      m20              |Ansynchronous_1138 |     3|
|67    |      m21              |Ansynchronous_1139 |     2|
|68    |      m22              |Ansynchronous_1140 |     3|
|69    |      m23              |Ansynchronous_1141 |     3|
|70    |      m24              |Ansynchronous_1142 |     2|
|71    |      m25              |Ansynchronous_1143 |     2|
|72    |      m26              |Ansynchronous_1144 |     9|
|73    |      m27              |Ansynchronous_1145 |     7|
|74    |      m28              |Ansynchronous_1146 |     4|
|75    |      m29              |Ansynchronous_1147 |     4|
|76    |      m3               |Ansynchronous_1148 |     3|
|77    |      m30              |Ansynchronous_1149 |     8|
|78    |      m31              |Ansynchronous_1150 |     5|
|79    |      m4               |Ansynchronous_1151 |     4|
|80    |      m5               |Ansynchronous_1152 |     3|
|81    |      m6               |Ansynchronous_1153 |     2|
|82    |      m7               |Ansynchronous_1154 |     2|
|83    |      m8               |Ansynchronous_1155 |     2|
|84    |      m9               |Ansynchronous_1156 |     2|
|85    |    LO                 |pcreg_2            |    64|
|86    |      m0               |Ansynchronous_1093 |     2|
|87    |      m1               |Ansynchronous_1094 |     2|
|88    |      m10              |Ansynchronous_1095 |     2|
|89    |      m11              |Ansynchronous_1096 |     2|
|90    |      m12              |Ansynchronous_1097 |     2|
|91    |      m13              |Ansynchronous_1098 |     2|
|92    |      m14              |Ansynchronous_1099 |     2|
|93    |      m15              |Ansynchronous_1100 |     2|
|94    |      m16              |Ansynchronous_1101 |     2|
|95    |      m17              |Ansynchronous_1102 |     2|
|96    |      m18              |Ansynchronous_1103 |     2|
|97    |      m19              |Ansynchronous_1104 |     2|
|98    |      m2               |Ansynchronous_1105 |     2|
|99    |      m20              |Ansynchronous_1106 |     2|
|100   |      m21              |Ansynchronous_1107 |     2|
|101   |      m22              |Ansynchronous_1108 |     2|
|102   |      m23              |Ansynchronous_1109 |     2|
|103   |      m24              |Ansynchronous_1110 |     2|
|104   |      m25              |Ansynchronous_1111 |     2|
|105   |      m26              |Ansynchronous_1112 |     2|
|106   |      m27              |Ansynchronous_1113 |     2|
|107   |      m28              |Ansynchronous_1114 |     2|
|108   |      m29              |Ansynchronous_1115 |     2|
|109   |      m3               |Ansynchronous_1116 |     2|
|110   |      m30              |Ansynchronous_1117 |     2|
|111   |      m31              |Ansynchronous_1118 |     2|
|112   |      m4               |Ansynchronous_1119 |     2|
|113   |      m5               |Ansynchronous_1120 |     2|
|114   |      m6               |Ansynchronous_1121 |     2|
|115   |      m7               |Ansynchronous_1122 |     2|
|116   |      m8               |Ansynchronous_1123 |     2|
|117   |      m9               |Ansynchronous_1124 |     2|
|118   |    MULT               |mult               |  1018|
|119   |      multiplying_unit |multu_1092         |  1018|
|120   |    MULTU              |multu              |   881|
|121   |    Mux_ALU            |mux_alu            |  1058|
|122   |    Mux_HI             |mux_hi             |    32|
|123   |    Mux_LO             |mux_lo             |    32|
|124   |    Mux_PC             |mux_pc             |    32|
|125   |    Mux_RF             |mux_rf             |    32|
|126   |    PC                 |pcreg_i            |   154|
|127   |      m0               |Ansynchronous_1061 |     3|
|128   |      m1               |Ansynchronous_1062 |     4|
|129   |      m10              |Ansynchronous_1063 |     4|
|130   |      m11              |Ansynchronous_1064 |     4|
|131   |      m12              |Ansynchronous_1065 |     5|
|132   |      m13              |Ansynchronous_1066 |     4|
|133   |      m14              |Ansynchronous_1067 |     4|
|134   |      m15              |Ansynchronous_1068 |     4|
|135   |      m16              |Ansynchronous_1069 |     5|
|136   |      m17              |Ansynchronous_1070 |     4|
|137   |      m18              |Ansynchronous_1071 |     4|
|138   |      m19              |Ansynchronous_1072 |     4|
|139   |      m2               |Ansynchronous_1073 |    12|
|140   |      m20              |Ansynchronous_1074 |     5|
|141   |      m21              |Ansynchronous_1075 |     4|
|142   |      m22              |Ansynchronous1     |     4|
|143   |      m23              |Ansynchronous_1076 |     4|
|144   |      m24              |Ansynchronous_1077 |     5|
|145   |      m25              |Ansynchronous_1078 |     4|
|146   |      m26              |Ansynchronous_1079 |     4|
|147   |      m27              |Ansynchronous_1080 |     4|
|148   |      m28              |Ansynchronous_1081 |     5|
|149   |      m29              |Ansynchronous_1082 |     4|
|150   |      m3               |Ansynchronous_1083 |     4|
|151   |      m30              |Ansynchronous_1084 |     6|
|152   |      m31              |Ansynchronous_1085 |     5|
|153   |      m4               |Ansynchronous_1086 |    14|
|154   |      m5               |Ansynchronous_1087 |     4|
|155   |      m6               |Ansynchronous_1088 |     4|
|156   |      m7               |Ansynchronous_1089 |     4|
|157   |      m8               |Ansynchronous_1090 |     5|
|158   |      m9               |Ansynchronous_1091 |     4|
|159   |    Z                  |z                  |    70|
|160   |      Save_ALU         |pcreg_1025         |    64|
|161   |        m0             |Ansynchronous_1029 |     2|
|162   |        m1             |Ansynchronous_1030 |     2|
|163   |        m10            |Ansynchronous_1031 |     2|
|164   |        m11            |Ansynchronous_1032 |     2|
|165   |        m12            |Ansynchronous_1033 |     2|
|166   |        m13            |Ansynchronous_1034 |     2|
|167   |        m14            |Ansynchronous_1035 |     2|
|168   |        m15            |Ansynchronous_1036 |     2|
|169   |        m16            |Ansynchronous_1037 |     2|
|170   |        m17            |Ansynchronous_1038 |     2|
|171   |        m18            |Ansynchronous_1039 |     2|
|172   |        m19            |Ansynchronous_1040 |     2|
|173   |        m2             |Ansynchronous_1041 |     2|
|174   |        m20            |Ansynchronous_1042 |     2|
|175   |        m21            |Ansynchronous_1043 |     2|
|176   |        m22            |Ansynchronous_1044 |     2|
|177   |        m23            |Ansynchronous_1045 |     2|
|178   |        m24            |Ansynchronous_1046 |     2|
|179   |        m25            |Ansynchronous_1047 |     2|
|180   |        m26            |Ansynchronous_1048 |     2|
|181   |        m27            |Ansynchronous_1049 |     2|
|182   |        m28            |Ansynchronous_1050 |     2|
|183   |        m29            |Ansynchronous_1051 |     2|
|184   |        m3             |Ansynchronous_1052 |     2|
|185   |        m30            |Ansynchronous_1053 |     2|
|186   |        m31            |Ansynchronous_1054 |     2|
|187   |        m4             |Ansynchronous_1055 |     2|
|188   |        m5             |Ansynchronous_1056 |     2|
|189   |        m6             |Ansynchronous_1057 |     2|
|190   |        m7             |Ansynchronous_1058 |     2|
|191   |        m8             |Ansynchronous_1059 |     2|
|192   |        m9             |Ansynchronous_1060 |     2|
|193   |      Save_carry       |Ansynchronous_1026 |     2|
|194   |      Save_negative    |Ansynchronous_1027 |     2|
|195   |      Save_zero        |Ansynchronous_1028 |     2|
|196   |    cpu_ref            |regfile            |  4633|
|197   |      r1               |pcreg_3            |    64|
|198   |        m0             |Ansynchronous_993  |     2|
|199   |        m1             |Ansynchronous_994  |     2|
|200   |        m10            |Ansynchronous_995  |     2|
|201   |        m11            |Ansynchronous_996  |     2|
|202   |        m12            |Ansynchronous_997  |     2|
|203   |        m13            |Ansynchronous_998  |     2|
|204   |        m14            |Ansynchronous_999  |     2|
|205   |        m15            |Ansynchronous_1000 |     2|
|206   |        m16            |Ansynchronous_1001 |     2|
|207   |        m17            |Ansynchronous_1002 |     2|
|208   |        m18            |Ansynchronous_1003 |     2|
|209   |        m19            |Ansynchronous_1004 |     2|
|210   |        m2             |Ansynchronous_1005 |     2|
|211   |        m20            |Ansynchronous_1006 |     2|
|212   |        m21            |Ansynchronous_1007 |     2|
|213   |        m22            |Ansynchronous_1008 |     2|
|214   |        m23            |Ansynchronous_1009 |     2|
|215   |        m24            |Ansynchronous_1010 |     2|
|216   |        m25            |Ansynchronous_1011 |     2|
|217   |        m26            |Ansynchronous_1012 |     2|
|218   |        m27            |Ansynchronous_1013 |     2|
|219   |        m28            |Ansynchronous_1014 |     2|
|220   |        m29            |Ansynchronous_1015 |     2|
|221   |        m3             |Ansynchronous_1016 |     2|
|222   |        m30            |Ansynchronous_1017 |     2|
|223   |        m31            |Ansynchronous_1018 |     2|
|224   |        m4             |Ansynchronous_1019 |     2|
|225   |        m5             |Ansynchronous_1020 |     2|
|226   |        m6             |Ansynchronous_1021 |     2|
|227   |        m7             |Ansynchronous_1022 |     2|
|228   |        m8             |Ansynchronous_1023 |     2|
|229   |        m9             |Ansynchronous_1024 |     2|
|230   |      r10              |pcreg_4            |    64|
|231   |        m0             |Ansynchronous_961  |     2|
|232   |        m1             |Ansynchronous_962  |     2|
|233   |        m10            |Ansynchronous_963  |     2|
|234   |        m11            |Ansynchronous_964  |     2|
|235   |        m12            |Ansynchronous_965  |     2|
|236   |        m13            |Ansynchronous_966  |     2|
|237   |        m14            |Ansynchronous_967  |     2|
|238   |        m15            |Ansynchronous_968  |     2|
|239   |        m16            |Ansynchronous_969  |     2|
|240   |        m17            |Ansynchronous_970  |     2|
|241   |        m18            |Ansynchronous_971  |     2|
|242   |        m19            |Ansynchronous_972  |     2|
|243   |        m2             |Ansynchronous_973  |     2|
|244   |        m20            |Ansynchronous_974  |     2|
|245   |        m21            |Ansynchronous_975  |     2|
|246   |        m22            |Ansynchronous_976  |     2|
|247   |        m23            |Ansynchronous_977  |     2|
|248   |        m24            |Ansynchronous_978  |     2|
|249   |        m25            |Ansynchronous_979  |     2|
|250   |        m26            |Ansynchronous_980  |     2|
|251   |        m27            |Ansynchronous_981  |     2|
|252   |        m28            |Ansynchronous_982  |     2|
|253   |        m29            |Ansynchronous_983  |     2|
|254   |        m3             |Ansynchronous_984  |     2|
|255   |        m30            |Ansynchronous_985  |     2|
|256   |        m31            |Ansynchronous_986  |     2|
|257   |        m4             |Ansynchronous_987  |     2|
|258   |        m5             |Ansynchronous_988  |     2|
|259   |        m6             |Ansynchronous_989  |     2|
|260   |        m7             |Ansynchronous_990  |     2|
|261   |        m8             |Ansynchronous_991  |     2|
|262   |        m9             |Ansynchronous_992  |     2|
|263   |      r11              |pcreg_5            |   192|
|264   |        m0             |Ansynchronous_929  |     6|
|265   |        m1             |Ansynchronous_930  |     6|
|266   |        m10            |Ansynchronous_931  |     6|
|267   |        m11            |Ansynchronous_932  |     6|
|268   |        m12            |Ansynchronous_933  |     6|
|269   |        m13            |Ansynchronous_934  |     6|
|270   |        m14            |Ansynchronous_935  |     6|
|271   |        m15            |Ansynchronous_936  |     6|
|272   |        m16            |Ansynchronous_937  |     6|
|273   |        m17            |Ansynchronous_938  |     6|
|274   |        m18            |Ansynchronous_939  |     6|
|275   |        m19            |Ansynchronous_940  |     6|
|276   |        m2             |Ansynchronous_941  |     6|
|277   |        m20            |Ansynchronous_942  |     6|
|278   |        m21            |Ansynchronous_943  |     6|
|279   |        m22            |Ansynchronous_944  |     6|
|280   |        m23            |Ansynchronous_945  |     6|
|281   |        m24            |Ansynchronous_946  |     6|
|282   |        m25            |Ansynchronous_947  |     6|
|283   |        m26            |Ansynchronous_948  |     6|
|284   |        m27            |Ansynchronous_949  |     6|
|285   |        m28            |Ansynchronous_950  |     6|
|286   |        m29            |Ansynchronous_951  |     6|
|287   |        m3             |Ansynchronous_952  |     6|
|288   |        m30            |Ansynchronous_953  |     6|
|289   |        m31            |Ansynchronous_954  |     6|
|290   |        m4             |Ansynchronous_955  |     6|
|291   |        m5             |Ansynchronous_956  |     6|
|292   |        m6             |Ansynchronous_957  |     6|
|293   |        m7             |Ansynchronous_958  |     6|
|294   |        m8             |Ansynchronous_959  |     6|
|295   |        m9             |Ansynchronous_960  |     6|
|296   |      r12              |pcreg_6            |    64|
|297   |        m0             |Ansynchronous_897  |     2|
|298   |        m1             |Ansynchronous_898  |     2|
|299   |        m10            |Ansynchronous_899  |     2|
|300   |        m11            |Ansynchronous_900  |     2|
|301   |        m12            |Ansynchronous_901  |     2|
|302   |        m13            |Ansynchronous_902  |     2|
|303   |        m14            |Ansynchronous_903  |     2|
|304   |        m15            |Ansynchronous_904  |     2|
|305   |        m16            |Ansynchronous_905  |     2|
|306   |        m17            |Ansynchronous_906  |     2|
|307   |        m18            |Ansynchronous_907  |     2|
|308   |        m19            |Ansynchronous_908  |     2|
|309   |        m2             |Ansynchronous_909  |     2|
|310   |        m20            |Ansynchronous_910  |     2|
|311   |        m21            |Ansynchronous_911  |     2|
|312   |        m22            |Ansynchronous_912  |     2|
|313   |        m23            |Ansynchronous_913  |     2|
|314   |        m24            |Ansynchronous_914  |     2|
|315   |        m25            |Ansynchronous_915  |     2|
|316   |        m26            |Ansynchronous_916  |     2|
|317   |        m27            |Ansynchronous_917  |     2|
|318   |        m28            |Ansynchronous_918  |     2|
|319   |        m29            |Ansynchronous_919  |     2|
|320   |        m3             |Ansynchronous_920  |     2|
|321   |        m30            |Ansynchronous_921  |     2|
|322   |        m31            |Ansynchronous_922  |     2|
|323   |        m4             |Ansynchronous_923  |     2|
|324   |        m5             |Ansynchronous_924  |     2|
|325   |        m6             |Ansynchronous_925  |     2|
|326   |        m7             |Ansynchronous_926  |     2|
|327   |        m8             |Ansynchronous_927  |     2|
|328   |        m9             |Ansynchronous_928  |     2|
|329   |      r13              |pcreg_7            |    64|
|330   |        m0             |Ansynchronous_865  |     2|
|331   |        m1             |Ansynchronous_866  |     2|
|332   |        m10            |Ansynchronous_867  |     2|
|333   |        m11            |Ansynchronous_868  |     2|
|334   |        m12            |Ansynchronous_869  |     2|
|335   |        m13            |Ansynchronous_870  |     2|
|336   |        m14            |Ansynchronous_871  |     2|
|337   |        m15            |Ansynchronous_872  |     2|
|338   |        m16            |Ansynchronous_873  |     2|
|339   |        m17            |Ansynchronous_874  |     2|
|340   |        m18            |Ansynchronous_875  |     2|
|341   |        m19            |Ansynchronous_876  |     2|
|342   |        m2             |Ansynchronous_877  |     2|
|343   |        m20            |Ansynchronous_878  |     2|
|344   |        m21            |Ansynchronous_879  |     2|
|345   |        m22            |Ansynchronous_880  |     2|
|346   |        m23            |Ansynchronous_881  |     2|
|347   |        m24            |Ansynchronous_882  |     2|
|348   |        m25            |Ansynchronous_883  |     2|
|349   |        m26            |Ansynchronous_884  |     2|
|350   |        m27            |Ansynchronous_885  |     2|
|351   |        m28            |Ansynchronous_886  |     2|
|352   |        m29            |Ansynchronous_887  |     2|
|353   |        m3             |Ansynchronous_888  |     2|
|354   |        m30            |Ansynchronous_889  |     2|
|355   |        m31            |Ansynchronous_890  |     2|
|356   |        m4             |Ansynchronous_891  |     2|
|357   |        m5             |Ansynchronous_892  |     2|
|358   |        m6             |Ansynchronous_893  |     2|
|359   |        m7             |Ansynchronous_894  |     2|
|360   |        m8             |Ansynchronous_895  |     2|
|361   |        m9             |Ansynchronous_896  |     2|
|362   |      r14              |pcreg_8            |    64|
|363   |        m0             |Ansynchronous_833  |     2|
|364   |        m1             |Ansynchronous_834  |     2|
|365   |        m10            |Ansynchronous_835  |     2|
|366   |        m11            |Ansynchronous_836  |     2|
|367   |        m12            |Ansynchronous_837  |     2|
|368   |        m13            |Ansynchronous_838  |     2|
|369   |        m14            |Ansynchronous_839  |     2|
|370   |        m15            |Ansynchronous_840  |     2|
|371   |        m16            |Ansynchronous_841  |     2|
|372   |        m17            |Ansynchronous_842  |     2|
|373   |        m18            |Ansynchronous_843  |     2|
|374   |        m19            |Ansynchronous_844  |     2|
|375   |        m2             |Ansynchronous_845  |     2|
|376   |        m20            |Ansynchronous_846  |     2|
|377   |        m21            |Ansynchronous_847  |     2|
|378   |        m22            |Ansynchronous_848  |     2|
|379   |        m23            |Ansynchronous_849  |     2|
|380   |        m24            |Ansynchronous_850  |     2|
|381   |        m25            |Ansynchronous_851  |     2|
|382   |        m26            |Ansynchronous_852  |     2|
|383   |        m27            |Ansynchronous_853  |     2|
|384   |        m28            |Ansynchronous_854  |     2|
|385   |        m29            |Ansynchronous_855  |     2|
|386   |        m3             |Ansynchronous_856  |     2|
|387   |        m30            |Ansynchronous_857  |     2|
|388   |        m31            |Ansynchronous_858  |     2|
|389   |        m4             |Ansynchronous_859  |     2|
|390   |        m5             |Ansynchronous_860  |     2|
|391   |        m6             |Ansynchronous_861  |     2|
|392   |        m7             |Ansynchronous_862  |     2|
|393   |        m8             |Ansynchronous_863  |     2|
|394   |        m9             |Ansynchronous_864  |     2|
|395   |      r15              |pcreg_9            |   128|
|396   |        m0             |Ansynchronous_801  |     4|
|397   |        m1             |Ansynchronous_802  |     4|
|398   |        m10            |Ansynchronous_803  |     4|
|399   |        m11            |Ansynchronous_804  |     4|
|400   |        m12            |Ansynchronous_805  |     4|
|401   |        m13            |Ansynchronous_806  |     4|
|402   |        m14            |Ansynchronous_807  |     4|
|403   |        m15            |Ansynchronous_808  |     4|
|404   |        m16            |Ansynchronous_809  |     4|
|405   |        m17            |Ansynchronous_810  |     4|
|406   |        m18            |Ansynchronous_811  |     4|
|407   |        m19            |Ansynchronous_812  |     4|
|408   |        m2             |Ansynchronous_813  |     4|
|409   |        m20            |Ansynchronous_814  |     4|
|410   |        m21            |Ansynchronous_815  |     4|
|411   |        m22            |Ansynchronous_816  |     4|
|412   |        m23            |Ansynchronous_817  |     4|
|413   |        m24            |Ansynchronous_818  |     4|
|414   |        m25            |Ansynchronous_819  |     4|
|415   |        m26            |Ansynchronous_820  |     4|
|416   |        m27            |Ansynchronous_821  |     4|
|417   |        m28            |Ansynchronous_822  |     4|
|418   |        m29            |Ansynchronous_823  |     4|
|419   |        m3             |Ansynchronous_824  |     4|
|420   |        m30            |Ansynchronous_825  |     4|
|421   |        m31            |Ansynchronous_826  |     4|
|422   |        m4             |Ansynchronous_827  |     4|
|423   |        m5             |Ansynchronous_828  |     4|
|424   |        m6             |Ansynchronous_829  |     4|
|425   |        m7             |Ansynchronous_830  |     4|
|426   |        m8             |Ansynchronous_831  |     4|
|427   |        m9             |Ansynchronous_832  |     4|
|428   |      r16              |pcreg_10           |    64|
|429   |        m0             |Ansynchronous_769  |     2|
|430   |        m1             |Ansynchronous_770  |     2|
|431   |        m10            |Ansynchronous_771  |     2|
|432   |        m11            |Ansynchronous_772  |     2|
|433   |        m12            |Ansynchronous_773  |     2|
|434   |        m13            |Ansynchronous_774  |     2|
|435   |        m14            |Ansynchronous_775  |     2|
|436   |        m15            |Ansynchronous_776  |     2|
|437   |        m16            |Ansynchronous_777  |     2|
|438   |        m17            |Ansynchronous_778  |     2|
|439   |        m18            |Ansynchronous_779  |     2|
|440   |        m19            |Ansynchronous_780  |     2|
|441   |        m2             |Ansynchronous_781  |     2|
|442   |        m20            |Ansynchronous_782  |     2|
|443   |        m21            |Ansynchronous_783  |     2|
|444   |        m22            |Ansynchronous_784  |     2|
|445   |        m23            |Ansynchronous_785  |     2|
|446   |        m24            |Ansynchronous_786  |     2|
|447   |        m25            |Ansynchronous_787  |     2|
|448   |        m26            |Ansynchronous_788  |     2|
|449   |        m27            |Ansynchronous_789  |     2|
|450   |        m28            |Ansynchronous_790  |     2|
|451   |        m29            |Ansynchronous_791  |     2|
|452   |        m3             |Ansynchronous_792  |     2|
|453   |        m30            |Ansynchronous_793  |     2|
|454   |        m31            |Ansynchronous_794  |     2|
|455   |        m4             |Ansynchronous_795  |     2|
|456   |        m5             |Ansynchronous_796  |     2|
|457   |        m6             |Ansynchronous_797  |     2|
|458   |        m7             |Ansynchronous_798  |     2|
|459   |        m8             |Ansynchronous_799  |     2|
|460   |        m9             |Ansynchronous_800  |     2|
|461   |      r17              |pcreg_11           |    64|
|462   |        m0             |Ansynchronous_737  |     2|
|463   |        m1             |Ansynchronous_738  |     2|
|464   |        m10            |Ansynchronous_739  |     2|
|465   |        m11            |Ansynchronous_740  |     2|
|466   |        m12            |Ansynchronous_741  |     2|
|467   |        m13            |Ansynchronous_742  |     2|
|468   |        m14            |Ansynchronous_743  |     2|
|469   |        m15            |Ansynchronous_744  |     2|
|470   |        m16            |Ansynchronous_745  |     2|
|471   |        m17            |Ansynchronous_746  |     2|
|472   |        m18            |Ansynchronous_747  |     2|
|473   |        m19            |Ansynchronous_748  |     2|
|474   |        m2             |Ansynchronous_749  |     2|
|475   |        m20            |Ansynchronous_750  |     2|
|476   |        m21            |Ansynchronous_751  |     2|
|477   |        m22            |Ansynchronous_752  |     2|
|478   |        m23            |Ansynchronous_753  |     2|
|479   |        m24            |Ansynchronous_754  |     2|
|480   |        m25            |Ansynchronous_755  |     2|
|481   |        m26            |Ansynchronous_756  |     2|
|482   |        m27            |Ansynchronous_757  |     2|
|483   |        m28            |Ansynchronous_758  |     2|
|484   |        m29            |Ansynchronous_759  |     2|
|485   |        m3             |Ansynchronous_760  |     2|
|486   |        m30            |Ansynchronous_761  |     2|
|487   |        m31            |Ansynchronous_762  |     2|
|488   |        m4             |Ansynchronous_763  |     2|
|489   |        m5             |Ansynchronous_764  |     2|
|490   |        m6             |Ansynchronous_765  |     2|
|491   |        m7             |Ansynchronous_766  |     2|
|492   |        m8             |Ansynchronous_767  |     2|
|493   |        m9             |Ansynchronous_768  |     2|
|494   |      r18              |pcreg_12           |    64|
|495   |        m0             |Ansynchronous_705  |     2|
|496   |        m1             |Ansynchronous_706  |     2|
|497   |        m10            |Ansynchronous_707  |     2|
|498   |        m11            |Ansynchronous_708  |     2|
|499   |        m12            |Ansynchronous_709  |     2|
|500   |        m13            |Ansynchronous_710  |     2|
|501   |        m14            |Ansynchronous_711  |     2|
|502   |        m15            |Ansynchronous_712  |     2|
|503   |        m16            |Ansynchronous_713  |     2|
|504   |        m17            |Ansynchronous_714  |     2|
|505   |        m18            |Ansynchronous_715  |     2|
|506   |        m19            |Ansynchronous_716  |     2|
|507   |        m2             |Ansynchronous_717  |     2|
|508   |        m20            |Ansynchronous_718  |     2|
|509   |        m21            |Ansynchronous_719  |     2|
|510   |        m22            |Ansynchronous_720  |     2|
|511   |        m23            |Ansynchronous_721  |     2|
|512   |        m24            |Ansynchronous_722  |     2|
|513   |        m25            |Ansynchronous_723  |     2|
|514   |        m26            |Ansynchronous_724  |     2|
|515   |        m27            |Ansynchronous_725  |     2|
|516   |        m28            |Ansynchronous_726  |     2|
|517   |        m29            |Ansynchronous_727  |     2|
|518   |        m3             |Ansynchronous_728  |     2|
|519   |        m30            |Ansynchronous_729  |     2|
|520   |        m31            |Ansynchronous_730  |     2|
|521   |        m4             |Ansynchronous_731  |     2|
|522   |        m5             |Ansynchronous_732  |     2|
|523   |        m6             |Ansynchronous_733  |     2|
|524   |        m7             |Ansynchronous_734  |     2|
|525   |        m8             |Ansynchronous_735  |     2|
|526   |        m9             |Ansynchronous_736  |     2|
|527   |      r19              |pcreg_13           |   192|
|528   |        m0             |Ansynchronous_673  |     6|
|529   |        m1             |Ansynchronous_674  |     6|
|530   |        m10            |Ansynchronous_675  |     6|
|531   |        m11            |Ansynchronous_676  |     6|
|532   |        m12            |Ansynchronous_677  |     6|
|533   |        m13            |Ansynchronous_678  |     6|
|534   |        m14            |Ansynchronous_679  |     6|
|535   |        m15            |Ansynchronous_680  |     6|
|536   |        m16            |Ansynchronous_681  |     6|
|537   |        m17            |Ansynchronous_682  |     6|
|538   |        m18            |Ansynchronous_683  |     6|
|539   |        m19            |Ansynchronous_684  |     6|
|540   |        m2             |Ansynchronous_685  |     6|
|541   |        m20            |Ansynchronous_686  |     6|
|542   |        m21            |Ansynchronous_687  |     6|
|543   |        m22            |Ansynchronous_688  |     6|
|544   |        m23            |Ansynchronous_689  |     6|
|545   |        m24            |Ansynchronous_690  |     6|
|546   |        m25            |Ansynchronous_691  |     6|
|547   |        m26            |Ansynchronous_692  |     6|
|548   |        m27            |Ansynchronous_693  |     6|
|549   |        m28            |Ansynchronous_694  |     6|
|550   |        m29            |Ansynchronous_695  |     6|
|551   |        m3             |Ansynchronous_696  |     6|
|552   |        m30            |Ansynchronous_697  |     6|
|553   |        m31            |Ansynchronous_698  |     6|
|554   |        m4             |Ansynchronous_699  |     6|
|555   |        m5             |Ansynchronous_700  |     6|
|556   |        m6             |Ansynchronous_701  |     6|
|557   |        m7             |Ansynchronous_702  |     6|
|558   |        m8             |Ansynchronous_703  |     6|
|559   |        m9             |Ansynchronous_704  |     6|
|560   |      r2               |pcreg_14           |    64|
|561   |        m0             |Ansynchronous_641  |     2|
|562   |        m1             |Ansynchronous_642  |     2|
|563   |        m10            |Ansynchronous_643  |     2|
|564   |        m11            |Ansynchronous_644  |     2|
|565   |        m12            |Ansynchronous_645  |     2|
|566   |        m13            |Ansynchronous_646  |     2|
|567   |        m14            |Ansynchronous_647  |     2|
|568   |        m15            |Ansynchronous_648  |     2|
|569   |        m16            |Ansynchronous_649  |     2|
|570   |        m17            |Ansynchronous_650  |     2|
|571   |        m18            |Ansynchronous_651  |     2|
|572   |        m19            |Ansynchronous_652  |     2|
|573   |        m2             |Ansynchronous_653  |     2|
|574   |        m20            |Ansynchronous_654  |     2|
|575   |        m21            |Ansynchronous_655  |     2|
|576   |        m22            |Ansynchronous_656  |     2|
|577   |        m23            |Ansynchronous_657  |     2|
|578   |        m24            |Ansynchronous_658  |     2|
|579   |        m25            |Ansynchronous_659  |     2|
|580   |        m26            |Ansynchronous_660  |     2|
|581   |        m27            |Ansynchronous_661  |     2|
|582   |        m28            |Ansynchronous_662  |     2|
|583   |        m29            |Ansynchronous_663  |     2|
|584   |        m3             |Ansynchronous_664  |     2|
|585   |        m30            |Ansynchronous_665  |     2|
|586   |        m31            |Ansynchronous_666  |     2|
|587   |        m4             |Ansynchronous_667  |     2|
|588   |        m5             |Ansynchronous_668  |     2|
|589   |        m6             |Ansynchronous_669  |     2|
|590   |        m7             |Ansynchronous_670  |     2|
|591   |        m8             |Ansynchronous_671  |     2|
|592   |        m9             |Ansynchronous_672  |     2|
|593   |      r20              |pcreg_15           |    64|
|594   |        m0             |Ansynchronous_609  |     2|
|595   |        m1             |Ansynchronous_610  |     2|
|596   |        m10            |Ansynchronous_611  |     2|
|597   |        m11            |Ansynchronous_612  |     2|
|598   |        m12            |Ansynchronous_613  |     2|
|599   |        m13            |Ansynchronous_614  |     2|
|600   |        m14            |Ansynchronous_615  |     2|
|601   |        m15            |Ansynchronous_616  |     2|
|602   |        m16            |Ansynchronous_617  |     2|
|603   |        m17            |Ansynchronous_618  |     2|
|604   |        m18            |Ansynchronous_619  |     2|
|605   |        m19            |Ansynchronous_620  |     2|
|606   |        m2             |Ansynchronous_621  |     2|
|607   |        m20            |Ansynchronous_622  |     2|
|608   |        m21            |Ansynchronous_623  |     2|
|609   |        m22            |Ansynchronous_624  |     2|
|610   |        m23            |Ansynchronous_625  |     2|
|611   |        m24            |Ansynchronous_626  |     2|
|612   |        m25            |Ansynchronous_627  |     2|
|613   |        m26            |Ansynchronous_628  |     2|
|614   |        m27            |Ansynchronous_629  |     2|
|615   |        m28            |Ansynchronous_630  |     2|
|616   |        m29            |Ansynchronous_631  |     2|
|617   |        m3             |Ansynchronous_632  |     2|
|618   |        m30            |Ansynchronous_633  |     2|
|619   |        m31            |Ansynchronous_634  |     2|
|620   |        m4             |Ansynchronous_635  |     2|
|621   |        m5             |Ansynchronous_636  |     2|
|622   |        m6             |Ansynchronous_637  |     2|
|623   |        m7             |Ansynchronous_638  |     2|
|624   |        m8             |Ansynchronous_639  |     2|
|625   |        m9             |Ansynchronous_640  |     2|
|626   |      r21              |pcreg_16           |    64|
|627   |        m0             |Ansynchronous_577  |     2|
|628   |        m1             |Ansynchronous_578  |     2|
|629   |        m10            |Ansynchronous_579  |     2|
|630   |        m11            |Ansynchronous_580  |     2|
|631   |        m12            |Ansynchronous_581  |     2|
|632   |        m13            |Ansynchronous_582  |     2|
|633   |        m14            |Ansynchronous_583  |     2|
|634   |        m15            |Ansynchronous_584  |     2|
|635   |        m16            |Ansynchronous_585  |     2|
|636   |        m17            |Ansynchronous_586  |     2|
|637   |        m18            |Ansynchronous_587  |     2|
|638   |        m19            |Ansynchronous_588  |     2|
|639   |        m2             |Ansynchronous_589  |     2|
|640   |        m20            |Ansynchronous_590  |     2|
|641   |        m21            |Ansynchronous_591  |     2|
|642   |        m22            |Ansynchronous_592  |     2|
|643   |        m23            |Ansynchronous_593  |     2|
|644   |        m24            |Ansynchronous_594  |     2|
|645   |        m25            |Ansynchronous_595  |     2|
|646   |        m26            |Ansynchronous_596  |     2|
|647   |        m27            |Ansynchronous_597  |     2|
|648   |        m28            |Ansynchronous_598  |     2|
|649   |        m29            |Ansynchronous_599  |     2|
|650   |        m3             |Ansynchronous_600  |     2|
|651   |        m30            |Ansynchronous_601  |     2|
|652   |        m31            |Ansynchronous_602  |     2|
|653   |        m4             |Ansynchronous_603  |     2|
|654   |        m5             |Ansynchronous_604  |     2|
|655   |        m6             |Ansynchronous_605  |     2|
|656   |        m7             |Ansynchronous_606  |     2|
|657   |        m8             |Ansynchronous_607  |     2|
|658   |        m9             |Ansynchronous_608  |     2|
|659   |      r22              |pcreg_17           |    64|
|660   |        m0             |Ansynchronous_545  |     2|
|661   |        m1             |Ansynchronous_546  |     2|
|662   |        m10            |Ansynchronous_547  |     2|
|663   |        m11            |Ansynchronous_548  |     2|
|664   |        m12            |Ansynchronous_549  |     2|
|665   |        m13            |Ansynchronous_550  |     2|
|666   |        m14            |Ansynchronous_551  |     2|
|667   |        m15            |Ansynchronous_552  |     2|
|668   |        m16            |Ansynchronous_553  |     2|
|669   |        m17            |Ansynchronous_554  |     2|
|670   |        m18            |Ansynchronous_555  |     2|
|671   |        m19            |Ansynchronous_556  |     2|
|672   |        m2             |Ansynchronous_557  |     2|
|673   |        m20            |Ansynchronous_558  |     2|
|674   |        m21            |Ansynchronous_559  |     2|
|675   |        m22            |Ansynchronous_560  |     2|
|676   |        m23            |Ansynchronous_561  |     2|
|677   |        m24            |Ansynchronous_562  |     2|
|678   |        m25            |Ansynchronous_563  |     2|
|679   |        m26            |Ansynchronous_564  |     2|
|680   |        m27            |Ansynchronous_565  |     2|
|681   |        m28            |Ansynchronous_566  |     2|
|682   |        m29            |Ansynchronous_567  |     2|
|683   |        m3             |Ansynchronous_568  |     2|
|684   |        m30            |Ansynchronous_569  |     2|
|685   |        m31            |Ansynchronous_570  |     2|
|686   |        m4             |Ansynchronous_571  |     2|
|687   |        m5             |Ansynchronous_572  |     2|
|688   |        m6             |Ansynchronous_573  |     2|
|689   |        m7             |Ansynchronous_574  |     2|
|690   |        m8             |Ansynchronous_575  |     2|
|691   |        m9             |Ansynchronous_576  |     2|
|692   |      r23              |pcreg_18           |   128|
|693   |        m0             |Ansynchronous_513  |     4|
|694   |        m1             |Ansynchronous_514  |     4|
|695   |        m10            |Ansynchronous_515  |     4|
|696   |        m11            |Ansynchronous_516  |     4|
|697   |        m12            |Ansynchronous_517  |     4|
|698   |        m13            |Ansynchronous_518  |     4|
|699   |        m14            |Ansynchronous_519  |     4|
|700   |        m15            |Ansynchronous_520  |     4|
|701   |        m16            |Ansynchronous_521  |     4|
|702   |        m17            |Ansynchronous_522  |     4|
|703   |        m18            |Ansynchronous_523  |     4|
|704   |        m19            |Ansynchronous_524  |     4|
|705   |        m2             |Ansynchronous_525  |     4|
|706   |        m20            |Ansynchronous_526  |     4|
|707   |        m21            |Ansynchronous_527  |     4|
|708   |        m22            |Ansynchronous_528  |     4|
|709   |        m23            |Ansynchronous_529  |     4|
|710   |        m24            |Ansynchronous_530  |     4|
|711   |        m25            |Ansynchronous_531  |     4|
|712   |        m26            |Ansynchronous_532  |     4|
|713   |        m27            |Ansynchronous_533  |     4|
|714   |        m28            |Ansynchronous_534  |     4|
|715   |        m29            |Ansynchronous_535  |     4|
|716   |        m3             |Ansynchronous_536  |     4|
|717   |        m30            |Ansynchronous_537  |     4|
|718   |        m31            |Ansynchronous_538  |     4|
|719   |        m4             |Ansynchronous_539  |     4|
|720   |        m5             |Ansynchronous_540  |     4|
|721   |        m6             |Ansynchronous_541  |     4|
|722   |        m7             |Ansynchronous_542  |     4|
|723   |        m8             |Ansynchronous_543  |     4|
|724   |        m9             |Ansynchronous_544  |     4|
|725   |      r24              |pcreg_19           |    64|
|726   |        m0             |Ansynchronous_481  |     2|
|727   |        m1             |Ansynchronous_482  |     2|
|728   |        m10            |Ansynchronous_483  |     2|
|729   |        m11            |Ansynchronous_484  |     2|
|730   |        m12            |Ansynchronous_485  |     2|
|731   |        m13            |Ansynchronous_486  |     2|
|732   |        m14            |Ansynchronous_487  |     2|
|733   |        m15            |Ansynchronous_488  |     2|
|734   |        m16            |Ansynchronous_489  |     2|
|735   |        m17            |Ansynchronous_490  |     2|
|736   |        m18            |Ansynchronous_491  |     2|
|737   |        m19            |Ansynchronous_492  |     2|
|738   |        m2             |Ansynchronous_493  |     2|
|739   |        m20            |Ansynchronous_494  |     2|
|740   |        m21            |Ansynchronous_495  |     2|
|741   |        m22            |Ansynchronous_496  |     2|
|742   |        m23            |Ansynchronous_497  |     2|
|743   |        m24            |Ansynchronous_498  |     2|
|744   |        m25            |Ansynchronous_499  |     2|
|745   |        m26            |Ansynchronous_500  |     2|
|746   |        m27            |Ansynchronous_501  |     2|
|747   |        m28            |Ansynchronous_502  |     2|
|748   |        m29            |Ansynchronous_503  |     2|
|749   |        m3             |Ansynchronous_504  |     2|
|750   |        m30            |Ansynchronous_505  |     2|
|751   |        m31            |Ansynchronous_506  |     2|
|752   |        m4             |Ansynchronous_507  |     2|
|753   |        m5             |Ansynchronous_508  |     2|
|754   |        m6             |Ansynchronous_509  |     2|
|755   |        m7             |Ansynchronous_510  |     2|
|756   |        m8             |Ansynchronous_511  |     2|
|757   |        m9             |Ansynchronous_512  |     2|
|758   |      r25              |pcreg_20           |    64|
|759   |        m0             |Ansynchronous_449  |     2|
|760   |        m1             |Ansynchronous_450  |     2|
|761   |        m10            |Ansynchronous_451  |     2|
|762   |        m11            |Ansynchronous_452  |     2|
|763   |        m12            |Ansynchronous_453  |     2|
|764   |        m13            |Ansynchronous_454  |     2|
|765   |        m14            |Ansynchronous_455  |     2|
|766   |        m15            |Ansynchronous_456  |     2|
|767   |        m16            |Ansynchronous_457  |     2|
|768   |        m17            |Ansynchronous_458  |     2|
|769   |        m18            |Ansynchronous_459  |     2|
|770   |        m19            |Ansynchronous_460  |     2|
|771   |        m2             |Ansynchronous_461  |     2|
|772   |        m20            |Ansynchronous_462  |     2|
|773   |        m21            |Ansynchronous_463  |     2|
|774   |        m22            |Ansynchronous_464  |     2|
|775   |        m23            |Ansynchronous_465  |     2|
|776   |        m24            |Ansynchronous_466  |     2|
|777   |        m25            |Ansynchronous_467  |     2|
|778   |        m26            |Ansynchronous_468  |     2|
|779   |        m27            |Ansynchronous_469  |     2|
|780   |        m28            |Ansynchronous_470  |     2|
|781   |        m29            |Ansynchronous_471  |     2|
|782   |        m3             |Ansynchronous_472  |     2|
|783   |        m30            |Ansynchronous_473  |     2|
|784   |        m31            |Ansynchronous_474  |     2|
|785   |        m4             |Ansynchronous_475  |     2|
|786   |        m5             |Ansynchronous_476  |     2|
|787   |        m6             |Ansynchronous_477  |     2|
|788   |        m7             |Ansynchronous_478  |     2|
|789   |        m8             |Ansynchronous_479  |     2|
|790   |        m9             |Ansynchronous_480  |     2|
|791   |      r26              |pcreg_21           |    64|
|792   |        m0             |Ansynchronous_417  |     2|
|793   |        m1             |Ansynchronous_418  |     2|
|794   |        m10            |Ansynchronous_419  |     2|
|795   |        m11            |Ansynchronous_420  |     2|
|796   |        m12            |Ansynchronous_421  |     2|
|797   |        m13            |Ansynchronous_422  |     2|
|798   |        m14            |Ansynchronous_423  |     2|
|799   |        m15            |Ansynchronous_424  |     2|
|800   |        m16            |Ansynchronous_425  |     2|
|801   |        m17            |Ansynchronous_426  |     2|
|802   |        m18            |Ansynchronous_427  |     2|
|803   |        m19            |Ansynchronous_428  |     2|
|804   |        m2             |Ansynchronous_429  |     2|
|805   |        m20            |Ansynchronous_430  |     2|
|806   |        m21            |Ansynchronous_431  |     2|
|807   |        m22            |Ansynchronous_432  |     2|
|808   |        m23            |Ansynchronous_433  |     2|
|809   |        m24            |Ansynchronous_434  |     2|
|810   |        m25            |Ansynchronous_435  |     2|
|811   |        m26            |Ansynchronous_436  |     2|
|812   |        m27            |Ansynchronous_437  |     2|
|813   |        m28            |Ansynchronous_438  |     2|
|814   |        m29            |Ansynchronous_439  |     2|
|815   |        m3             |Ansynchronous_440  |     2|
|816   |        m30            |Ansynchronous_441  |     2|
|817   |        m31            |Ansynchronous_442  |     2|
|818   |        m4             |Ansynchronous_443  |     2|
|819   |        m5             |Ansynchronous_444  |     2|
|820   |        m6             |Ansynchronous_445  |     2|
|821   |        m7             |Ansynchronous_446  |     2|
|822   |        m8             |Ansynchronous_447  |     2|
|823   |        m9             |Ansynchronous_448  |     2|
|824   |      r27              |pcreg_22           |  2073|
|825   |        m0             |Ansynchronous_385  |   809|
|826   |        m1             |Ansynchronous_386  |    22|
|827   |        m10            |Ansynchronous_387  |    42|
|828   |        m11            |Ansynchronous_388  |    30|
|829   |        m12            |Ansynchronous_389  |    34|
|830   |        m13            |Ansynchronous_390  |    39|
|831   |        m14            |Ansynchronous_391  |    46|
|832   |        m15            |Ansynchronous_392  |    30|
|833   |        m16            |Ansynchronous_393  |    61|
|834   |        m17            |Ansynchronous_394  |    42|
|835   |        m18            |Ansynchronous_395  |    35|
|836   |        m19            |Ansynchronous_396  |    35|
|837   |        m2             |Ansynchronous_397  |    40|
|838   |        m20            |Ansynchronous_398  |    29|
|839   |        m21            |Ansynchronous_399  |    43|
|840   |        m22            |Ansynchronous_400  |    32|
|841   |        m23            |Ansynchronous_401  |    34|
|842   |        m24            |Ansynchronous_402  |    46|
|843   |        m25            |Ansynchronous_403  |    49|
|844   |        m26            |Ansynchronous_404  |    42|
|845   |        m27            |Ansynchronous_405  |    28|
|846   |        m28            |Ansynchronous_406  |    27|
|847   |        m29            |Ansynchronous_407  |    40|
|848   |        m3             |Ansynchronous_408  |    30|
|849   |        m30            |Ansynchronous_409  |    28|
|850   |        m31            |Ansynchronous_410  |   189|
|851   |        m4             |Ansynchronous_411  |    33|
|852   |        m5             |Ansynchronous_412  |    42|
|853   |        m6             |Ansynchronous_413  |    30|
|854   |        m7             |Ansynchronous_414  |    28|
|855   |        m8             |Ansynchronous_415  |    26|
|856   |        m9             |Ansynchronous_416  |    32|
|857   |      r28              |pcreg_23           |    64|
|858   |        m0             |Ansynchronous_353  |     2|
|859   |        m1             |Ansynchronous_354  |     2|
|860   |        m10            |Ansynchronous_355  |     2|
|861   |        m11            |Ansynchronous_356  |     2|
|862   |        m12            |Ansynchronous_357  |     2|
|863   |        m13            |Ansynchronous_358  |     2|
|864   |        m14            |Ansynchronous_359  |     2|
|865   |        m15            |Ansynchronous_360  |     2|
|866   |        m16            |Ansynchronous_361  |     2|
|867   |        m17            |Ansynchronous_362  |     2|
|868   |        m18            |Ansynchronous_363  |     2|
|869   |        m19            |Ansynchronous_364  |     2|
|870   |        m2             |Ansynchronous_365  |     2|
|871   |        m20            |Ansynchronous_366  |     2|
|872   |        m21            |Ansynchronous_367  |     2|
|873   |        m22            |Ansynchronous_368  |     2|
|874   |        m23            |Ansynchronous_369  |     2|
|875   |        m24            |Ansynchronous_370  |     2|
|876   |        m25            |Ansynchronous_371  |     2|
|877   |        m26            |Ansynchronous_372  |     2|
|878   |        m27            |Ansynchronous_373  |     2|
|879   |        m28            |Ansynchronous_374  |     2|
|880   |        m29            |Ansynchronous_375  |     2|
|881   |        m3             |Ansynchronous_376  |     2|
|882   |        m30            |Ansynchronous_377  |     2|
|883   |        m31            |Ansynchronous_378  |     2|
|884   |        m4             |Ansynchronous_379  |     2|
|885   |        m5             |Ansynchronous_380  |     2|
|886   |        m6             |Ansynchronous_381  |     2|
|887   |        m7             |Ansynchronous_382  |     2|
|888   |        m8             |Ansynchronous_383  |     2|
|889   |        m9             |Ansynchronous_384  |     2|
|890   |      r29              |pcreg_24           |    64|
|891   |        m0             |Ansynchronous_321  |     2|
|892   |        m1             |Ansynchronous_322  |     2|
|893   |        m10            |Ansynchronous_323  |     2|
|894   |        m11            |Ansynchronous_324  |     2|
|895   |        m12            |Ansynchronous_325  |     2|
|896   |        m13            |Ansynchronous_326  |     2|
|897   |        m14            |Ansynchronous_327  |     2|
|898   |        m15            |Ansynchronous_328  |     2|
|899   |        m16            |Ansynchronous_329  |     2|
|900   |        m17            |Ansynchronous_330  |     2|
|901   |        m18            |Ansynchronous_331  |     2|
|902   |        m19            |Ansynchronous_332  |     2|
|903   |        m2             |Ansynchronous_333  |     2|
|904   |        m20            |Ansynchronous_334  |     2|
|905   |        m21            |Ansynchronous_335  |     2|
|906   |        m22            |Ansynchronous_336  |     2|
|907   |        m23            |Ansynchronous_337  |     2|
|908   |        m24            |Ansynchronous_338  |     2|
|909   |        m25            |Ansynchronous_339  |     2|
|910   |        m26            |Ansynchronous_340  |     2|
|911   |        m27            |Ansynchronous_341  |     2|
|912   |        m28            |Ansynchronous_342  |     2|
|913   |        m29            |Ansynchronous_343  |     2|
|914   |        m3             |Ansynchronous_344  |     2|
|915   |        m30            |Ansynchronous_345  |     2|
|916   |        m31            |Ansynchronous_346  |     2|
|917   |        m4             |Ansynchronous_347  |     2|
|918   |        m5             |Ansynchronous_348  |     2|
|919   |        m6             |Ansynchronous_349  |     2|
|920   |        m7             |Ansynchronous_350  |     2|
|921   |        m8             |Ansynchronous_351  |     2|
|922   |        m9             |Ansynchronous_352  |     2|
|923   |      r3               |pcreg_25           |   192|
|924   |        m0             |Ansynchronous_289  |     6|
|925   |        m1             |Ansynchronous_290  |     6|
|926   |        m10            |Ansynchronous_291  |     6|
|927   |        m11            |Ansynchronous_292  |     6|
|928   |        m12            |Ansynchronous_293  |     6|
|929   |        m13            |Ansynchronous_294  |     6|
|930   |        m14            |Ansynchronous_295  |     6|
|931   |        m15            |Ansynchronous_296  |     6|
|932   |        m16            |Ansynchronous_297  |     6|
|933   |        m17            |Ansynchronous_298  |     6|
|934   |        m18            |Ansynchronous_299  |     6|
|935   |        m19            |Ansynchronous_300  |     6|
|936   |        m2             |Ansynchronous_301  |     6|
|937   |        m20            |Ansynchronous_302  |     6|
|938   |        m21            |Ansynchronous_303  |     6|
|939   |        m22            |Ansynchronous_304  |     6|
|940   |        m23            |Ansynchronous_305  |     6|
|941   |        m24            |Ansynchronous_306  |     6|
|942   |        m25            |Ansynchronous_307  |     6|
|943   |        m26            |Ansynchronous_308  |     6|
|944   |        m27            |Ansynchronous_309  |     6|
|945   |        m28            |Ansynchronous_310  |     6|
|946   |        m29            |Ansynchronous_311  |     6|
|947   |        m3             |Ansynchronous_312  |     6|
|948   |        m30            |Ansynchronous_313  |     6|
|949   |        m31            |Ansynchronous_314  |     6|
|950   |        m4             |Ansynchronous_315  |     6|
|951   |        m5             |Ansynchronous_316  |     6|
|952   |        m6             |Ansynchronous_317  |     6|
|953   |        m7             |Ansynchronous_318  |     6|
|954   |        m8             |Ansynchronous_319  |     6|
|955   |        m9             |Ansynchronous_320  |     6|
|956   |      r30              |pcreg_26           |    64|
|957   |        m0             |Ansynchronous_257  |     2|
|958   |        m1             |Ansynchronous_258  |     2|
|959   |        m10            |Ansynchronous_259  |     2|
|960   |        m11            |Ansynchronous_260  |     2|
|961   |        m12            |Ansynchronous_261  |     2|
|962   |        m13            |Ansynchronous_262  |     2|
|963   |        m14            |Ansynchronous_263  |     2|
|964   |        m15            |Ansynchronous_264  |     2|
|965   |        m16            |Ansynchronous_265  |     2|
|966   |        m17            |Ansynchronous_266  |     2|
|967   |        m18            |Ansynchronous_267  |     2|
|968   |        m19            |Ansynchronous_268  |     2|
|969   |        m2             |Ansynchronous_269  |     2|
|970   |        m20            |Ansynchronous_270  |     2|
|971   |        m21            |Ansynchronous_271  |     2|
|972   |        m22            |Ansynchronous_272  |     2|
|973   |        m23            |Ansynchronous_273  |     2|
|974   |        m24            |Ansynchronous_274  |     2|
|975   |        m25            |Ansynchronous_275  |     2|
|976   |        m26            |Ansynchronous_276  |     2|
|977   |        m27            |Ansynchronous_277  |     2|
|978   |        m28            |Ansynchronous_278  |     2|
|979   |        m29            |Ansynchronous_279  |     2|
|980   |        m3             |Ansynchronous_280  |     2|
|981   |        m30            |Ansynchronous_281  |     2|
|982   |        m31            |Ansynchronous_282  |     2|
|983   |        m4             |Ansynchronous_283  |     2|
|984   |        m5             |Ansynchronous_284  |     2|
|985   |        m6             |Ansynchronous_285  |     2|
|986   |        m7             |Ansynchronous_286  |     2|
|987   |        m8             |Ansynchronous_287  |     2|
|988   |        m9             |Ansynchronous_288  |     2|
|989   |      r31              |pcreg_27           |   128|
|990   |        m0             |Ansynchronous_225  |     4|
|991   |        m1             |Ansynchronous_226  |     4|
|992   |        m10            |Ansynchronous_227  |     4|
|993   |        m11            |Ansynchronous_228  |     4|
|994   |        m12            |Ansynchronous_229  |     4|
|995   |        m13            |Ansynchronous_230  |     4|
|996   |        m14            |Ansynchronous_231  |     4|
|997   |        m15            |Ansynchronous_232  |     4|
|998   |        m16            |Ansynchronous_233  |     4|
|999   |        m17            |Ansynchronous_234  |     4|
|1000  |        m18            |Ansynchronous_235  |     4|
|1001  |        m19            |Ansynchronous_236  |     4|
|1002  |        m2             |Ansynchronous_237  |     4|
|1003  |        m20            |Ansynchronous_238  |     4|
|1004  |        m21            |Ansynchronous_239  |     4|
|1005  |        m22            |Ansynchronous_240  |     4|
|1006  |        m23            |Ansynchronous_241  |     4|
|1007  |        m24            |Ansynchronous_242  |     4|
|1008  |        m25            |Ansynchronous_243  |     4|
|1009  |        m26            |Ansynchronous_244  |     4|
|1010  |        m27            |Ansynchronous_245  |     4|
|1011  |        m28            |Ansynchronous_246  |     4|
|1012  |        m29            |Ansynchronous_247  |     4|
|1013  |        m3             |Ansynchronous_248  |     4|
|1014  |        m30            |Ansynchronous_249  |     4|
|1015  |        m31            |Ansynchronous_250  |     4|
|1016  |        m4             |Ansynchronous_251  |     4|
|1017  |        m5             |Ansynchronous_252  |     4|
|1018  |        m6             |Ansynchronous_253  |     4|
|1019  |        m7             |Ansynchronous_254  |     4|
|1020  |        m8             |Ansynchronous_255  |     4|
|1021  |        m9             |Ansynchronous_256  |     4|
|1022  |      r4               |pcreg_28           |    64|
|1023  |        m0             |Ansynchronous_193  |     2|
|1024  |        m1             |Ansynchronous_194  |     2|
|1025  |        m10            |Ansynchronous_195  |     2|
|1026  |        m11            |Ansynchronous_196  |     2|
|1027  |        m12            |Ansynchronous_197  |     2|
|1028  |        m13            |Ansynchronous_198  |     2|
|1029  |        m14            |Ansynchronous_199  |     2|
|1030  |        m15            |Ansynchronous_200  |     2|
|1031  |        m16            |Ansynchronous_201  |     2|
|1032  |        m17            |Ansynchronous_202  |     2|
|1033  |        m18            |Ansynchronous_203  |     2|
|1034  |        m19            |Ansynchronous_204  |     2|
|1035  |        m2             |Ansynchronous_205  |     2|
|1036  |        m20            |Ansynchronous_206  |     2|
|1037  |        m21            |Ansynchronous_207  |     2|
|1038  |        m22            |Ansynchronous_208  |     2|
|1039  |        m23            |Ansynchronous_209  |     2|
|1040  |        m24            |Ansynchronous_210  |     2|
|1041  |        m25            |Ansynchronous_211  |     2|
|1042  |        m26            |Ansynchronous_212  |     2|
|1043  |        m27            |Ansynchronous_213  |     2|
|1044  |        m28            |Ansynchronous_214  |     2|
|1045  |        m29            |Ansynchronous_215  |     2|
|1046  |        m3             |Ansynchronous_216  |     2|
|1047  |        m30            |Ansynchronous_217  |     2|
|1048  |        m31            |Ansynchronous_218  |     2|
|1049  |        m4             |Ansynchronous_219  |     2|
|1050  |        m5             |Ansynchronous_220  |     2|
|1051  |        m6             |Ansynchronous_221  |     2|
|1052  |        m7             |Ansynchronous_222  |     2|
|1053  |        m8             |Ansynchronous_223  |     2|
|1054  |        m9             |Ansynchronous_224  |     2|
|1055  |      r5               |pcreg_29           |    64|
|1056  |        m0             |Ansynchronous_161  |     2|
|1057  |        m1             |Ansynchronous_162  |     2|
|1058  |        m10            |Ansynchronous_163  |     2|
|1059  |        m11            |Ansynchronous_164  |     2|
|1060  |        m12            |Ansynchronous_165  |     2|
|1061  |        m13            |Ansynchronous_166  |     2|
|1062  |        m14            |Ansynchronous_167  |     2|
|1063  |        m15            |Ansynchronous_168  |     2|
|1064  |        m16            |Ansynchronous_169  |     2|
|1065  |        m17            |Ansynchronous_170  |     2|
|1066  |        m18            |Ansynchronous_171  |     2|
|1067  |        m19            |Ansynchronous_172  |     2|
|1068  |        m2             |Ansynchronous_173  |     2|
|1069  |        m20            |Ansynchronous_174  |     2|
|1070  |        m21            |Ansynchronous_175  |     2|
|1071  |        m22            |Ansynchronous_176  |     2|
|1072  |        m23            |Ansynchronous_177  |     2|
|1073  |        m24            |Ansynchronous_178  |     2|
|1074  |        m25            |Ansynchronous_179  |     2|
|1075  |        m26            |Ansynchronous_180  |     2|
|1076  |        m27            |Ansynchronous_181  |     2|
|1077  |        m28            |Ansynchronous_182  |     2|
|1078  |        m29            |Ansynchronous_183  |     2|
|1079  |        m3             |Ansynchronous_184  |     2|
|1080  |        m30            |Ansynchronous_185  |     2|
|1081  |        m31            |Ansynchronous_186  |     2|
|1082  |        m4             |Ansynchronous_187  |     2|
|1083  |        m5             |Ansynchronous_188  |     2|
|1084  |        m6             |Ansynchronous_189  |     2|
|1085  |        m7             |Ansynchronous_190  |     2|
|1086  |        m8             |Ansynchronous_191  |     2|
|1087  |        m9             |Ansynchronous_192  |     2|
|1088  |      r6               |pcreg_30           |    64|
|1089  |        m0             |Ansynchronous_129  |     2|
|1090  |        m1             |Ansynchronous_130  |     2|
|1091  |        m10            |Ansynchronous_131  |     2|
|1092  |        m11            |Ansynchronous_132  |     2|
|1093  |        m12            |Ansynchronous_133  |     2|
|1094  |        m13            |Ansynchronous_134  |     2|
|1095  |        m14            |Ansynchronous_135  |     2|
|1096  |        m15            |Ansynchronous_136  |     2|
|1097  |        m16            |Ansynchronous_137  |     2|
|1098  |        m17            |Ansynchronous_138  |     2|
|1099  |        m18            |Ansynchronous_139  |     2|
|1100  |        m19            |Ansynchronous_140  |     2|
|1101  |        m2             |Ansynchronous_141  |     2|
|1102  |        m20            |Ansynchronous_142  |     2|
|1103  |        m21            |Ansynchronous_143  |     2|
|1104  |        m22            |Ansynchronous_144  |     2|
|1105  |        m23            |Ansynchronous_145  |     2|
|1106  |        m24            |Ansynchronous_146  |     2|
|1107  |        m25            |Ansynchronous_147  |     2|
|1108  |        m26            |Ansynchronous_148  |     2|
|1109  |        m27            |Ansynchronous_149  |     2|
|1110  |        m28            |Ansynchronous_150  |     2|
|1111  |        m29            |Ansynchronous_151  |     2|
|1112  |        m3             |Ansynchronous_152  |     2|
|1113  |        m30            |Ansynchronous_153  |     2|
|1114  |        m31            |Ansynchronous_154  |     2|
|1115  |        m4             |Ansynchronous_155  |     2|
|1116  |        m5             |Ansynchronous_156  |     2|
|1117  |        m6             |Ansynchronous_157  |     2|
|1118  |        m7             |Ansynchronous_158  |     2|
|1119  |        m8             |Ansynchronous_159  |     2|
|1120  |        m9             |Ansynchronous_160  |     2|
|1121  |      r7               |pcreg_31           |   128|
|1122  |        m0             |Ansynchronous_97   |     4|
|1123  |        m1             |Ansynchronous_98   |     4|
|1124  |        m10            |Ansynchronous_99   |     4|
|1125  |        m11            |Ansynchronous_100  |     4|
|1126  |        m12            |Ansynchronous_101  |     4|
|1127  |        m13            |Ansynchronous_102  |     4|
|1128  |        m14            |Ansynchronous_103  |     4|
|1129  |        m15            |Ansynchronous_104  |     4|
|1130  |        m16            |Ansynchronous_105  |     4|
|1131  |        m17            |Ansynchronous_106  |     4|
|1132  |        m18            |Ansynchronous_107  |     4|
|1133  |        m19            |Ansynchronous_108  |     4|
|1134  |        m2             |Ansynchronous_109  |     4|
|1135  |        m20            |Ansynchronous_110  |     4|
|1136  |        m21            |Ansynchronous_111  |     4|
|1137  |        m22            |Ansynchronous_112  |     4|
|1138  |        m23            |Ansynchronous_113  |     4|
|1139  |        m24            |Ansynchronous_114  |     4|
|1140  |        m25            |Ansynchronous_115  |     4|
|1141  |        m26            |Ansynchronous_116  |     4|
|1142  |        m27            |Ansynchronous_117  |     4|
|1143  |        m28            |Ansynchronous_118  |     4|
|1144  |        m29            |Ansynchronous_119  |     4|
|1145  |        m3             |Ansynchronous_120  |     4|
|1146  |        m30            |Ansynchronous_121  |     4|
|1147  |        m31            |Ansynchronous_122  |     4|
|1148  |        m4             |Ansynchronous_123  |     4|
|1149  |        m5             |Ansynchronous_124  |     4|
|1150  |        m6             |Ansynchronous_125  |     4|
|1151  |        m7             |Ansynchronous_126  |     4|
|1152  |        m8             |Ansynchronous_127  |     4|
|1153  |        m9             |Ansynchronous_128  |     4|
|1154  |      r8               |pcreg_32           |    64|
|1155  |        m0             |Ansynchronous_65   |     2|
|1156  |        m1             |Ansynchronous_66   |     2|
|1157  |        m10            |Ansynchronous_67   |     2|
|1158  |        m11            |Ansynchronous_68   |     2|
|1159  |        m12            |Ansynchronous_69   |     2|
|1160  |        m13            |Ansynchronous_70   |     2|
|1161  |        m14            |Ansynchronous_71   |     2|
|1162  |        m15            |Ansynchronous_72   |     2|
|1163  |        m16            |Ansynchronous_73   |     2|
|1164  |        m17            |Ansynchronous_74   |     2|
|1165  |        m18            |Ansynchronous_75   |     2|
|1166  |        m19            |Ansynchronous_76   |     2|
|1167  |        m2             |Ansynchronous_77   |     2|
|1168  |        m20            |Ansynchronous_78   |     2|
|1169  |        m21            |Ansynchronous_79   |     2|
|1170  |        m22            |Ansynchronous_80   |     2|
|1171  |        m23            |Ansynchronous_81   |     2|
|1172  |        m24            |Ansynchronous_82   |     2|
|1173  |        m25            |Ansynchronous_83   |     2|
|1174  |        m26            |Ansynchronous_84   |     2|
|1175  |        m27            |Ansynchronous_85   |     2|
|1176  |        m28            |Ansynchronous_86   |     2|
|1177  |        m29            |Ansynchronous_87   |     2|
|1178  |        m3             |Ansynchronous_88   |     2|
|1179  |        m30            |Ansynchronous_89   |     2|
|1180  |        m31            |Ansynchronous_90   |     2|
|1181  |        m4             |Ansynchronous_91   |     2|
|1182  |        m5             |Ansynchronous_92   |     2|
|1183  |        m6             |Ansynchronous_93   |     2|
|1184  |        m7             |Ansynchronous_94   |     2|
|1185  |        m8             |Ansynchronous_95   |     2|
|1186  |        m9             |Ansynchronous_96   |     2|
|1187  |      r9               |pcreg_33           |    64|
|1188  |        m0             |Ansynchronous      |     2|
|1189  |        m1             |Ansynchronous_34   |     2|
|1190  |        m10            |Ansynchronous_35   |     2|
|1191  |        m11            |Ansynchronous_36   |     2|
|1192  |        m12            |Ansynchronous_37   |     2|
|1193  |        m13            |Ansynchronous_38   |     2|
|1194  |        m14            |Ansynchronous_39   |     2|
|1195  |        m15            |Ansynchronous_40   |     2|
|1196  |        m16            |Ansynchronous_41   |     2|
|1197  |        m17            |Ansynchronous_42   |     2|
|1198  |        m18            |Ansynchronous_43   |     2|
|1199  |        m19            |Ansynchronous_44   |     2|
|1200  |        m2             |Ansynchronous_45   |     2|
|1201  |        m20            |Ansynchronous_46   |     2|
|1202  |        m21            |Ansynchronous_47   |     2|
|1203  |        m22            |Ansynchronous_48   |     2|
|1204  |        m23            |Ansynchronous_49   |     2|
|1205  |        m24            |Ansynchronous_50   |     2|
|1206  |        m25            |Ansynchronous_51   |     2|
|1207  |        m26            |Ansynchronous_52   |     2|
|1208  |        m27            |Ansynchronous_53   |     2|
|1209  |        m28            |Ansynchronous_54   |     2|
|1210  |        m29            |Ansynchronous_55   |     2|
|1211  |        m3             |Ansynchronous_56   |     2|
|1212  |        m30            |Ansynchronous_57   |     2|
|1213  |        m31            |Ansynchronous_58   |     2|
|1214  |        m4             |Ansynchronous_59   |     2|
|1215  |        m5             |Ansynchronous_60   |     2|
|1216  |        m6             |Ansynchronous_61   |     2|
|1217  |        m7             |Ansynchronous_62   |     2|
|1218  |        m8             |Ansynchronous_63   |     2|
|1219  |        m9             |Ansynchronous_64   |     2|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 689.348 ; gain = 482.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 97 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 689.348 ; gain = 137.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 689.348 ; gain = 482.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 819 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1158 inverter(s) to 2417 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 289 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances
  LD => LDCE: 287 instances

INFO: [Common 17-83] Releasing license: Synthesis
240 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 690.316 ; gain = 459.605
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 690.316 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 18 11:42:59 2020...
