
NoNameZz_MicroMouse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064f4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08006600  08006600  00016600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006634  08006634  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08006634  08006634  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006634  08006634  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006634  08006634  00016634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006638  08006638  00016638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800663c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000688  2000000c  08006648  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000694  08006648  00020694  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bcc6  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002034  00000000  00000000  0002bcfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba0  00000000  00000000  0002dd30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000aa8  00000000  00000000  0002e8d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000183d4  00000000  00000000  0002f378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e0ba  00000000  00000000  0004774c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008cbc6  00000000  00000000  00055806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e23cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030f4  00000000  00000000  000e241c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080065e8 	.word	0x080065e8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080065e8 	.word	0x080065e8

0800014c <__aeabi_fmul>:
 800014c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000150:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000154:	bf1e      	ittt	ne
 8000156:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015a:	ea92 0f0c 	teqne	r2, ip
 800015e:	ea93 0f0c 	teqne	r3, ip
 8000162:	d06f      	beq.n	8000244 <__aeabi_fmul+0xf8>
 8000164:	441a      	add	r2, r3
 8000166:	ea80 0c01 	eor.w	ip, r0, r1
 800016a:	0240      	lsls	r0, r0, #9
 800016c:	bf18      	it	ne
 800016e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000172:	d01e      	beq.n	80001b2 <__aeabi_fmul+0x66>
 8000174:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000178:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800017c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000180:	fba0 3101 	umull	r3, r1, r0, r1
 8000184:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000188:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800018c:	bf3e      	ittt	cc
 800018e:	0049      	lslcc	r1, r1, #1
 8000190:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000194:	005b      	lslcc	r3, r3, #1
 8000196:	ea40 0001 	orr.w	r0, r0, r1
 800019a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800019e:	2afd      	cmp	r2, #253	; 0xfd
 80001a0:	d81d      	bhi.n	80001de <__aeabi_fmul+0x92>
 80001a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001aa:	bf08      	it	eq
 80001ac:	f020 0001 	biceq.w	r0, r0, #1
 80001b0:	4770      	bx	lr
 80001b2:	f090 0f00 	teq	r0, #0
 80001b6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ba:	bf08      	it	eq
 80001bc:	0249      	lsleq	r1, r1, #9
 80001be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001c6:	3a7f      	subs	r2, #127	; 0x7f
 80001c8:	bfc2      	ittt	gt
 80001ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d2:	4770      	bxgt	lr
 80001d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001d8:	f04f 0300 	mov.w	r3, #0
 80001dc:	3a01      	subs	r2, #1
 80001de:	dc5d      	bgt.n	800029c <__aeabi_fmul+0x150>
 80001e0:	f112 0f19 	cmn.w	r2, #25
 80001e4:	bfdc      	itt	le
 80001e6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ea:	4770      	bxle	lr
 80001ec:	f1c2 0200 	rsb	r2, r2, #0
 80001f0:	0041      	lsls	r1, r0, #1
 80001f2:	fa21 f102 	lsr.w	r1, r1, r2
 80001f6:	f1c2 0220 	rsb	r2, r2, #32
 80001fa:	fa00 fc02 	lsl.w	ip, r0, r2
 80001fe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000202:	f140 0000 	adc.w	r0, r0, #0
 8000206:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020a:	bf08      	it	eq
 800020c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000210:	4770      	bx	lr
 8000212:	f092 0f00 	teq	r2, #0
 8000216:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021a:	bf02      	ittt	eq
 800021c:	0040      	lsleq	r0, r0, #1
 800021e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000222:	3a01      	subeq	r2, #1
 8000224:	d0f9      	beq.n	800021a <__aeabi_fmul+0xce>
 8000226:	ea40 000c 	orr.w	r0, r0, ip
 800022a:	f093 0f00 	teq	r3, #0
 800022e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000232:	bf02      	ittt	eq
 8000234:	0049      	lsleq	r1, r1, #1
 8000236:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023a:	3b01      	subeq	r3, #1
 800023c:	d0f9      	beq.n	8000232 <__aeabi_fmul+0xe6>
 800023e:	ea41 010c 	orr.w	r1, r1, ip
 8000242:	e78f      	b.n	8000164 <__aeabi_fmul+0x18>
 8000244:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000248:	ea92 0f0c 	teq	r2, ip
 800024c:	bf18      	it	ne
 800024e:	ea93 0f0c 	teqne	r3, ip
 8000252:	d00a      	beq.n	800026a <__aeabi_fmul+0x11e>
 8000254:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000258:	bf18      	it	ne
 800025a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800025e:	d1d8      	bne.n	8000212 <__aeabi_fmul+0xc6>
 8000260:	ea80 0001 	eor.w	r0, r0, r1
 8000264:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000268:	4770      	bx	lr
 800026a:	f090 0f00 	teq	r0, #0
 800026e:	bf17      	itett	ne
 8000270:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000274:	4608      	moveq	r0, r1
 8000276:	f091 0f00 	teqne	r1, #0
 800027a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800027e:	d014      	beq.n	80002aa <__aeabi_fmul+0x15e>
 8000280:	ea92 0f0c 	teq	r2, ip
 8000284:	d101      	bne.n	800028a <__aeabi_fmul+0x13e>
 8000286:	0242      	lsls	r2, r0, #9
 8000288:	d10f      	bne.n	80002aa <__aeabi_fmul+0x15e>
 800028a:	ea93 0f0c 	teq	r3, ip
 800028e:	d103      	bne.n	8000298 <__aeabi_fmul+0x14c>
 8000290:	024b      	lsls	r3, r1, #9
 8000292:	bf18      	it	ne
 8000294:	4608      	movne	r0, r1
 8000296:	d108      	bne.n	80002aa <__aeabi_fmul+0x15e>
 8000298:	ea80 0001 	eor.w	r0, r0, r1
 800029c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a8:	4770      	bx	lr
 80002aa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002ae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_drsub>:
 80002b4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b8:	e002      	b.n	80002c0 <__adddf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_dsub>:
 80002bc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002c0 <__adddf3>:
 80002c0:	b530      	push	{r4, r5, lr}
 80002c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ca:	ea94 0f05 	teq	r4, r5
 80002ce:	bf08      	it	eq
 80002d0:	ea90 0f02 	teqeq	r0, r2
 80002d4:	bf1f      	itttt	ne
 80002d6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002da:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e6:	f000 80e2 	beq.w	80004ae <__adddf3+0x1ee>
 80002ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f2:	bfb8      	it	lt
 80002f4:	426d      	neglt	r5, r5
 80002f6:	dd0c      	ble.n	8000312 <__adddf3+0x52>
 80002f8:	442c      	add	r4, r5
 80002fa:	ea80 0202 	eor.w	r2, r0, r2
 80002fe:	ea81 0303 	eor.w	r3, r1, r3
 8000302:	ea82 0000 	eor.w	r0, r2, r0
 8000306:	ea83 0101 	eor.w	r1, r3, r1
 800030a:	ea80 0202 	eor.w	r2, r0, r2
 800030e:	ea81 0303 	eor.w	r3, r1, r3
 8000312:	2d36      	cmp	r5, #54	; 0x36
 8000314:	bf88      	it	hi
 8000316:	bd30      	pophi	{r4, r5, pc}
 8000318:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800031c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000320:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000324:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x70>
 800032a:	4240      	negs	r0, r0
 800032c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000330:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000334:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000338:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x84>
 800033e:	4252      	negs	r2, r2
 8000340:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000344:	ea94 0f05 	teq	r4, r5
 8000348:	f000 80a7 	beq.w	800049a <__adddf3+0x1da>
 800034c:	f1a4 0401 	sub.w	r4, r4, #1
 8000350:	f1d5 0e20 	rsbs	lr, r5, #32
 8000354:	db0d      	blt.n	8000372 <__adddf3+0xb2>
 8000356:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035a:	fa22 f205 	lsr.w	r2, r2, r5
 800035e:	1880      	adds	r0, r0, r2
 8000360:	f141 0100 	adc.w	r1, r1, #0
 8000364:	fa03 f20e 	lsl.w	r2, r3, lr
 8000368:	1880      	adds	r0, r0, r2
 800036a:	fa43 f305 	asr.w	r3, r3, r5
 800036e:	4159      	adcs	r1, r3
 8000370:	e00e      	b.n	8000390 <__adddf3+0xd0>
 8000372:	f1a5 0520 	sub.w	r5, r5, #32
 8000376:	f10e 0e20 	add.w	lr, lr, #32
 800037a:	2a01      	cmp	r2, #1
 800037c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000380:	bf28      	it	cs
 8000382:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	18c0      	adds	r0, r0, r3
 800038c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000390:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000394:	d507      	bpl.n	80003a6 <__adddf3+0xe6>
 8000396:	f04f 0e00 	mov.w	lr, #0
 800039a:	f1dc 0c00 	rsbs	ip, ip, #0
 800039e:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a2:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003aa:	d31b      	bcc.n	80003e4 <__adddf3+0x124>
 80003ac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003b0:	d30c      	bcc.n	80003cc <__adddf3+0x10c>
 80003b2:	0849      	lsrs	r1, r1, #1
 80003b4:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003bc:	f104 0401 	add.w	r4, r4, #1
 80003c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c8:	f080 809a 	bcs.w	8000500 <__adddf3+0x240>
 80003cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003d0:	bf08      	it	eq
 80003d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d6:	f150 0000 	adcs.w	r0, r0, #0
 80003da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003de:	ea41 0105 	orr.w	r1, r1, r5
 80003e2:	bd30      	pop	{r4, r5, pc}
 80003e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e8:	4140      	adcs	r0, r0
 80003ea:	eb41 0101 	adc.w	r1, r1, r1
 80003ee:	3c01      	subs	r4, #1
 80003f0:	bf28      	it	cs
 80003f2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f6:	d2e9      	bcs.n	80003cc <__adddf3+0x10c>
 80003f8:	f091 0f00 	teq	r1, #0
 80003fc:	bf04      	itt	eq
 80003fe:	4601      	moveq	r1, r0
 8000400:	2000      	moveq	r0, #0
 8000402:	fab1 f381 	clz	r3, r1
 8000406:	bf08      	it	eq
 8000408:	3320      	addeq	r3, #32
 800040a:	f1a3 030b 	sub.w	r3, r3, #11
 800040e:	f1b3 0220 	subs.w	r2, r3, #32
 8000412:	da0c      	bge.n	800042e <__adddf3+0x16e>
 8000414:	320c      	adds	r2, #12
 8000416:	dd08      	ble.n	800042a <__adddf3+0x16a>
 8000418:	f102 0c14 	add.w	ip, r2, #20
 800041c:	f1c2 020c 	rsb	r2, r2, #12
 8000420:	fa01 f00c 	lsl.w	r0, r1, ip
 8000424:	fa21 f102 	lsr.w	r1, r1, r2
 8000428:	e00c      	b.n	8000444 <__adddf3+0x184>
 800042a:	f102 0214 	add.w	r2, r2, #20
 800042e:	bfd8      	it	le
 8000430:	f1c2 0c20 	rsble	ip, r2, #32
 8000434:	fa01 f102 	lsl.w	r1, r1, r2
 8000438:	fa20 fc0c 	lsr.w	ip, r0, ip
 800043c:	bfdc      	itt	le
 800043e:	ea41 010c 	orrle.w	r1, r1, ip
 8000442:	4090      	lslle	r0, r2
 8000444:	1ae4      	subs	r4, r4, r3
 8000446:	bfa2      	ittt	ge
 8000448:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800044c:	4329      	orrge	r1, r5
 800044e:	bd30      	popge	{r4, r5, pc}
 8000450:	ea6f 0404 	mvn.w	r4, r4
 8000454:	3c1f      	subs	r4, #31
 8000456:	da1c      	bge.n	8000492 <__adddf3+0x1d2>
 8000458:	340c      	adds	r4, #12
 800045a:	dc0e      	bgt.n	800047a <__adddf3+0x1ba>
 800045c:	f104 0414 	add.w	r4, r4, #20
 8000460:	f1c4 0220 	rsb	r2, r4, #32
 8000464:	fa20 f004 	lsr.w	r0, r0, r4
 8000468:	fa01 f302 	lsl.w	r3, r1, r2
 800046c:	ea40 0003 	orr.w	r0, r0, r3
 8000470:	fa21 f304 	lsr.w	r3, r1, r4
 8000474:	ea45 0103 	orr.w	r1, r5, r3
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f1c4 040c 	rsb	r4, r4, #12
 800047e:	f1c4 0220 	rsb	r2, r4, #32
 8000482:	fa20 f002 	lsr.w	r0, r0, r2
 8000486:	fa01 f304 	lsl.w	r3, r1, r4
 800048a:	ea40 0003 	orr.w	r0, r0, r3
 800048e:	4629      	mov	r1, r5
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	fa21 f004 	lsr.w	r0, r1, r4
 8000496:	4629      	mov	r1, r5
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	f094 0f00 	teq	r4, #0
 800049e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004a2:	bf06      	itte	eq
 80004a4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a8:	3401      	addeq	r4, #1
 80004aa:	3d01      	subne	r5, #1
 80004ac:	e74e      	b.n	800034c <__adddf3+0x8c>
 80004ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b2:	bf18      	it	ne
 80004b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b8:	d029      	beq.n	800050e <__adddf3+0x24e>
 80004ba:	ea94 0f05 	teq	r4, r5
 80004be:	bf08      	it	eq
 80004c0:	ea90 0f02 	teqeq	r0, r2
 80004c4:	d005      	beq.n	80004d2 <__adddf3+0x212>
 80004c6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ca:	bf04      	itt	eq
 80004cc:	4619      	moveq	r1, r3
 80004ce:	4610      	moveq	r0, r2
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	ea91 0f03 	teq	r1, r3
 80004d6:	bf1e      	ittt	ne
 80004d8:	2100      	movne	r1, #0
 80004da:	2000      	movne	r0, #0
 80004dc:	bd30      	popne	{r4, r5, pc}
 80004de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e2:	d105      	bne.n	80004f0 <__adddf3+0x230>
 80004e4:	0040      	lsls	r0, r0, #1
 80004e6:	4149      	adcs	r1, r1
 80004e8:	bf28      	it	cs
 80004ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f4:	bf3c      	itt	cc
 80004f6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004fa:	bd30      	popcc	{r4, r5, pc}
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000500:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000504:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000508:	f04f 0000 	mov.w	r0, #0
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000512:	bf1a      	itte	ne
 8000514:	4619      	movne	r1, r3
 8000516:	4610      	movne	r0, r2
 8000518:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800051c:	bf1c      	itt	ne
 800051e:	460b      	movne	r3, r1
 8000520:	4602      	movne	r2, r0
 8000522:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000526:	bf06      	itte	eq
 8000528:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800052c:	ea91 0f03 	teqeq	r1, r3
 8000530:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	bf00      	nop

08000538 <__aeabi_ui2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800054c:	f04f 0500 	mov.w	r5, #0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e750      	b.n	80003f8 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_i2d>:
 8000558:	f090 0f00 	teq	r0, #0
 800055c:	bf04      	itt	eq
 800055e:	2100      	moveq	r1, #0
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000568:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000570:	bf48      	it	mi
 8000572:	4240      	negmi	r0, r0
 8000574:	f04f 0100 	mov.w	r1, #0
 8000578:	e73e      	b.n	80003f8 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_f2d>:
 800057c:	0042      	lsls	r2, r0, #1
 800057e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000582:	ea4f 0131 	mov.w	r1, r1, rrx
 8000586:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058a:	bf1f      	itttt	ne
 800058c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000590:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000594:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000598:	4770      	bxne	lr
 800059a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059e:	bf08      	it	eq
 80005a0:	4770      	bxeq	lr
 80005a2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a6:	bf04      	itt	eq
 80005a8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005ac:	4770      	bxeq	lr
 80005ae:	b530      	push	{r4, r5, lr}
 80005b0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005bc:	e71c      	b.n	80003f8 <__adddf3+0x138>
 80005be:	bf00      	nop

080005c0 <__aeabi_ul2d>:
 80005c0:	ea50 0201 	orrs.w	r2, r0, r1
 80005c4:	bf08      	it	eq
 80005c6:	4770      	bxeq	lr
 80005c8:	b530      	push	{r4, r5, lr}
 80005ca:	f04f 0500 	mov.w	r5, #0
 80005ce:	e00a      	b.n	80005e6 <__aeabi_l2d+0x16>

080005d0 <__aeabi_l2d>:
 80005d0:	ea50 0201 	orrs.w	r2, r0, r1
 80005d4:	bf08      	it	eq
 80005d6:	4770      	bxeq	lr
 80005d8:	b530      	push	{r4, r5, lr}
 80005da:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005de:	d502      	bpl.n	80005e6 <__aeabi_l2d+0x16>
 80005e0:	4240      	negs	r0, r0
 80005e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ea:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f2:	f43f aed8 	beq.w	80003a6 <__adddf3+0xe6>
 80005f6:	f04f 0203 	mov.w	r2, #3
 80005fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fe:	bf18      	it	ne
 8000600:	3203      	addne	r2, #3
 8000602:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000606:	bf18      	it	ne
 8000608:	3203      	addne	r2, #3
 800060a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060e:	f1c2 0320 	rsb	r3, r2, #32
 8000612:	fa00 fc03 	lsl.w	ip, r0, r3
 8000616:	fa20 f002 	lsr.w	r0, r0, r2
 800061a:	fa01 fe03 	lsl.w	lr, r1, r3
 800061e:	ea40 000e 	orr.w	r0, r0, lr
 8000622:	fa21 f102 	lsr.w	r1, r1, r2
 8000626:	4414      	add	r4, r2
 8000628:	e6bd      	b.n	80003a6 <__adddf3+0xe6>
 800062a:	bf00      	nop

0800062c <__aeabi_dmul>:
 800062c:	b570      	push	{r4, r5, r6, lr}
 800062e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000632:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000636:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063a:	bf1d      	ittte	ne
 800063c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000640:	ea94 0f0c 	teqne	r4, ip
 8000644:	ea95 0f0c 	teqne	r5, ip
 8000648:	f000 f8de 	bleq	8000808 <__aeabi_dmul+0x1dc>
 800064c:	442c      	add	r4, r5
 800064e:	ea81 0603 	eor.w	r6, r1, r3
 8000652:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000656:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065e:	bf18      	it	ne
 8000660:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800066c:	d038      	beq.n	80006e0 <__aeabi_dmul+0xb4>
 800066e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000672:	f04f 0500 	mov.w	r5, #0
 8000676:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000682:	f04f 0600 	mov.w	r6, #0
 8000686:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068a:	f09c 0f00 	teq	ip, #0
 800068e:	bf18      	it	ne
 8000690:	f04e 0e01 	orrne.w	lr, lr, #1
 8000694:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000698:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800069c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a0:	d204      	bcs.n	80006ac <__aeabi_dmul+0x80>
 80006a2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a6:	416d      	adcs	r5, r5
 80006a8:	eb46 0606 	adc.w	r6, r6, r6
 80006ac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006bc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c4:	bf88      	it	hi
 80006c6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ca:	d81e      	bhi.n	800070a <__aeabi_dmul+0xde>
 80006cc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d0:	bf08      	it	eq
 80006d2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d6:	f150 0000 	adcs.w	r0, r0, #0
 80006da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e4:	ea46 0101 	orr.w	r1, r6, r1
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	ea81 0103 	eor.w	r1, r1, r3
 80006f0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f4:	bfc2      	ittt	gt
 80006f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000700:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000704:	f04f 0e00 	mov.w	lr, #0
 8000708:	3c01      	subs	r4, #1
 800070a:	f300 80ab 	bgt.w	8000864 <__aeabi_dmul+0x238>
 800070e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000712:	bfde      	ittt	le
 8000714:	2000      	movle	r0, #0
 8000716:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071a:	bd70      	pople	{r4, r5, r6, pc}
 800071c:	f1c4 0400 	rsb	r4, r4, #0
 8000720:	3c20      	subs	r4, #32
 8000722:	da35      	bge.n	8000790 <__aeabi_dmul+0x164>
 8000724:	340c      	adds	r4, #12
 8000726:	dc1b      	bgt.n	8000760 <__aeabi_dmul+0x134>
 8000728:	f104 0414 	add.w	r4, r4, #20
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f305 	lsl.w	r3, r0, r5
 8000734:	fa20 f004 	lsr.w	r0, r0, r4
 8000738:	fa01 f205 	lsl.w	r2, r1, r5
 800073c:	ea40 0002 	orr.w	r0, r0, r2
 8000740:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000744:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	fa21 f604 	lsr.w	r6, r1, r4
 8000750:	eb42 0106 	adc.w	r1, r2, r6
 8000754:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000758:	bf08      	it	eq
 800075a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075e:	bd70      	pop	{r4, r5, r6, pc}
 8000760:	f1c4 040c 	rsb	r4, r4, #12
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f304 	lsl.w	r3, r0, r4
 800076c:	fa20 f005 	lsr.w	r0, r0, r5
 8000770:	fa01 f204 	lsl.w	r2, r1, r4
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000780:	f141 0100 	adc.w	r1, r1, #0
 8000784:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000788:	bf08      	it	eq
 800078a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078e:	bd70      	pop	{r4, r5, r6, pc}
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f205 	lsl.w	r2, r0, r5
 8000798:	ea4e 0e02 	orr.w	lr, lr, r2
 800079c:	fa20 f304 	lsr.w	r3, r0, r4
 80007a0:	fa01 f205 	lsl.w	r2, r1, r5
 80007a4:	ea43 0302 	orr.w	r3, r3, r2
 80007a8:	fa21 f004 	lsr.w	r0, r1, r4
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	fa21 f204 	lsr.w	r2, r1, r4
 80007b4:	ea20 0002 	bic.w	r0, r0, r2
 80007b8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c0:	bf08      	it	eq
 80007c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c6:	bd70      	pop	{r4, r5, r6, pc}
 80007c8:	f094 0f00 	teq	r4, #0
 80007cc:	d10f      	bne.n	80007ee <__aeabi_dmul+0x1c2>
 80007ce:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d2:	0040      	lsls	r0, r0, #1
 80007d4:	eb41 0101 	adc.w	r1, r1, r1
 80007d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3c01      	subeq	r4, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1a6>
 80007e2:	ea41 0106 	orr.w	r1, r1, r6
 80007e6:	f095 0f00 	teq	r5, #0
 80007ea:	bf18      	it	ne
 80007ec:	4770      	bxne	lr
 80007ee:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f2:	0052      	lsls	r2, r2, #1
 80007f4:	eb43 0303 	adc.w	r3, r3, r3
 80007f8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007fc:	bf08      	it	eq
 80007fe:	3d01      	subeq	r5, #1
 8000800:	d0f7      	beq.n	80007f2 <__aeabi_dmul+0x1c6>
 8000802:	ea43 0306 	orr.w	r3, r3, r6
 8000806:	4770      	bx	lr
 8000808:	ea94 0f0c 	teq	r4, ip
 800080c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000810:	bf18      	it	ne
 8000812:	ea95 0f0c 	teqne	r5, ip
 8000816:	d00c      	beq.n	8000832 <__aeabi_dmul+0x206>
 8000818:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081c:	bf18      	it	ne
 800081e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000822:	d1d1      	bne.n	80007c8 <__aeabi_dmul+0x19c>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000836:	bf06      	itte	eq
 8000838:	4610      	moveq	r0, r2
 800083a:	4619      	moveq	r1, r3
 800083c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000840:	d019      	beq.n	8000876 <__aeabi_dmul+0x24a>
 8000842:	ea94 0f0c 	teq	r4, ip
 8000846:	d102      	bne.n	800084e <__aeabi_dmul+0x222>
 8000848:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800084c:	d113      	bne.n	8000876 <__aeabi_dmul+0x24a>
 800084e:	ea95 0f0c 	teq	r5, ip
 8000852:	d105      	bne.n	8000860 <__aeabi_dmul+0x234>
 8000854:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000858:	bf1c      	itt	ne
 800085a:	4610      	movne	r0, r2
 800085c:	4619      	movne	r1, r3
 800085e:	d10a      	bne.n	8000876 <__aeabi_dmul+0x24a>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800086c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000870:	f04f 0000 	mov.w	r0, #0
 8000874:	bd70      	pop	{r4, r5, r6, pc}
 8000876:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087e:	bd70      	pop	{r4, r5, r6, pc}

08000880 <__aeabi_ddiv>:
 8000880:	b570      	push	{r4, r5, r6, lr}
 8000882:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000886:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088e:	bf1d      	ittte	ne
 8000890:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000894:	ea94 0f0c 	teqne	r4, ip
 8000898:	ea95 0f0c 	teqne	r5, ip
 800089c:	f000 f8a7 	bleq	80009ee <__aeabi_ddiv+0x16e>
 80008a0:	eba4 0405 	sub.w	r4, r4, r5
 80008a4:	ea81 0e03 	eor.w	lr, r1, r3
 80008a8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b0:	f000 8088 	beq.w	80009c4 <__aeabi_ddiv+0x144>
 80008b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008bc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008cc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d8:	429d      	cmp	r5, r3
 80008da:	bf08      	it	eq
 80008dc:	4296      	cmpeq	r6, r2
 80008de:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e6:	d202      	bcs.n	80008ee <__aeabi_ddiv+0x6e>
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	1ab6      	subs	r6, r6, r2
 80008f0:	eb65 0503 	sbc.w	r5, r5, r3
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fe:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000902:	ebb6 0e02 	subs.w	lr, r6, r2
 8000906:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090a:	bf22      	ittt	cs
 800090c:	1ab6      	subcs	r6, r6, r2
 800090e:	4675      	movcs	r5, lr
 8000910:	ea40 000c 	orrcs.w	r0, r0, ip
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	ebb6 0e02 	subs.w	lr, r6, r2
 800091e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000922:	bf22      	ittt	cs
 8000924:	1ab6      	subcs	r6, r6, r2
 8000926:	4675      	movcs	r5, lr
 8000928:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800092c:	085b      	lsrs	r3, r3, #1
 800092e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000932:	ebb6 0e02 	subs.w	lr, r6, r2
 8000936:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093a:	bf22      	ittt	cs
 800093c:	1ab6      	subcs	r6, r6, r2
 800093e:	4675      	movcs	r5, lr
 8000940:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000944:	085b      	lsrs	r3, r3, #1
 8000946:	ea4f 0232 	mov.w	r2, r2, rrx
 800094a:	ebb6 0e02 	subs.w	lr, r6, r2
 800094e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000952:	bf22      	ittt	cs
 8000954:	1ab6      	subcs	r6, r6, r2
 8000956:	4675      	movcs	r5, lr
 8000958:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800095c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000960:	d018      	beq.n	8000994 <__aeabi_ddiv+0x114>
 8000962:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000966:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000972:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000976:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097e:	d1c0      	bne.n	8000902 <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	d10b      	bne.n	800099e <__aeabi_ddiv+0x11e>
 8000986:	ea41 0100 	orr.w	r1, r1, r0
 800098a:	f04f 0000 	mov.w	r0, #0
 800098e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000992:	e7b6      	b.n	8000902 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000998:	bf04      	itt	eq
 800099a:	4301      	orreq	r1, r0
 800099c:	2000      	moveq	r0, #0
 800099e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a2:	bf88      	it	hi
 80009a4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a8:	f63f aeaf 	bhi.w	800070a <__aeabi_dmul+0xde>
 80009ac:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b0:	bf04      	itt	eq
 80009b2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ba:	f150 0000 	adcs.w	r0, r0, #0
 80009be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c2:	bd70      	pop	{r4, r5, r6, pc}
 80009c4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009cc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d0:	bfc2      	ittt	gt
 80009d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009da:	bd70      	popgt	{r4, r5, r6, pc}
 80009dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e0:	f04f 0e00 	mov.w	lr, #0
 80009e4:	3c01      	subs	r4, #1
 80009e6:	e690      	b.n	800070a <__aeabi_dmul+0xde>
 80009e8:	ea45 0e06 	orr.w	lr, r5, r6
 80009ec:	e68d      	b.n	800070a <__aeabi_dmul+0xde>
 80009ee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f2:	ea94 0f0c 	teq	r4, ip
 80009f6:	bf08      	it	eq
 80009f8:	ea95 0f0c 	teqeq	r5, ip
 80009fc:	f43f af3b 	beq.w	8000876 <__aeabi_dmul+0x24a>
 8000a00:	ea94 0f0c 	teq	r4, ip
 8000a04:	d10a      	bne.n	8000a1c <__aeabi_ddiv+0x19c>
 8000a06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0a:	f47f af34 	bne.w	8000876 <__aeabi_dmul+0x24a>
 8000a0e:	ea95 0f0c 	teq	r5, ip
 8000a12:	f47f af25 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e72c      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a1c:	ea95 0f0c 	teq	r5, ip
 8000a20:	d106      	bne.n	8000a30 <__aeabi_ddiv+0x1b0>
 8000a22:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a26:	f43f aefd 	beq.w	8000824 <__aeabi_dmul+0x1f8>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e722      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a34:	bf18      	it	ne
 8000a36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3a:	f47f aec5 	bne.w	80007c8 <__aeabi_dmul+0x19c>
 8000a3e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a42:	f47f af0d 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a46:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4a:	f47f aeeb 	bne.w	8000824 <__aeabi_dmul+0x1f8>
 8000a4e:	e712      	b.n	8000876 <__aeabi_dmul+0x24a>

08000a50 <__aeabi_d2uiz>:
 8000a50:	004a      	lsls	r2, r1, #1
 8000a52:	d211      	bcs.n	8000a78 <__aeabi_d2uiz+0x28>
 8000a54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a58:	d211      	bcs.n	8000a7e <__aeabi_d2uiz+0x2e>
 8000a5a:	d50d      	bpl.n	8000a78 <__aeabi_d2uiz+0x28>
 8000a5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a64:	d40e      	bmi.n	8000a84 <__aeabi_d2uiz+0x34>
 8000a66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a82:	d102      	bne.n	8000a8a <__aeabi_d2uiz+0x3a>
 8000a84:	f04f 30ff 	mov.w	r0, #4294967295
 8000a88:	4770      	bx	lr
 8000a8a:	f04f 0000 	mov.w	r0, #0
 8000a8e:	4770      	bx	lr

08000a90 <__aeabi_frsub>:
 8000a90:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a94:	e002      	b.n	8000a9c <__addsf3>
 8000a96:	bf00      	nop

08000a98 <__aeabi_fsub>:
 8000a98:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a9c <__addsf3>:
 8000a9c:	0042      	lsls	r2, r0, #1
 8000a9e:	bf1f      	itttt	ne
 8000aa0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000aa4:	ea92 0f03 	teqne	r2, r3
 8000aa8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ab0:	d06a      	beq.n	8000b88 <__addsf3+0xec>
 8000ab2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ab6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000aba:	bfc1      	itttt	gt
 8000abc:	18d2      	addgt	r2, r2, r3
 8000abe:	4041      	eorgt	r1, r0
 8000ac0:	4048      	eorgt	r0, r1
 8000ac2:	4041      	eorgt	r1, r0
 8000ac4:	bfb8      	it	lt
 8000ac6:	425b      	neglt	r3, r3
 8000ac8:	2b19      	cmp	r3, #25
 8000aca:	bf88      	it	hi
 8000acc:	4770      	bxhi	lr
 8000ace:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ad2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ae6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000aea:	bf18      	it	ne
 8000aec:	4249      	negne	r1, r1
 8000aee:	ea92 0f03 	teq	r2, r3
 8000af2:	d03f      	beq.n	8000b74 <__addsf3+0xd8>
 8000af4:	f1a2 0201 	sub.w	r2, r2, #1
 8000af8:	fa41 fc03 	asr.w	ip, r1, r3
 8000afc:	eb10 000c 	adds.w	r0, r0, ip
 8000b00:	f1c3 0320 	rsb	r3, r3, #32
 8000b04:	fa01 f103 	lsl.w	r1, r1, r3
 8000b08:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b0c:	d502      	bpl.n	8000b14 <__addsf3+0x78>
 8000b0e:	4249      	negs	r1, r1
 8000b10:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b14:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b18:	d313      	bcc.n	8000b42 <__addsf3+0xa6>
 8000b1a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b1e:	d306      	bcc.n	8000b2e <__addsf3+0x92>
 8000b20:	0840      	lsrs	r0, r0, #1
 8000b22:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b26:	f102 0201 	add.w	r2, r2, #1
 8000b2a:	2afe      	cmp	r2, #254	; 0xfe
 8000b2c:	d251      	bcs.n	8000bd2 <__addsf3+0x136>
 8000b2e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b36:	bf08      	it	eq
 8000b38:	f020 0001 	biceq.w	r0, r0, #1
 8000b3c:	ea40 0003 	orr.w	r0, r0, r3
 8000b40:	4770      	bx	lr
 8000b42:	0049      	lsls	r1, r1, #1
 8000b44:	eb40 0000 	adc.w	r0, r0, r0
 8000b48:	3a01      	subs	r2, #1
 8000b4a:	bf28      	it	cs
 8000b4c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b50:	d2ed      	bcs.n	8000b2e <__addsf3+0x92>
 8000b52:	fab0 fc80 	clz	ip, r0
 8000b56:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b5a:	ebb2 020c 	subs.w	r2, r2, ip
 8000b5e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b62:	bfaa      	itet	ge
 8000b64:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b68:	4252      	neglt	r2, r2
 8000b6a:	4318      	orrge	r0, r3
 8000b6c:	bfbc      	itt	lt
 8000b6e:	40d0      	lsrlt	r0, r2
 8000b70:	4318      	orrlt	r0, r3
 8000b72:	4770      	bx	lr
 8000b74:	f092 0f00 	teq	r2, #0
 8000b78:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b7c:	bf06      	itte	eq
 8000b7e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b82:	3201      	addeq	r2, #1
 8000b84:	3b01      	subne	r3, #1
 8000b86:	e7b5      	b.n	8000af4 <__addsf3+0x58>
 8000b88:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b8c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b90:	bf18      	it	ne
 8000b92:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b96:	d021      	beq.n	8000bdc <__addsf3+0x140>
 8000b98:	ea92 0f03 	teq	r2, r3
 8000b9c:	d004      	beq.n	8000ba8 <__addsf3+0x10c>
 8000b9e:	f092 0f00 	teq	r2, #0
 8000ba2:	bf08      	it	eq
 8000ba4:	4608      	moveq	r0, r1
 8000ba6:	4770      	bx	lr
 8000ba8:	ea90 0f01 	teq	r0, r1
 8000bac:	bf1c      	itt	ne
 8000bae:	2000      	movne	r0, #0
 8000bb0:	4770      	bxne	lr
 8000bb2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bb6:	d104      	bne.n	8000bc2 <__addsf3+0x126>
 8000bb8:	0040      	lsls	r0, r0, #1
 8000bba:	bf28      	it	cs
 8000bbc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bc0:	4770      	bx	lr
 8000bc2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bc6:	bf3c      	itt	cc
 8000bc8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bcc:	4770      	bxcc	lr
 8000bce:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bd2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bd6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bda:	4770      	bx	lr
 8000bdc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000be0:	bf16      	itet	ne
 8000be2:	4608      	movne	r0, r1
 8000be4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be8:	4601      	movne	r1, r0
 8000bea:	0242      	lsls	r2, r0, #9
 8000bec:	bf06      	itte	eq
 8000bee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bf2:	ea90 0f01 	teqeq	r0, r1
 8000bf6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_ui2f>:
 8000bfc:	f04f 0300 	mov.w	r3, #0
 8000c00:	e004      	b.n	8000c0c <__aeabi_i2f+0x8>
 8000c02:	bf00      	nop

08000c04 <__aeabi_i2f>:
 8000c04:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c08:	bf48      	it	mi
 8000c0a:	4240      	negmi	r0, r0
 8000c0c:	ea5f 0c00 	movs.w	ip, r0
 8000c10:	bf08      	it	eq
 8000c12:	4770      	bxeq	lr
 8000c14:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c18:	4601      	mov	r1, r0
 8000c1a:	f04f 0000 	mov.w	r0, #0
 8000c1e:	e01c      	b.n	8000c5a <__aeabi_l2f+0x2a>

08000c20 <__aeabi_ul2f>:
 8000c20:	ea50 0201 	orrs.w	r2, r0, r1
 8000c24:	bf08      	it	eq
 8000c26:	4770      	bxeq	lr
 8000c28:	f04f 0300 	mov.w	r3, #0
 8000c2c:	e00a      	b.n	8000c44 <__aeabi_l2f+0x14>
 8000c2e:	bf00      	nop

08000c30 <__aeabi_l2f>:
 8000c30:	ea50 0201 	orrs.w	r2, r0, r1
 8000c34:	bf08      	it	eq
 8000c36:	4770      	bxeq	lr
 8000c38:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c3c:	d502      	bpl.n	8000c44 <__aeabi_l2f+0x14>
 8000c3e:	4240      	negs	r0, r0
 8000c40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c44:	ea5f 0c01 	movs.w	ip, r1
 8000c48:	bf02      	ittt	eq
 8000c4a:	4684      	moveq	ip, r0
 8000c4c:	4601      	moveq	r1, r0
 8000c4e:	2000      	moveq	r0, #0
 8000c50:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c54:	bf08      	it	eq
 8000c56:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c5a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c5e:	fabc f28c 	clz	r2, ip
 8000c62:	3a08      	subs	r2, #8
 8000c64:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c68:	db10      	blt.n	8000c8c <__aeabi_l2f+0x5c>
 8000c6a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c6e:	4463      	add	r3, ip
 8000c70:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c74:	f1c2 0220 	rsb	r2, r2, #32
 8000c78:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c7c:	fa20 f202 	lsr.w	r2, r0, r2
 8000c80:	eb43 0002 	adc.w	r0, r3, r2
 8000c84:	bf08      	it	eq
 8000c86:	f020 0001 	biceq.w	r0, r0, #1
 8000c8a:	4770      	bx	lr
 8000c8c:	f102 0220 	add.w	r2, r2, #32
 8000c90:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c94:	f1c2 0220 	rsb	r2, r2, #32
 8000c98:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c9c:	fa21 f202 	lsr.w	r2, r1, r2
 8000ca0:	eb43 0002 	adc.w	r0, r3, r2
 8000ca4:	bf08      	it	eq
 8000ca6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000caa:	4770      	bx	lr

08000cac <start_fill>:
const float d2 = (float)(square_size - (halfSize_MicroMouse * 2))/2;
const float d3 = d2 * 2;

void set_wall(uint8_t rbl, uint8_t rbr, uint8_t rbf);

void start_fill() {
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
	memset(visited, false, sizeof(visited));
 8000cb2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	48b1      	ldr	r0, [pc, #708]	; (8000f80 <start_fill+0x2d4>)
 8000cba:	f005 fc45 	bl	8006548 <memset>
	memset(maze, 0, sizeof(maze));
 8000cbe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	48af      	ldr	r0, [pc, #700]	; (8000f84 <start_fill+0x2d8>)
 8000cc6:	f005 fc3f 	bl	8006548 <memset>
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000cca:	4baf      	ldr	r3, [pc, #700]	; (8000f88 <start_fill+0x2dc>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	2200      	movs	r2, #0
 8000cd0:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000cd2:	4bae      	ldr	r3, [pc, #696]	; (8000f8c <start_fill+0x2e0>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	625a      	str	r2, [r3, #36]	; 0x24
	current_speed = 0;
 8000cda:	4bad      	ldr	r3, [pc, #692]	; (8000f90 <start_fill+0x2e4>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	701a      	strb	r2, [r3, #0]
	stack[0][0] = straight;
 8000ce0:	4bac      	ldr	r3, [pc, #688]	; (8000f94 <start_fill+0x2e8>)
 8000ce2:	22fa      	movs	r2, #250	; 0xfa
 8000ce4:	701a      	strb	r2, [r3, #0]
	stack[0][1] = starting_coordinates[0];
 8000ce6:	4bac      	ldr	r3, [pc, #688]	; (8000f98 <start_fill+0x2ec>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	b25a      	sxtb	r2, r3
 8000cec:	4ba9      	ldr	r3, [pc, #676]	; (8000f94 <start_fill+0x2e8>)
 8000cee:	705a      	strb	r2, [r3, #1]
	stack[0][2] = starting_coordinates[1];
 8000cf0:	4ba9      	ldr	r3, [pc, #676]	; (8000f98 <start_fill+0x2ec>)
 8000cf2:	785b      	ldrb	r3, [r3, #1]
 8000cf4:	b25a      	sxtb	r2, r3
 8000cf6:	4ba7      	ldr	r3, [pc, #668]	; (8000f94 <start_fill+0x2e8>)
 8000cf8:	709a      	strb	r2, [r3, #2]
	visited[starting_coordinates[0]][starting_coordinates[1]] = true;
 8000cfa:	4ba7      	ldr	r3, [pc, #668]	; (8000f98 <start_fill+0x2ec>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	4618      	mov	r0, r3
 8000d00:	4ba5      	ldr	r3, [pc, #660]	; (8000f98 <start_fill+0x2ec>)
 8000d02:	785b      	ldrb	r3, [r3, #1]
 8000d04:	4619      	mov	r1, r3
 8000d06:	4a9e      	ldr	r2, [pc, #632]	; (8000f80 <start_fill+0x2d4>)
 8000d08:	0103      	lsls	r3, r0, #4
 8000d0a:	4413      	add	r3, r2
 8000d0c:	440b      	add	r3, r1
 8000d0e:	2201      	movs	r2, #1
 8000d10:	701a      	strb	r2, [r3, #0]
	int16_t i = 1;
 8000d12:	2301      	movs	r3, #1
 8000d14:	80fb      	strh	r3, [r7, #6]
	x = starting_coordinates[0] - 1;
 8000d16:	4ba0      	ldr	r3, [pc, #640]	; (8000f98 <start_fill+0x2ec>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	3b01      	subs	r3, #1
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	b25a      	sxtb	r2, r3
 8000d20:	4b9e      	ldr	r3, [pc, #632]	; (8000f9c <start_fill+0x2f0>)
 8000d22:	701a      	strb	r2, [r3, #0]
	y = starting_coordinates[1] - 1;
 8000d24:	4b9c      	ldr	r3, [pc, #624]	; (8000f98 <start_fill+0x2ec>)
 8000d26:	785b      	ldrb	r3, [r3, #1]
 8000d28:	3b01      	subs	r3, #1
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	b25a      	sxtb	r2, r3
 8000d2e:	4b9c      	ldr	r3, [pc, #624]	; (8000fa0 <start_fill+0x2f4>)
 8000d30:	701a      	strb	r2, [r3, #0]
	direction = west;
 8000d32:	4b9c      	ldr	r3, [pc, #624]	; (8000fa4 <start_fill+0x2f8>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	701a      	strb	r2, [r3, #0]
	bool front, left, right;
	backwards();
 8000d38:	f002 fdb6 	bl	80038a8 <backwards>
	go_straight(square_size - d1 - d2, 0);
 8000d3c:	4b9a      	ldr	r3, [pc, #616]	; (8000fa8 <start_fill+0x2fc>)
 8000d3e:	4619      	mov	r1, r3
 8000d40:	489a      	ldr	r0, [pc, #616]	; (8000fac <start_fill+0x300>)
 8000d42:	f7ff fea9 	bl	8000a98 <__aeabi_fsub>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f002 fd1c 	bl	8003788 <go_straight>
	while(i > 0){
 8000d50:	bf00      	nop
 8000d52:	f001 b969 	b.w	8002028 <start_fill+0x137c>
		dma_complete = false;
 8000d56:	4b96      	ldr	r3, [pc, #600]	; (8000fb0 <start_fill+0x304>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	701a      	strb	r2, [r3, #0]
		front = left = right = true;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	70fb      	strb	r3, [r7, #3]
 8000d60:	78fb      	ldrb	r3, [r7, #3]
 8000d62:	713b      	strb	r3, [r7, #4]
 8000d64:	793b      	ldrb	r3, [r7, #4]
 8000d66:	717b      	strb	r3, [r7, #5]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_value, 8);
 8000d68:	2208      	movs	r2, #8
 8000d6a:	4992      	ldr	r1, [pc, #584]	; (8000fb4 <start_fill+0x308>)
 8000d6c:	4892      	ldr	r0, [pc, #584]	; (8000fb8 <start_fill+0x30c>)
 8000d6e:	f002 ff5b 	bl	8003c28 <HAL_ADC_Start_DMA>
		while(dma_complete == 0);
 8000d72:	bf00      	nop
 8000d74:	4b8e      	ldr	r3, [pc, #568]	; (8000fb0 <start_fill+0x304>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	f083 0301 	eor.w	r3, r3, #1
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d1f7      	bne.n	8000d74 <start_fill+0xc8>
		HAL_Delay(10);
 8000d84:	200a      	movs	r0, #10
 8000d86:	f002 fe53 	bl	8003a30 <HAL_Delay>
		front = adc_value[0] < pivot_fornt_right;
 8000d8a:	4b8a      	ldr	r3, [pc, #552]	; (8000fb4 <start_fill+0x308>)
 8000d8c:	881b      	ldrh	r3, [r3, #0]
 8000d8e:	b29b      	uxth	r3, r3
 8000d90:	2b63      	cmp	r3, #99	; 0x63
 8000d92:	bf94      	ite	ls
 8000d94:	2301      	movls	r3, #1
 8000d96:	2300      	movhi	r3, #0
 8000d98:	717b      	strb	r3, [r7, #5]
		right = adc_value[1] < pivot_right;
 8000d9a:	4b86      	ldr	r3, [pc, #536]	; (8000fb4 <start_fill+0x308>)
 8000d9c:	885b      	ldrh	r3, [r3, #2]
 8000d9e:	b29b      	uxth	r3, r3
 8000da0:	2b63      	cmp	r3, #99	; 0x63
 8000da2:	bf94      	ite	ls
 8000da4:	2301      	movls	r3, #1
 8000da6:	2300      	movhi	r3, #0
 8000da8:	70fb      	strb	r3, [r7, #3]
		left  = adc_value[2] < pivot_left;
 8000daa:	4b82      	ldr	r3, [pc, #520]	; (8000fb4 <start_fill+0x308>)
 8000dac:	889b      	ldrh	r3, [r3, #4]
 8000dae:	b29b      	uxth	r3, r3
 8000db0:	2b63      	cmp	r3, #99	; 0x63
 8000db2:	bf94      	ite	ls
 8000db4:	2301      	movls	r3, #1
 8000db6:	2300      	movhi	r3, #0
 8000db8:	713b      	strb	r3, [r7, #4]
		set_wall(!left, !right, !front);
 8000dba:	793b      	ldrb	r3, [r7, #4]
 8000dbc:	f083 0301 	eor.w	r3, r3, #1
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	78fb      	ldrb	r3, [r7, #3]
 8000dc6:	f083 0301 	eor.w	r3, r3, #1
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	4619      	mov	r1, r3
 8000dce:	797b      	ldrb	r3, [r7, #5]
 8000dd0:	f083 0301 	eor.w	r3, r3, #1
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	f001 f940 	bl	800205c <set_wall>
		switch(direction){
 8000ddc:	4b71      	ldr	r3, [pc, #452]	; (8000fa4 <start_fill+0x2f8>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	2b03      	cmp	r3, #3
 8000de2:	f200 81ad 	bhi.w	8001140 <start_fill+0x494>
 8000de6:	a201      	add	r2, pc, #4	; (adr r2, 8000dec <start_fill+0x140>)
 8000de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dec:	08000dfd 	.word	0x08000dfd
 8000df0:	08000ebf 	.word	0x08000ebf
 8000df4:	08000fbd 	.word	0x08000fbd
 8000df8:	0800107f 	.word	0x0800107f
			case west:
				x--;
 8000dfc:	4b67      	ldr	r3, [pc, #412]	; (8000f9c <start_fill+0x2f0>)
 8000dfe:	f993 3000 	ldrsb.w	r3, [r3]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	3b01      	subs	r3, #1
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	b25a      	sxtb	r2, r3
 8000e0a:	4b64      	ldr	r3, [pc, #400]	; (8000f9c <start_fill+0x2f0>)
 8000e0c:	701a      	strb	r2, [r3, #0]
				front = front && !visited[y][x - 1];
 8000e0e:	797b      	ldrb	r3, [r7, #5]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d013      	beq.n	8000e3c <start_fill+0x190>
 8000e14:	4b62      	ldr	r3, [pc, #392]	; (8000fa0 <start_fill+0x2f4>)
 8000e16:	f993 3000 	ldrsb.w	r3, [r3]
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	4b5f      	ldr	r3, [pc, #380]	; (8000f9c <start_fill+0x2f0>)
 8000e1e:	f993 3000 	ldrsb.w	r3, [r3]
 8000e22:	3b01      	subs	r3, #1
 8000e24:	4956      	ldr	r1, [pc, #344]	; (8000f80 <start_fill+0x2d4>)
 8000e26:	0112      	lsls	r2, r2, #4
 8000e28:	440a      	add	r2, r1
 8000e2a:	4413      	add	r3, r2
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	f083 0301 	eor.w	r3, r3, #1
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <start_fill+0x190>
 8000e38:	2301      	movs	r3, #1
 8000e3a:	e000      	b.n	8000e3e <start_fill+0x192>
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	717b      	strb	r3, [r7, #5]
 8000e40:	797b      	ldrb	r3, [r7, #5]
 8000e42:	f003 0301 	and.w	r3, r3, #1
 8000e46:	717b      	strb	r3, [r7, #5]
				left  = left && !visited[y + 1][x];
 8000e48:	793b      	ldrb	r3, [r7, #4]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d013      	beq.n	8000e76 <start_fill+0x1ca>
 8000e4e:	4b54      	ldr	r3, [pc, #336]	; (8000fa0 <start_fill+0x2f4>)
 8000e50:	f993 3000 	ldrsb.w	r3, [r3]
 8000e54:	3301      	adds	r3, #1
 8000e56:	4a51      	ldr	r2, [pc, #324]	; (8000f9c <start_fill+0x2f0>)
 8000e58:	f992 2000 	ldrsb.w	r2, [r2]
 8000e5c:	4611      	mov	r1, r2
 8000e5e:	4a48      	ldr	r2, [pc, #288]	; (8000f80 <start_fill+0x2d4>)
 8000e60:	011b      	lsls	r3, r3, #4
 8000e62:	4413      	add	r3, r2
 8000e64:	440b      	add	r3, r1
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	f083 0301 	eor.w	r3, r3, #1
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <start_fill+0x1ca>
 8000e72:	2301      	movs	r3, #1
 8000e74:	e000      	b.n	8000e78 <start_fill+0x1cc>
 8000e76:	2300      	movs	r3, #0
 8000e78:	713b      	strb	r3, [r7, #4]
 8000e7a:	793b      	ldrb	r3, [r7, #4]
 8000e7c:	f003 0301 	and.w	r3, r3, #1
 8000e80:	713b      	strb	r3, [r7, #4]
				right  = right && !visited[y - 1][x];
 8000e82:	78fb      	ldrb	r3, [r7, #3]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d013      	beq.n	8000eb0 <start_fill+0x204>
 8000e88:	4b45      	ldr	r3, [pc, #276]	; (8000fa0 <start_fill+0x2f4>)
 8000e8a:	f993 3000 	ldrsb.w	r3, [r3]
 8000e8e:	3b01      	subs	r3, #1
 8000e90:	4a42      	ldr	r2, [pc, #264]	; (8000f9c <start_fill+0x2f0>)
 8000e92:	f992 2000 	ldrsb.w	r2, [r2]
 8000e96:	4611      	mov	r1, r2
 8000e98:	4a39      	ldr	r2, [pc, #228]	; (8000f80 <start_fill+0x2d4>)
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	4413      	add	r3, r2
 8000e9e:	440b      	add	r3, r1
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	f083 0301 	eor.w	r3, r3, #1
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <start_fill+0x204>
 8000eac:	2301      	movs	r3, #1
 8000eae:	e000      	b.n	8000eb2 <start_fill+0x206>
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	70fb      	strb	r3, [r7, #3]
 8000eb4:	78fb      	ldrb	r3, [r7, #3]
 8000eb6:	f003 0301 	and.w	r3, r3, #1
 8000eba:	70fb      	strb	r3, [r7, #3]
				break;
 8000ebc:	e140      	b.n	8001140 <start_fill+0x494>
			case east:
				x++;
 8000ebe:	4b37      	ldr	r3, [pc, #220]	; (8000f9c <start_fill+0x2f0>)
 8000ec0:	f993 3000 	ldrsb.w	r3, [r3]
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	b25a      	sxtb	r2, r3
 8000ecc:	4b33      	ldr	r3, [pc, #204]	; (8000f9c <start_fill+0x2f0>)
 8000ece:	701a      	strb	r2, [r3, #0]
				front = front && !visited[y][x + 1];
 8000ed0:	797b      	ldrb	r3, [r7, #5]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d013      	beq.n	8000efe <start_fill+0x252>
 8000ed6:	4b32      	ldr	r3, [pc, #200]	; (8000fa0 <start_fill+0x2f4>)
 8000ed8:	f993 3000 	ldrsb.w	r3, [r3]
 8000edc:	461a      	mov	r2, r3
 8000ede:	4b2f      	ldr	r3, [pc, #188]	; (8000f9c <start_fill+0x2f0>)
 8000ee0:	f993 3000 	ldrsb.w	r3, [r3]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	4926      	ldr	r1, [pc, #152]	; (8000f80 <start_fill+0x2d4>)
 8000ee8:	0112      	lsls	r2, r2, #4
 8000eea:	440a      	add	r2, r1
 8000eec:	4413      	add	r3, r2
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	f083 0301 	eor.w	r3, r3, #1
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <start_fill+0x252>
 8000efa:	2301      	movs	r3, #1
 8000efc:	e000      	b.n	8000f00 <start_fill+0x254>
 8000efe:	2300      	movs	r3, #0
 8000f00:	717b      	strb	r3, [r7, #5]
 8000f02:	797b      	ldrb	r3, [r7, #5]
 8000f04:	f003 0301 	and.w	r3, r3, #1
 8000f08:	717b      	strb	r3, [r7, #5]
				left  = left && !visited[y - 1][x];
 8000f0a:	793b      	ldrb	r3, [r7, #4]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d013      	beq.n	8000f38 <start_fill+0x28c>
 8000f10:	4b23      	ldr	r3, [pc, #140]	; (8000fa0 <start_fill+0x2f4>)
 8000f12:	f993 3000 	ldrsb.w	r3, [r3]
 8000f16:	3b01      	subs	r3, #1
 8000f18:	4a20      	ldr	r2, [pc, #128]	; (8000f9c <start_fill+0x2f0>)
 8000f1a:	f992 2000 	ldrsb.w	r2, [r2]
 8000f1e:	4611      	mov	r1, r2
 8000f20:	4a17      	ldr	r2, [pc, #92]	; (8000f80 <start_fill+0x2d4>)
 8000f22:	011b      	lsls	r3, r3, #4
 8000f24:	4413      	add	r3, r2
 8000f26:	440b      	add	r3, r1
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	f083 0301 	eor.w	r3, r3, #1
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <start_fill+0x28c>
 8000f34:	2301      	movs	r3, #1
 8000f36:	e000      	b.n	8000f3a <start_fill+0x28e>
 8000f38:	2300      	movs	r3, #0
 8000f3a:	713b      	strb	r3, [r7, #4]
 8000f3c:	793b      	ldrb	r3, [r7, #4]
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	713b      	strb	r3, [r7, #4]
				right  = right && !visited[y + 1][x];
 8000f44:	78fb      	ldrb	r3, [r7, #3]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d013      	beq.n	8000f72 <start_fill+0x2c6>
 8000f4a:	4b15      	ldr	r3, [pc, #84]	; (8000fa0 <start_fill+0x2f4>)
 8000f4c:	f993 3000 	ldrsb.w	r3, [r3]
 8000f50:	3301      	adds	r3, #1
 8000f52:	4a12      	ldr	r2, [pc, #72]	; (8000f9c <start_fill+0x2f0>)
 8000f54:	f992 2000 	ldrsb.w	r2, [r2]
 8000f58:	4611      	mov	r1, r2
 8000f5a:	4a09      	ldr	r2, [pc, #36]	; (8000f80 <start_fill+0x2d4>)
 8000f5c:	011b      	lsls	r3, r3, #4
 8000f5e:	4413      	add	r3, r2
 8000f60:	440b      	add	r3, r1
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	f083 0301 	eor.w	r3, r3, #1
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <start_fill+0x2c6>
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e000      	b.n	8000f74 <start_fill+0x2c8>
 8000f72:	2300      	movs	r3, #0
 8000f74:	70fb      	strb	r3, [r7, #3]
 8000f76:	78fb      	ldrb	r3, [r7, #3]
 8000f78:	f003 0301 	and.w	r3, r3, #1
 8000f7c:	70fb      	strb	r3, [r7, #3]
				break;
 8000f7e:	e0df      	b.n	8001140 <start_fill+0x494>
 8000f80:	20000584 	.word	0x20000584
 8000f84:	20000484 	.word	0x20000484
 8000f88:	200003ac 	.word	0x200003ac
 8000f8c:	2000043c 	.word	0x2000043c
 8000f90:	20000684 	.word	0x20000684
 8000f94:	20000028 	.word	0x20000028
 8000f98:	08006600 	.word	0x08006600
 8000f9c:	20000334 	.word	0x20000334
 8000fa0:	20000335 	.word	0x20000335
 8000fa4:	20000336 	.word	0x20000336
 8000fa8:	42600000 	.word	0x42600000
 8000fac:	43180000 	.word	0x43180000
 8000fb0:	20000328 	.word	0x20000328
 8000fb4:	2000032c 	.word	0x2000032c
 8000fb8:	20000338 	.word	0x20000338
			case north:
				y--;
 8000fbc:	4ba0      	ldr	r3, [pc, #640]	; (8001240 <start_fill+0x594>)
 8000fbe:	f993 3000 	ldrsb.w	r3, [r3]
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	b25a      	sxtb	r2, r3
 8000fca:	4b9d      	ldr	r3, [pc, #628]	; (8001240 <start_fill+0x594>)
 8000fcc:	701a      	strb	r2, [r3, #0]
				front = front && !visited[y - 1][x];
 8000fce:	797b      	ldrb	r3, [r7, #5]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d013      	beq.n	8000ffc <start_fill+0x350>
 8000fd4:	4b9a      	ldr	r3, [pc, #616]	; (8001240 <start_fill+0x594>)
 8000fd6:	f993 3000 	ldrsb.w	r3, [r3]
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	4a99      	ldr	r2, [pc, #612]	; (8001244 <start_fill+0x598>)
 8000fde:	f992 2000 	ldrsb.w	r2, [r2]
 8000fe2:	4611      	mov	r1, r2
 8000fe4:	4a98      	ldr	r2, [pc, #608]	; (8001248 <start_fill+0x59c>)
 8000fe6:	011b      	lsls	r3, r3, #4
 8000fe8:	4413      	add	r3, r2
 8000fea:	440b      	add	r3, r1
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	f083 0301 	eor.w	r3, r3, #1
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <start_fill+0x350>
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	e000      	b.n	8000ffe <start_fill+0x352>
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	717b      	strb	r3, [r7, #5]
 8001000:	797b      	ldrb	r3, [r7, #5]
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	717b      	strb	r3, [r7, #5]
				left  = left && !visited[y][x - 1];
 8001008:	793b      	ldrb	r3, [r7, #4]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d013      	beq.n	8001036 <start_fill+0x38a>
 800100e:	4b8c      	ldr	r3, [pc, #560]	; (8001240 <start_fill+0x594>)
 8001010:	f993 3000 	ldrsb.w	r3, [r3]
 8001014:	461a      	mov	r2, r3
 8001016:	4b8b      	ldr	r3, [pc, #556]	; (8001244 <start_fill+0x598>)
 8001018:	f993 3000 	ldrsb.w	r3, [r3]
 800101c:	3b01      	subs	r3, #1
 800101e:	498a      	ldr	r1, [pc, #552]	; (8001248 <start_fill+0x59c>)
 8001020:	0112      	lsls	r2, r2, #4
 8001022:	440a      	add	r2, r1
 8001024:	4413      	add	r3, r2
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	f083 0301 	eor.w	r3, r3, #1
 800102c:	b2db      	uxtb	r3, r3
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <start_fill+0x38a>
 8001032:	2301      	movs	r3, #1
 8001034:	e000      	b.n	8001038 <start_fill+0x38c>
 8001036:	2300      	movs	r3, #0
 8001038:	713b      	strb	r3, [r7, #4]
 800103a:	793b      	ldrb	r3, [r7, #4]
 800103c:	f003 0301 	and.w	r3, r3, #1
 8001040:	713b      	strb	r3, [r7, #4]
				right  = right && !visited[y][x + 1];
 8001042:	78fb      	ldrb	r3, [r7, #3]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d013      	beq.n	8001070 <start_fill+0x3c4>
 8001048:	4b7d      	ldr	r3, [pc, #500]	; (8001240 <start_fill+0x594>)
 800104a:	f993 3000 	ldrsb.w	r3, [r3]
 800104e:	461a      	mov	r2, r3
 8001050:	4b7c      	ldr	r3, [pc, #496]	; (8001244 <start_fill+0x598>)
 8001052:	f993 3000 	ldrsb.w	r3, [r3]
 8001056:	3301      	adds	r3, #1
 8001058:	497b      	ldr	r1, [pc, #492]	; (8001248 <start_fill+0x59c>)
 800105a:	0112      	lsls	r2, r2, #4
 800105c:	440a      	add	r2, r1
 800105e:	4413      	add	r3, r2
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	f083 0301 	eor.w	r3, r3, #1
 8001066:	b2db      	uxtb	r3, r3
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <start_fill+0x3c4>
 800106c:	2301      	movs	r3, #1
 800106e:	e000      	b.n	8001072 <start_fill+0x3c6>
 8001070:	2300      	movs	r3, #0
 8001072:	70fb      	strb	r3, [r7, #3]
 8001074:	78fb      	ldrb	r3, [r7, #3]
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	70fb      	strb	r3, [r7, #3]
				break;
 800107c:	e060      	b.n	8001140 <start_fill+0x494>
			case south:
				y++;
 800107e:	4b70      	ldr	r3, [pc, #448]	; (8001240 <start_fill+0x594>)
 8001080:	f993 3000 	ldrsb.w	r3, [r3]
 8001084:	b2db      	uxtb	r3, r3
 8001086:	3301      	adds	r3, #1
 8001088:	b2db      	uxtb	r3, r3
 800108a:	b25a      	sxtb	r2, r3
 800108c:	4b6c      	ldr	r3, [pc, #432]	; (8001240 <start_fill+0x594>)
 800108e:	701a      	strb	r2, [r3, #0]
				front = front && !visited[y + 1][x];
 8001090:	797b      	ldrb	r3, [r7, #5]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d013      	beq.n	80010be <start_fill+0x412>
 8001096:	4b6a      	ldr	r3, [pc, #424]	; (8001240 <start_fill+0x594>)
 8001098:	f993 3000 	ldrsb.w	r3, [r3]
 800109c:	3301      	adds	r3, #1
 800109e:	4a69      	ldr	r2, [pc, #420]	; (8001244 <start_fill+0x598>)
 80010a0:	f992 2000 	ldrsb.w	r2, [r2]
 80010a4:	4611      	mov	r1, r2
 80010a6:	4a68      	ldr	r2, [pc, #416]	; (8001248 <start_fill+0x59c>)
 80010a8:	011b      	lsls	r3, r3, #4
 80010aa:	4413      	add	r3, r2
 80010ac:	440b      	add	r3, r1
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	f083 0301 	eor.w	r3, r3, #1
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <start_fill+0x412>
 80010ba:	2301      	movs	r3, #1
 80010bc:	e000      	b.n	80010c0 <start_fill+0x414>
 80010be:	2300      	movs	r3, #0
 80010c0:	717b      	strb	r3, [r7, #5]
 80010c2:	797b      	ldrb	r3, [r7, #5]
 80010c4:	f003 0301 	and.w	r3, r3, #1
 80010c8:	717b      	strb	r3, [r7, #5]
				left  = left && !visited[y][x + 1];
 80010ca:	793b      	ldrb	r3, [r7, #4]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d013      	beq.n	80010f8 <start_fill+0x44c>
 80010d0:	4b5b      	ldr	r3, [pc, #364]	; (8001240 <start_fill+0x594>)
 80010d2:	f993 3000 	ldrsb.w	r3, [r3]
 80010d6:	461a      	mov	r2, r3
 80010d8:	4b5a      	ldr	r3, [pc, #360]	; (8001244 <start_fill+0x598>)
 80010da:	f993 3000 	ldrsb.w	r3, [r3]
 80010de:	3301      	adds	r3, #1
 80010e0:	4959      	ldr	r1, [pc, #356]	; (8001248 <start_fill+0x59c>)
 80010e2:	0112      	lsls	r2, r2, #4
 80010e4:	440a      	add	r2, r1
 80010e6:	4413      	add	r3, r2
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	f083 0301 	eor.w	r3, r3, #1
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <start_fill+0x44c>
 80010f4:	2301      	movs	r3, #1
 80010f6:	e000      	b.n	80010fa <start_fill+0x44e>
 80010f8:	2300      	movs	r3, #0
 80010fa:	713b      	strb	r3, [r7, #4]
 80010fc:	793b      	ldrb	r3, [r7, #4]
 80010fe:	f003 0301 	and.w	r3, r3, #1
 8001102:	713b      	strb	r3, [r7, #4]
				right  = right && !visited[y][x - 1];
 8001104:	78fb      	ldrb	r3, [r7, #3]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d013      	beq.n	8001132 <start_fill+0x486>
 800110a:	4b4d      	ldr	r3, [pc, #308]	; (8001240 <start_fill+0x594>)
 800110c:	f993 3000 	ldrsb.w	r3, [r3]
 8001110:	461a      	mov	r2, r3
 8001112:	4b4c      	ldr	r3, [pc, #304]	; (8001244 <start_fill+0x598>)
 8001114:	f993 3000 	ldrsb.w	r3, [r3]
 8001118:	3b01      	subs	r3, #1
 800111a:	494b      	ldr	r1, [pc, #300]	; (8001248 <start_fill+0x59c>)
 800111c:	0112      	lsls	r2, r2, #4
 800111e:	440a      	add	r2, r1
 8001120:	4413      	add	r3, r2
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	f083 0301 	eor.w	r3, r3, #1
 8001128:	b2db      	uxtb	r3, r3
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <start_fill+0x486>
 800112e:	2301      	movs	r3, #1
 8001130:	e000      	b.n	8001134 <start_fill+0x488>
 8001132:	2300      	movs	r3, #0
 8001134:	70fb      	strb	r3, [r7, #3]
 8001136:	78fb      	ldrb	r3, [r7, #3]
 8001138:	f003 0301 	and.w	r3, r3, #1
 800113c:	70fb      	strb	r3, [r7, #3]
				break;
 800113e:	bf00      	nop
		}
		visited[y][x] = true;
 8001140:	4b3f      	ldr	r3, [pc, #252]	; (8001240 <start_fill+0x594>)
 8001142:	f993 3000 	ldrsb.w	r3, [r3]
 8001146:	4618      	mov	r0, r3
 8001148:	4b3e      	ldr	r3, [pc, #248]	; (8001244 <start_fill+0x598>)
 800114a:	f993 3000 	ldrsb.w	r3, [r3]
 800114e:	4619      	mov	r1, r3
 8001150:	4a3d      	ldr	r2, [pc, #244]	; (8001248 <start_fill+0x59c>)
 8001152:	0103      	lsls	r3, r0, #4
 8001154:	4413      	add	r3, r2
 8001156:	440b      	add	r3, r1
 8001158:	2201      	movs	r2, #1
 800115a:	701a      	strb	r2, [r3, #0]
		if((left && right) || (left && front) || (right && front)){
 800115c:	793b      	ldrb	r3, [r7, #4]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d002      	beq.n	8001168 <start_fill+0x4bc>
 8001162:	78fb      	ldrb	r3, [r7, #3]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d10b      	bne.n	8001180 <start_fill+0x4d4>
 8001168:	793b      	ldrb	r3, [r7, #4]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d002      	beq.n	8001174 <start_fill+0x4c8>
 800116e:	797b      	ldrb	r3, [r7, #5]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d105      	bne.n	8001180 <start_fill+0x4d4>
 8001174:	78fb      	ldrb	r3, [r7, #3]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d070      	beq.n	800125c <start_fill+0x5b0>
 800117a:	797b      	ldrb	r3, [r7, #5]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d06d      	beq.n	800125c <start_fill+0x5b0>
			i++;
 8001180:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001184:	b29b      	uxth	r3, r3
 8001186:	3301      	adds	r3, #1
 8001188:	b29b      	uxth	r3, r3
 800118a:	80fb      	strh	r3, [r7, #6]
			stack[i][1] = x;
 800118c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001190:	4b2c      	ldr	r3, [pc, #176]	; (8001244 <start_fill+0x598>)
 8001192:	f993 0000 	ldrsb.w	r0, [r3]
 8001196:	492d      	ldr	r1, [pc, #180]	; (800124c <start_fill+0x5a0>)
 8001198:	4613      	mov	r3, r2
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	4413      	add	r3, r2
 800119e:	440b      	add	r3, r1
 80011a0:	3301      	adds	r3, #1
 80011a2:	4602      	mov	r2, r0
 80011a4:	701a      	strb	r2, [r3, #0]
			stack[i][2] = y;
 80011a6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011aa:	4b25      	ldr	r3, [pc, #148]	; (8001240 <start_fill+0x594>)
 80011ac:	f993 0000 	ldrsb.w	r0, [r3]
 80011b0:	4926      	ldr	r1, [pc, #152]	; (800124c <start_fill+0x5a0>)
 80011b2:	4613      	mov	r3, r2
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	4413      	add	r3, r2
 80011b8:	440b      	add	r3, r1
 80011ba:	3302      	adds	r3, #2
 80011bc:	4602      	mov	r2, r0
 80011be:	701a      	strb	r2, [r3, #0]
			if(front){
 80011c0:	797b      	ldrb	r3, [r7, #5]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d00e      	beq.n	80011e4 <start_fill+0x538>
				stack[i][0] = straight;
 80011c6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011ca:	4920      	ldr	r1, [pc, #128]	; (800124c <start_fill+0x5a0>)
 80011cc:	4613      	mov	r3, r2
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	4413      	add	r3, r2
 80011d2:	440b      	add	r3, r1
 80011d4:	22fa      	movs	r2, #250	; 0xfa
 80011d6:	701a      	strb	r2, [r3, #0]
				go_straight(square_size, 0);
 80011d8:	2100      	movs	r1, #0
 80011da:	481d      	ldr	r0, [pc, #116]	; (8001250 <start_fill+0x5a4>)
 80011dc:	f002 fad4 	bl	8003788 <go_straight>
 80011e0:	f000 bf22 	b.w	8002028 <start_fill+0x137c>
			} else if(left){
 80011e4:	793b      	ldrb	r3, [r7, #4]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d012      	beq.n	8001210 <start_fill+0x564>
				stack[i][0] = turn_left_90;
 80011ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011ee:	4917      	ldr	r1, [pc, #92]	; (800124c <start_fill+0x5a0>)
 80011f0:	4613      	mov	r3, r2
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	4413      	add	r3, r2
 80011f6:	440b      	add	r3, r1
 80011f8:	22fc      	movs	r2, #252	; 0xfc
 80011fa:	701a      	strb	r2, [r3, #0]
				go_straight(d3, 1);
 80011fc:	4b15      	ldr	r3, [pc, #84]	; (8001254 <start_fill+0x5a8>)
 80011fe:	2101      	movs	r1, #1
 8001200:	4618      	mov	r0, r3
 8001202:	f002 fac1 	bl	8003788 <go_straight>
				turn_left90(&direction);
 8001206:	4814      	ldr	r0, [pc, #80]	; (8001258 <start_fill+0x5ac>)
 8001208:	f002 f91e 	bl	8003448 <turn_left90>
 800120c:	f000 bf0c 	b.w	8002028 <start_fill+0x137c>
			} else if(right){
 8001210:	78fb      	ldrb	r3, [r7, #3]
 8001212:	2b00      	cmp	r3, #0
 8001214:	f000 8708 	beq.w	8002028 <start_fill+0x137c>
				stack[i][0] = turn_right_90;
 8001218:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800121c:	490b      	ldr	r1, [pc, #44]	; (800124c <start_fill+0x5a0>)
 800121e:	4613      	mov	r3, r2
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	4413      	add	r3, r2
 8001224:	440b      	add	r3, r1
 8001226:	22ff      	movs	r2, #255	; 0xff
 8001228:	701a      	strb	r2, [r3, #0]
				go_straight(d3, 1);
 800122a:	4b0a      	ldr	r3, [pc, #40]	; (8001254 <start_fill+0x5a8>)
 800122c:	2101      	movs	r1, #1
 800122e:	4618      	mov	r0, r3
 8001230:	f002 faaa 	bl	8003788 <go_straight>
				turn_right90(&direction);
 8001234:	4808      	ldr	r0, [pc, #32]	; (8001258 <start_fill+0x5ac>)
 8001236:	f002 f9d7 	bl	80035e8 <turn_right90>
			if(front){
 800123a:	f000 bef5 	b.w	8002028 <start_fill+0x137c>
 800123e:	bf00      	nop
 8001240:	20000335 	.word	0x20000335
 8001244:	20000334 	.word	0x20000334
 8001248:	20000584 	.word	0x20000584
 800124c:	20000028 	.word	0x20000028
 8001250:	43340000 	.word	0x43340000
 8001254:	42e00000 	.word	0x42e00000
 8001258:	20000336 	.word	0x20000336
			}
		} else if(left || right || front){
 800125c:	793b      	ldrb	r3, [r7, #4]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d106      	bne.n	8001270 <start_fill+0x5c4>
 8001262:	78fb      	ldrb	r3, [r7, #3]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d103      	bne.n	8001270 <start_fill+0x5c4>
 8001268:	797b      	ldrb	r3, [r7, #5]
 800126a:	2b00      	cmp	r3, #0
 800126c:	f000 8092 	beq.w	8001394 <start_fill+0x6e8>
			if(front){
 8001270:	797b      	ldrb	r3, [r7, #5]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d041      	beq.n	80012fa <start_fill+0x64e>
				if(stack[i][0] == -1){
 8001276:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800127a:	4967      	ldr	r1, [pc, #412]	; (8001418 <start_fill+0x76c>)
 800127c:	4613      	mov	r3, r2
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	4413      	add	r3, r2
 8001282:	440b      	add	r3, r1
 8001284:	f993 3000 	ldrsb.w	r3, [r3]
 8001288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800128c:	d116      	bne.n	80012bc <start_fill+0x610>
					stack[i][1]++;
 800128e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001292:	4961      	ldr	r1, [pc, #388]	; (8001418 <start_fill+0x76c>)
 8001294:	4613      	mov	r3, r2
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	4413      	add	r3, r2
 800129a:	440b      	add	r3, r1
 800129c:	3301      	adds	r3, #1
 800129e:	f993 3000 	ldrsb.w	r3, [r3]
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	3301      	adds	r3, #1
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	b258      	sxtb	r0, r3
 80012aa:	495b      	ldr	r1, [pc, #364]	; (8001418 <start_fill+0x76c>)
 80012ac:	4613      	mov	r3, r2
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	4413      	add	r3, r2
 80012b2:	440b      	add	r3, r1
 80012b4:	3301      	adds	r3, #1
 80012b6:	4602      	mov	r2, r0
 80012b8:	701a      	strb	r2, [r3, #0]
 80012ba:	e018      	b.n	80012ee <start_fill+0x642>
				} else {
					i++;
 80012bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012c0:	b29b      	uxth	r3, r3
 80012c2:	3301      	adds	r3, #1
 80012c4:	b29b      	uxth	r3, r3
 80012c6:	80fb      	strh	r3, [r7, #6]
					stack[i][0] = -1;
 80012c8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80012cc:	4952      	ldr	r1, [pc, #328]	; (8001418 <start_fill+0x76c>)
 80012ce:	4613      	mov	r3, r2
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	4413      	add	r3, r2
 80012d4:	440b      	add	r3, r1
 80012d6:	22ff      	movs	r2, #255	; 0xff
 80012d8:	701a      	strb	r2, [r3, #0]
					stack[i][1] = 1;
 80012da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80012de:	494e      	ldr	r1, [pc, #312]	; (8001418 <start_fill+0x76c>)
 80012e0:	4613      	mov	r3, r2
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	4413      	add	r3, r2
 80012e6:	440b      	add	r3, r1
 80012e8:	3301      	adds	r3, #1
 80012ea:	2201      	movs	r2, #1
 80012ec:	701a      	strb	r2, [r3, #0]
				}
				go_straight(square_size, 0);
 80012ee:	2100      	movs	r1, #0
 80012f0:	484a      	ldr	r0, [pc, #296]	; (800141c <start_fill+0x770>)
 80012f2:	f002 fa49 	bl	8003788 <go_straight>
 80012f6:	f000 be97 	b.w	8002028 <start_fill+0x137c>
			} else if(left){
 80012fa:	793b      	ldrb	r3, [r7, #4]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d022      	beq.n	8001346 <start_fill+0x69a>
				i++;
 8001300:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001304:	b29b      	uxth	r3, r3
 8001306:	3301      	adds	r3, #1
 8001308:	b29b      	uxth	r3, r3
 800130a:	80fb      	strh	r3, [r7, #6]
				stack[i][0] = turn_left_90;
 800130c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001310:	4941      	ldr	r1, [pc, #260]	; (8001418 <start_fill+0x76c>)
 8001312:	4613      	mov	r3, r2
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	4413      	add	r3, r2
 8001318:	440b      	add	r3, r1
 800131a:	22fc      	movs	r2, #252	; 0xfc
 800131c:	701a      	strb	r2, [r3, #0]
				stack[i][1] = -1;
 800131e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001322:	493d      	ldr	r1, [pc, #244]	; (8001418 <start_fill+0x76c>)
 8001324:	4613      	mov	r3, r2
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	4413      	add	r3, r2
 800132a:	440b      	add	r3, r1
 800132c:	3301      	adds	r3, #1
 800132e:	22ff      	movs	r2, #255	; 0xff
 8001330:	701a      	strb	r2, [r3, #0]
				go_straight(d3, 1);
 8001332:	4b3b      	ldr	r3, [pc, #236]	; (8001420 <start_fill+0x774>)
 8001334:	2101      	movs	r1, #1
 8001336:	4618      	mov	r0, r3
 8001338:	f002 fa26 	bl	8003788 <go_straight>
				turn_left90(&direction);
 800133c:	4839      	ldr	r0, [pc, #228]	; (8001424 <start_fill+0x778>)
 800133e:	f002 f883 	bl	8003448 <turn_left90>
 8001342:	f000 be71 	b.w	8002028 <start_fill+0x137c>
			} else if(right){
 8001346:	78fb      	ldrb	r3, [r7, #3]
 8001348:	2b00      	cmp	r3, #0
 800134a:	f000 866d 	beq.w	8002028 <start_fill+0x137c>
				i++;
 800134e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001352:	b29b      	uxth	r3, r3
 8001354:	3301      	adds	r3, #1
 8001356:	b29b      	uxth	r3, r3
 8001358:	80fb      	strh	r3, [r7, #6]
				stack[i][0] = turn_right_90;
 800135a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800135e:	492e      	ldr	r1, [pc, #184]	; (8001418 <start_fill+0x76c>)
 8001360:	4613      	mov	r3, r2
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	4413      	add	r3, r2
 8001366:	440b      	add	r3, r1
 8001368:	22ff      	movs	r2, #255	; 0xff
 800136a:	701a      	strb	r2, [r3, #0]
				stack[i][1] = -1;
 800136c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001370:	4929      	ldr	r1, [pc, #164]	; (8001418 <start_fill+0x76c>)
 8001372:	4613      	mov	r3, r2
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	4413      	add	r3, r2
 8001378:	440b      	add	r3, r1
 800137a:	3301      	adds	r3, #1
 800137c:	22ff      	movs	r2, #255	; 0xff
 800137e:	701a      	strb	r2, [r3, #0]
				go_straight(d3, 1);
 8001380:	4b27      	ldr	r3, [pc, #156]	; (8001420 <start_fill+0x774>)
 8001382:	2101      	movs	r1, #1
 8001384:	4618      	mov	r0, r3
 8001386:	f002 f9ff 	bl	8003788 <go_straight>
				turn_right90(&direction);
 800138a:	4826      	ldr	r0, [pc, #152]	; (8001424 <start_fill+0x778>)
 800138c:	f002 f92c 	bl	80035e8 <turn_right90>
			if(front){
 8001390:	f000 be4a 	b.w	8002028 <start_fill+0x137c>
			}
		} else {
			go_straight(d3, 1);
 8001394:	4b22      	ldr	r3, [pc, #136]	; (8001420 <start_fill+0x774>)
 8001396:	2101      	movs	r1, #1
 8001398:	4618      	mov	r0, r3
 800139a:	f002 f9f5 	bl	8003788 <go_straight>
			u_turnf(&direction);
 800139e:	4821      	ldr	r0, [pc, #132]	; (8001424 <start_fill+0x778>)
 80013a0:	f001 ff58 	bl	8003254 <u_turnf>
			while(i != 0 && (stack[i][0] == -1 || stack[i][1] == -1)){
 80013a4:	e176      	b.n	8001694 <start_fill+0x9e8>
				if(stack[i][0] == -1){
 80013a6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80013aa:	491b      	ldr	r1, [pc, #108]	; (8001418 <start_fill+0x76c>)
 80013ac:	4613      	mov	r3, r2
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	4413      	add	r3, r2
 80013b2:	440b      	add	r3, r1
 80013b4:	f993 3000 	ldrsb.w	r3, [r3]
 80013b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013bc:	d116      	bne.n	80013ec <start_fill+0x740>
					go_straight((float)stack[i][0] * 180, 0);
 80013be:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80013c2:	4915      	ldr	r1, [pc, #84]	; (8001418 <start_fill+0x76c>)
 80013c4:	4613      	mov	r3, r2
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	4413      	add	r3, r2
 80013ca:	440b      	add	r3, r1
 80013cc:	f993 3000 	ldrsb.w	r3, [r3]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff fc17 	bl	8000c04 <__aeabi_i2f>
 80013d6:	4603      	mov	r3, r0
 80013d8:	4910      	ldr	r1, [pc, #64]	; (800141c <start_fill+0x770>)
 80013da:	4618      	mov	r0, r3
 80013dc:	f7fe feb6 	bl	800014c <__aeabi_fmul>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2100      	movs	r1, #0
 80013e4:	4618      	mov	r0, r3
 80013e6:	f002 f9cf 	bl	8003788 <go_straight>
 80013ea:	e025      	b.n	8001438 <start_fill+0x78c>
				} else {
					if(stack[i][0] == turn_left_90){
 80013ec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80013f0:	4909      	ldr	r1, [pc, #36]	; (8001418 <start_fill+0x76c>)
 80013f2:	4613      	mov	r3, r2
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	4413      	add	r3, r2
 80013f8:	440b      	add	r3, r1
 80013fa:	f993 3000 	ldrsb.w	r3, [r3]
 80013fe:	f113 0f04 	cmn.w	r3, #4
 8001402:	d111      	bne.n	8001428 <start_fill+0x77c>
						go_straight(d3, 1);
 8001404:	4b06      	ldr	r3, [pc, #24]	; (8001420 <start_fill+0x774>)
 8001406:	2101      	movs	r1, #1
 8001408:	4618      	mov	r0, r3
 800140a:	f002 f9bd 	bl	8003788 <go_straight>
						turn_right90(&direction);
 800140e:	4805      	ldr	r0, [pc, #20]	; (8001424 <start_fill+0x778>)
 8001410:	f002 f8ea 	bl	80035e8 <turn_right90>
 8001414:	e010      	b.n	8001438 <start_fill+0x78c>
 8001416:	bf00      	nop
 8001418:	20000028 	.word	0x20000028
 800141c:	43340000 	.word	0x43340000
 8001420:	42e00000 	.word	0x42e00000
 8001424:	20000336 	.word	0x20000336
					} else {
						go_straight(d3, 1);
 8001428:	4bc3      	ldr	r3, [pc, #780]	; (8001738 <start_fill+0xa8c>)
 800142a:	2101      	movs	r1, #1
 800142c:	4618      	mov	r0, r3
 800142e:	f002 f9ab 	bl	8003788 <go_straight>
						turn_left90(&direction);
 8001432:	48c2      	ldr	r0, [pc, #776]	; (800173c <start_fill+0xa90>)
 8001434:	f002 f808 	bl	8003448 <turn_left90>
					}
				}
				i--;
 8001438:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800143c:	b29b      	uxth	r3, r3
 800143e:	3b01      	subs	r3, #1
 8001440:	b29b      	uxth	r3, r3
 8001442:	80fb      	strh	r3, [r7, #6]
				if((i != 0 && !(stack[i][0] == -1 || stack[i][1] == -1)) &&
 8001444:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001448:	2b00      	cmp	r3, #0
 800144a:	f000 8122 	beq.w	8001692 <start_fill+0x9e6>
 800144e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001452:	49bb      	ldr	r1, [pc, #748]	; (8001740 <start_fill+0xa94>)
 8001454:	4613      	mov	r3, r2
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	4413      	add	r3, r2
 800145a:	440b      	add	r3, r1
 800145c:	f993 3000 	ldrsb.w	r3, [r3]
 8001460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001464:	f000 8115 	beq.w	8001692 <start_fill+0x9e6>
 8001468:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800146c:	49b4      	ldr	r1, [pc, #720]	; (8001740 <start_fill+0xa94>)
 800146e:	4613      	mov	r3, r2
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	4413      	add	r3, r2
 8001474:	440b      	add	r3, r1
 8001476:	3301      	adds	r3, #1
 8001478:	f993 3000 	ldrsb.w	r3, [r3]
 800147c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001480:	f000 8107 	beq.w	8001692 <start_fill+0x9e6>
						((maze[stack[i][1]][stack[i][0]] & 8) == 0 || visited[y][x - 1]) &&
 8001484:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001488:	49ad      	ldr	r1, [pc, #692]	; (8001740 <start_fill+0xa94>)
 800148a:	4613      	mov	r3, r2
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	4413      	add	r3, r2
 8001490:	440b      	add	r3, r1
 8001492:	3301      	adds	r3, #1
 8001494:	f993 3000 	ldrsb.w	r3, [r3]
 8001498:	4618      	mov	r0, r3
 800149a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800149e:	49a8      	ldr	r1, [pc, #672]	; (8001740 <start_fill+0xa94>)
 80014a0:	4613      	mov	r3, r2
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	4413      	add	r3, r2
 80014a6:	440b      	add	r3, r1
 80014a8:	f993 3000 	ldrsb.w	r3, [r3]
 80014ac:	4619      	mov	r1, r3
 80014ae:	4aa5      	ldr	r2, [pc, #660]	; (8001744 <start_fill+0xa98>)
 80014b0:	0103      	lsls	r3, r0, #4
 80014b2:	4413      	add	r3, r2
 80014b4:	440b      	add	r3, r1
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	f003 0308 	and.w	r3, r3, #8
				if((i != 0 && !(stack[i][0] == -1 || stack[i][1] == -1)) &&
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d00f      	beq.n	80014e0 <start_fill+0x834>
						((maze[stack[i][1]][stack[i][0]] & 8) == 0 || visited[y][x - 1]) &&
 80014c0:	4ba1      	ldr	r3, [pc, #644]	; (8001748 <start_fill+0xa9c>)
 80014c2:	f993 3000 	ldrsb.w	r3, [r3]
 80014c6:	461a      	mov	r2, r3
 80014c8:	4ba0      	ldr	r3, [pc, #640]	; (800174c <start_fill+0xaa0>)
 80014ca:	f993 3000 	ldrsb.w	r3, [r3]
 80014ce:	3b01      	subs	r3, #1
 80014d0:	499f      	ldr	r1, [pc, #636]	; (8001750 <start_fill+0xaa4>)
 80014d2:	0112      	lsls	r2, r2, #4
 80014d4:	440a      	add	r2, r1
 80014d6:	4413      	add	r3, r2
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	f000 80d9 	beq.w	8001692 <start_fill+0x9e6>
						((maze[stack[i][1]][stack[i][0]] & 4) == 0 || visited[y][x + 1]) &&
 80014e0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014e4:	4996      	ldr	r1, [pc, #600]	; (8001740 <start_fill+0xa94>)
 80014e6:	4613      	mov	r3, r2
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	4413      	add	r3, r2
 80014ec:	440b      	add	r3, r1
 80014ee:	3301      	adds	r3, #1
 80014f0:	f993 3000 	ldrsb.w	r3, [r3]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014fa:	4991      	ldr	r1, [pc, #580]	; (8001740 <start_fill+0xa94>)
 80014fc:	4613      	mov	r3, r2
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	4413      	add	r3, r2
 8001502:	440b      	add	r3, r1
 8001504:	f993 3000 	ldrsb.w	r3, [r3]
 8001508:	4619      	mov	r1, r3
 800150a:	4a8e      	ldr	r2, [pc, #568]	; (8001744 <start_fill+0xa98>)
 800150c:	0103      	lsls	r3, r0, #4
 800150e:	4413      	add	r3, r2
 8001510:	440b      	add	r3, r1
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	f003 0304 	and.w	r3, r3, #4
						((maze[stack[i][1]][stack[i][0]] & 8) == 0 || visited[y][x - 1]) &&
 8001518:	2b00      	cmp	r3, #0
 800151a:	d00f      	beq.n	800153c <start_fill+0x890>
						((maze[stack[i][1]][stack[i][0]] & 4) == 0 || visited[y][x + 1]) &&
 800151c:	4b8a      	ldr	r3, [pc, #552]	; (8001748 <start_fill+0xa9c>)
 800151e:	f993 3000 	ldrsb.w	r3, [r3]
 8001522:	461a      	mov	r2, r3
 8001524:	4b89      	ldr	r3, [pc, #548]	; (800174c <start_fill+0xaa0>)
 8001526:	f993 3000 	ldrsb.w	r3, [r3]
 800152a:	3301      	adds	r3, #1
 800152c:	4988      	ldr	r1, [pc, #544]	; (8001750 <start_fill+0xaa4>)
 800152e:	0112      	lsls	r2, r2, #4
 8001530:	440a      	add	r2, r1
 8001532:	4413      	add	r3, r2
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b00      	cmp	r3, #0
 8001538:	f000 80ab 	beq.w	8001692 <start_fill+0x9e6>
						((maze[stack[i][1]][stack[i][0]] & 2) == 0 || visited[y - 1][x]) &&
 800153c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001540:	497f      	ldr	r1, [pc, #508]	; (8001740 <start_fill+0xa94>)
 8001542:	4613      	mov	r3, r2
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	4413      	add	r3, r2
 8001548:	440b      	add	r3, r1
 800154a:	3301      	adds	r3, #1
 800154c:	f993 3000 	ldrsb.w	r3, [r3]
 8001550:	4618      	mov	r0, r3
 8001552:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001556:	497a      	ldr	r1, [pc, #488]	; (8001740 <start_fill+0xa94>)
 8001558:	4613      	mov	r3, r2
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	4413      	add	r3, r2
 800155e:	440b      	add	r3, r1
 8001560:	f993 3000 	ldrsb.w	r3, [r3]
 8001564:	4619      	mov	r1, r3
 8001566:	4a77      	ldr	r2, [pc, #476]	; (8001744 <start_fill+0xa98>)
 8001568:	0103      	lsls	r3, r0, #4
 800156a:	4413      	add	r3, r2
 800156c:	440b      	add	r3, r1
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	f003 0302 	and.w	r3, r3, #2
						((maze[stack[i][1]][stack[i][0]] & 4) == 0 || visited[y][x + 1]) &&
 8001574:	2b00      	cmp	r3, #0
 8001576:	d00e      	beq.n	8001596 <start_fill+0x8ea>
						((maze[stack[i][1]][stack[i][0]] & 2) == 0 || visited[y - 1][x]) &&
 8001578:	4b73      	ldr	r3, [pc, #460]	; (8001748 <start_fill+0xa9c>)
 800157a:	f993 3000 	ldrsb.w	r3, [r3]
 800157e:	3b01      	subs	r3, #1
 8001580:	4a72      	ldr	r2, [pc, #456]	; (800174c <start_fill+0xaa0>)
 8001582:	f992 2000 	ldrsb.w	r2, [r2]
 8001586:	4611      	mov	r1, r2
 8001588:	4a71      	ldr	r2, [pc, #452]	; (8001750 <start_fill+0xaa4>)
 800158a:	011b      	lsls	r3, r3, #4
 800158c:	4413      	add	r3, r2
 800158e:	440b      	add	r3, r1
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d07d      	beq.n	8001692 <start_fill+0x9e6>
						((maze[stack[i][1]][stack[i][0]] & 1) == 0 || visited[y + 1][x])){
 8001596:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800159a:	4969      	ldr	r1, [pc, #420]	; (8001740 <start_fill+0xa94>)
 800159c:	4613      	mov	r3, r2
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	4413      	add	r3, r2
 80015a2:	440b      	add	r3, r1
 80015a4:	3301      	adds	r3, #1
 80015a6:	f993 3000 	ldrsb.w	r3, [r3]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80015b0:	4963      	ldr	r1, [pc, #396]	; (8001740 <start_fill+0xa94>)
 80015b2:	4613      	mov	r3, r2
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	4413      	add	r3, r2
 80015b8:	440b      	add	r3, r1
 80015ba:	f993 3000 	ldrsb.w	r3, [r3]
 80015be:	4619      	mov	r1, r3
 80015c0:	4a60      	ldr	r2, [pc, #384]	; (8001744 <start_fill+0xa98>)
 80015c2:	0103      	lsls	r3, r0, #4
 80015c4:	4413      	add	r3, r2
 80015c6:	440b      	add	r3, r1
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	f003 0301 	and.w	r3, r3, #1
						((maze[stack[i][1]][stack[i][0]] & 2) == 0 || visited[y - 1][x]) &&
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d00e      	beq.n	80015f0 <start_fill+0x944>
						((maze[stack[i][1]][stack[i][0]] & 1) == 0 || visited[y + 1][x])){
 80015d2:	4b5d      	ldr	r3, [pc, #372]	; (8001748 <start_fill+0xa9c>)
 80015d4:	f993 3000 	ldrsb.w	r3, [r3]
 80015d8:	3301      	adds	r3, #1
 80015da:	4a5c      	ldr	r2, [pc, #368]	; (800174c <start_fill+0xaa0>)
 80015dc:	f992 2000 	ldrsb.w	r2, [r2]
 80015e0:	4611      	mov	r1, r2
 80015e2:	4a5b      	ldr	r2, [pc, #364]	; (8001750 <start_fill+0xaa4>)
 80015e4:	011b      	lsls	r3, r3, #4
 80015e6:	4413      	add	r3, r2
 80015e8:	440b      	add	r3, r1
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d050      	beq.n	8001692 <start_fill+0x9e6>
					switch(stack[i][0]){
 80015f0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80015f4:	4952      	ldr	r1, [pc, #328]	; (8001740 <start_fill+0xa94>)
 80015f6:	4613      	mov	r3, r2
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	4413      	add	r3, r2
 80015fc:	440b      	add	r3, r1
 80015fe:	f993 3000 	ldrsb.w	r3, [r3]
 8001602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001606:	d030      	beq.n	800166a <start_fill+0x9be>
 8001608:	2b00      	cmp	r3, #0
 800160a:	da43      	bge.n	8001694 <start_fill+0x9e8>
 800160c:	f113 0f06 	cmn.w	r3, #6
 8001610:	d003      	beq.n	800161a <start_fill+0x96e>
 8001612:	f113 0f04 	cmn.w	r3, #4
 8001616:	d014      	beq.n	8001642 <start_fill+0x996>
 8001618:	e03c      	b.n	8001694 <start_fill+0x9e8>
						case(straight):
							stack[i][0] = -1;
 800161a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800161e:	4948      	ldr	r1, [pc, #288]	; (8001740 <start_fill+0xa94>)
 8001620:	4613      	mov	r3, r2
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	4413      	add	r3, r2
 8001626:	440b      	add	r3, r1
 8001628:	22ff      	movs	r2, #255	; 0xff
 800162a:	701a      	strb	r2, [r3, #0]
							stack[i][1] = 1;
 800162c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001630:	4943      	ldr	r1, [pc, #268]	; (8001740 <start_fill+0xa94>)
 8001632:	4613      	mov	r3, r2
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	4413      	add	r3, r2
 8001638:	440b      	add	r3, r1
 800163a:	3301      	adds	r3, #1
 800163c:	2201      	movs	r2, #1
 800163e:	701a      	strb	r2, [r3, #0]
							break;
 8001640:	e028      	b.n	8001694 <start_fill+0x9e8>
						case(turn_left_90):
							stack[i][0] = turn_right_90;
 8001642:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001646:	493e      	ldr	r1, [pc, #248]	; (8001740 <start_fill+0xa94>)
 8001648:	4613      	mov	r3, r2
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	4413      	add	r3, r2
 800164e:	440b      	add	r3, r1
 8001650:	22ff      	movs	r2, #255	; 0xff
 8001652:	701a      	strb	r2, [r3, #0]
							stack[i][1] = -1;
 8001654:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001658:	4939      	ldr	r1, [pc, #228]	; (8001740 <start_fill+0xa94>)
 800165a:	4613      	mov	r3, r2
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	4413      	add	r3, r2
 8001660:	440b      	add	r3, r1
 8001662:	3301      	adds	r3, #1
 8001664:	22ff      	movs	r2, #255	; 0xff
 8001666:	701a      	strb	r2, [r3, #0]
							break;
 8001668:	e014      	b.n	8001694 <start_fill+0x9e8>
						case(turn_right_90):
							stack[i][0] = turn_left_90;
 800166a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800166e:	4934      	ldr	r1, [pc, #208]	; (8001740 <start_fill+0xa94>)
 8001670:	4613      	mov	r3, r2
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	4413      	add	r3, r2
 8001676:	440b      	add	r3, r1
 8001678:	22fc      	movs	r2, #252	; 0xfc
 800167a:	701a      	strb	r2, [r3, #0]
							stack[i][1] = -1;
 800167c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001680:	492f      	ldr	r1, [pc, #188]	; (8001740 <start_fill+0xa94>)
 8001682:	4613      	mov	r3, r2
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	4413      	add	r3, r2
 8001688:	440b      	add	r3, r1
 800168a:	3301      	adds	r3, #1
 800168c:	22ff      	movs	r2, #255	; 0xff
 800168e:	701a      	strb	r2, [r3, #0]
							break;
 8001690:	e000      	b.n	8001694 <start_fill+0x9e8>
					}
				}
 8001692:	bf00      	nop
			while(i != 0 && (stack[i][0] == -1 || stack[i][1] == -1)){
 8001694:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d01a      	beq.n	80016d2 <start_fill+0xa26>
 800169c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016a0:	4927      	ldr	r1, [pc, #156]	; (8001740 <start_fill+0xa94>)
 80016a2:	4613      	mov	r3, r2
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	4413      	add	r3, r2
 80016a8:	440b      	add	r3, r1
 80016aa:	f993 3000 	ldrsb.w	r3, [r3]
 80016ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b2:	f43f ae78 	beq.w	80013a6 <start_fill+0x6fa>
 80016b6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016ba:	4921      	ldr	r1, [pc, #132]	; (8001740 <start_fill+0xa94>)
 80016bc:	4613      	mov	r3, r2
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	4413      	add	r3, r2
 80016c2:	440b      	add	r3, r1
 80016c4:	3301      	adds	r3, #1
 80016c6:	f993 3000 	ldrsb.w	r3, [r3]
 80016ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016ce:	f43f ae6a 	beq.w	80013a6 <start_fill+0x6fa>
			}
			if(i == 0){
 80016d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d106      	bne.n	80016e8 <start_fill+0xa3c>
				u_turnf(&direction);
 80016da:	4818      	ldr	r0, [pc, #96]	; (800173c <start_fill+0xa90>)
 80016dc:	f001 fdba 	bl	8003254 <u_turnf>
				backwards();
 80016e0:	f002 f8e2 	bl	80038a8 <backwards>
				break;
 80016e4:	f000 bca6 	b.w	8002034 <start_fill+0x1388>
			}
			x = stack[i][1];
 80016e8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016ec:	4914      	ldr	r1, [pc, #80]	; (8001740 <start_fill+0xa94>)
 80016ee:	4613      	mov	r3, r2
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	4413      	add	r3, r2
 80016f4:	440b      	add	r3, r1
 80016f6:	3301      	adds	r3, #1
 80016f8:	f993 2000 	ldrsb.w	r2, [r3]
 80016fc:	4b13      	ldr	r3, [pc, #76]	; (800174c <start_fill+0xaa0>)
 80016fe:	701a      	strb	r2, [r3, #0]
			y = stack[i][2];
 8001700:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001704:	490e      	ldr	r1, [pc, #56]	; (8001740 <start_fill+0xa94>)
 8001706:	4613      	mov	r3, r2
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	4413      	add	r3, r2
 800170c:	440b      	add	r3, r1
 800170e:	3302      	adds	r3, #2
 8001710:	f993 2000 	ldrsb.w	r2, [r3]
 8001714:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <start_fill+0xa9c>)
 8001716:	701a      	strb	r2, [r3, #0]
			switch(direction){
 8001718:	4b08      	ldr	r3, [pc, #32]	; (800173c <start_fill+0xa90>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b03      	cmp	r3, #3
 800171e:	f200 8483 	bhi.w	8002028 <start_fill+0x137c>
 8001722:	a201      	add	r2, pc, #4	; (adr r2, 8001728 <start_fill+0xa7c>)
 8001724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001728:	08001755 	.word	0x08001755
 800172c:	08001995 	.word	0x08001995
 8001730:	08001bd1 	.word	0x08001bd1
 8001734:	08001e0f 	.word	0x08001e0f
 8001738:	42e00000 	.word	0x42e00000
 800173c:	20000336 	.word	0x20000336
 8001740:	20000028 	.word	0x20000028
 8001744:	20000484 	.word	0x20000484
 8001748:	20000335 	.word	0x20000335
 800174c:	20000334 	.word	0x20000334
 8001750:	20000584 	.word	0x20000584
				case west:
					switch(stack[i][0]){
 8001754:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001758:	49b2      	ldr	r1, [pc, #712]	; (8001a24 <start_fill+0xd78>)
 800175a:	4613      	mov	r3, r2
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	4413      	add	r3, r2
 8001760:	440b      	add	r3, r1
 8001762:	f993 3000 	ldrsb.w	r3, [r3]
 8001766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800176a:	f000 80c6 	beq.w	80018fa <start_fill+0xc4e>
 800176e:	2b00      	cmp	r3, #0
 8001770:	f280 845a 	bge.w	8002028 <start_fill+0x137c>
 8001774:	f113 0f06 	cmn.w	r3, #6
 8001778:	d004      	beq.n	8001784 <start_fill+0xad8>
 800177a:	f113 0f04 	cmn.w	r3, #4
 800177e:	d075      	beq.n	800186c <start_fill+0xbc0>
 8001780:	f000 bc52 	b.w	8002028 <start_fill+0x137c>
						case straight:      //going from the east
							if(stack[i + 1][0] == -1){ go_straight(d3, 1); }
 8001784:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001788:	1c5a      	adds	r2, r3, #1
 800178a:	49a6      	ldr	r1, [pc, #664]	; (8001a24 <start_fill+0xd78>)
 800178c:	4613      	mov	r3, r2
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	4413      	add	r3, r2
 8001792:	440b      	add	r3, r1
 8001794:	f993 3000 	ldrsb.w	r3, [r3]
 8001798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800179c:	d104      	bne.n	80017a8 <start_fill+0xafc>
 800179e:	4ba2      	ldr	r3, [pc, #648]	; (8001a28 <start_fill+0xd7c>)
 80017a0:	2101      	movs	r1, #1
 80017a2:	4618      	mov	r0, r3
 80017a4:	f001 fff0 	bl	8003788 <go_straight>
							if(((maze[y][x] & 2) == 0) && !visited[y - 1][x]){
 80017a8:	4ba0      	ldr	r3, [pc, #640]	; (8001a2c <start_fill+0xd80>)
 80017aa:	f993 3000 	ldrsb.w	r3, [r3]
 80017ae:	4618      	mov	r0, r3
 80017b0:	4b9f      	ldr	r3, [pc, #636]	; (8001a30 <start_fill+0xd84>)
 80017b2:	f993 3000 	ldrsb.w	r3, [r3]
 80017b6:	4619      	mov	r1, r3
 80017b8:	4a9e      	ldr	r2, [pc, #632]	; (8001a34 <start_fill+0xd88>)
 80017ba:	0103      	lsls	r3, r0, #4
 80017bc:	4413      	add	r3, r2
 80017be:	440b      	add	r3, r1
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d11e      	bne.n	8001808 <start_fill+0xb5c>
 80017ca:	4b98      	ldr	r3, [pc, #608]	; (8001a2c <start_fill+0xd80>)
 80017cc:	f993 3000 	ldrsb.w	r3, [r3]
 80017d0:	3b01      	subs	r3, #1
 80017d2:	4a97      	ldr	r2, [pc, #604]	; (8001a30 <start_fill+0xd84>)
 80017d4:	f992 2000 	ldrsb.w	r2, [r2]
 80017d8:	4611      	mov	r1, r2
 80017da:	4a97      	ldr	r2, [pc, #604]	; (8001a38 <start_fill+0xd8c>)
 80017dc:	011b      	lsls	r3, r3, #4
 80017de:	4413      	add	r3, r2
 80017e0:	440b      	add	r3, r1
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	f083 0301 	eor.w	r3, r3, #1
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d00c      	beq.n	8001808 <start_fill+0xb5c>
								stack[i][0] = turn_left_90;
 80017ee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80017f2:	498c      	ldr	r1, [pc, #560]	; (8001a24 <start_fill+0xd78>)
 80017f4:	4613      	mov	r3, r2
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	4413      	add	r3, r2
 80017fa:	440b      	add	r3, r1
 80017fc:	22fc      	movs	r2, #252	; 0xfc
 80017fe:	701a      	strb	r2, [r3, #0]
								turn_right90(&direction);
 8001800:	488e      	ldr	r0, [pc, #568]	; (8001a3c <start_fill+0xd90>)
 8001802:	f001 fef1 	bl	80035e8 <turn_right90>
							} else if(((maze[y][x] & 1) == 0) && !visited[y + 1][x]){
								stack[i][0] = turn_right_90;
								turn_left90(&direction);
							}
							break;
 8001806:	e0bf      	b.n	8001988 <start_fill+0xcdc>
							} else if(((maze[y][x] & 1) == 0) && !visited[y + 1][x]){
 8001808:	4b88      	ldr	r3, [pc, #544]	; (8001a2c <start_fill+0xd80>)
 800180a:	f993 3000 	ldrsb.w	r3, [r3]
 800180e:	4618      	mov	r0, r3
 8001810:	4b87      	ldr	r3, [pc, #540]	; (8001a30 <start_fill+0xd84>)
 8001812:	f993 3000 	ldrsb.w	r3, [r3]
 8001816:	4619      	mov	r1, r3
 8001818:	4a86      	ldr	r2, [pc, #536]	; (8001a34 <start_fill+0xd88>)
 800181a:	0103      	lsls	r3, r0, #4
 800181c:	4413      	add	r3, r2
 800181e:	440b      	add	r3, r1
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	2b00      	cmp	r3, #0
 8001828:	f040 80ae 	bne.w	8001988 <start_fill+0xcdc>
 800182c:	4b7f      	ldr	r3, [pc, #508]	; (8001a2c <start_fill+0xd80>)
 800182e:	f993 3000 	ldrsb.w	r3, [r3]
 8001832:	3301      	adds	r3, #1
 8001834:	4a7e      	ldr	r2, [pc, #504]	; (8001a30 <start_fill+0xd84>)
 8001836:	f992 2000 	ldrsb.w	r2, [r2]
 800183a:	4611      	mov	r1, r2
 800183c:	4a7e      	ldr	r2, [pc, #504]	; (8001a38 <start_fill+0xd8c>)
 800183e:	011b      	lsls	r3, r3, #4
 8001840:	4413      	add	r3, r2
 8001842:	440b      	add	r3, r1
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	f083 0301 	eor.w	r3, r3, #1
 800184a:	b2db      	uxtb	r3, r3
 800184c:	2b00      	cmp	r3, #0
 800184e:	f000 809b 	beq.w	8001988 <start_fill+0xcdc>
								stack[i][0] = turn_right_90;
 8001852:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001856:	4973      	ldr	r1, [pc, #460]	; (8001a24 <start_fill+0xd78>)
 8001858:	4613      	mov	r3, r2
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	4413      	add	r3, r2
 800185e:	440b      	add	r3, r1
 8001860:	22ff      	movs	r2, #255	; 0xff
 8001862:	701a      	strb	r2, [r3, #0]
								turn_left90(&direction);
 8001864:	4875      	ldr	r0, [pc, #468]	; (8001a3c <start_fill+0xd90>)
 8001866:	f001 fdef 	bl	8003448 <turn_left90>
							break;
 800186a:	e08d      	b.n	8001988 <start_fill+0xcdc>
						case turn_left_90:  //going from the south and turn left
							if(((maze[y][x] & 8) == 0) && !visited[y][x - 1]){
 800186c:	4b6f      	ldr	r3, [pc, #444]	; (8001a2c <start_fill+0xd80>)
 800186e:	f993 3000 	ldrsb.w	r3, [r3]
 8001872:	4618      	mov	r0, r3
 8001874:	4b6e      	ldr	r3, [pc, #440]	; (8001a30 <start_fill+0xd84>)
 8001876:	f993 3000 	ldrsb.w	r3, [r3]
 800187a:	4619      	mov	r1, r3
 800187c:	4a6d      	ldr	r2, [pc, #436]	; (8001a34 <start_fill+0xd88>)
 800187e:	0103      	lsls	r3, r0, #4
 8001880:	4413      	add	r3, r2
 8001882:	440b      	add	r3, r1
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	f003 0308 	and.w	r3, r3, #8
 800188a:	2b00      	cmp	r3, #0
 800188c:	d17e      	bne.n	800198c <start_fill+0xce0>
 800188e:	4b67      	ldr	r3, [pc, #412]	; (8001a2c <start_fill+0xd80>)
 8001890:	f993 3000 	ldrsb.w	r3, [r3]
 8001894:	461a      	mov	r2, r3
 8001896:	4b66      	ldr	r3, [pc, #408]	; (8001a30 <start_fill+0xd84>)
 8001898:	f993 3000 	ldrsb.w	r3, [r3]
 800189c:	3b01      	subs	r3, #1
 800189e:	4966      	ldr	r1, [pc, #408]	; (8001a38 <start_fill+0xd8c>)
 80018a0:	0112      	lsls	r2, r2, #4
 80018a2:	440a      	add	r2, r1
 80018a4:	4413      	add	r3, r2
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	f083 0301 	eor.w	r3, r3, #1
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d06c      	beq.n	800198c <start_fill+0xce0>
								stack[i][0] = turn_right_90;
 80018b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80018b6:	495b      	ldr	r1, [pc, #364]	; (8001a24 <start_fill+0xd78>)
 80018b8:	4613      	mov	r3, r2
 80018ba:	005b      	lsls	r3, r3, #1
 80018bc:	4413      	add	r3, r2
 80018be:	440b      	add	r3, r1
 80018c0:	22ff      	movs	r2, #255	; 0xff
 80018c2:	701a      	strb	r2, [r3, #0]
								go_straight(square_size * 2 - ((stack[i + 1][0] == -1) ? 0 : d3), 1);
 80018c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018c8:	1c5a      	adds	r2, r3, #1
 80018ca:	4956      	ldr	r1, [pc, #344]	; (8001a24 <start_fill+0xd78>)
 80018cc:	4613      	mov	r3, r2
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	4413      	add	r3, r2
 80018d2:	440b      	add	r3, r1
 80018d4:	f993 3000 	ldrsb.w	r3, [r3]
 80018d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018dc:	d001      	beq.n	80018e2 <start_fill+0xc36>
 80018de:	4b52      	ldr	r3, [pc, #328]	; (8001a28 <start_fill+0xd7c>)
 80018e0:	e001      	b.n	80018e6 <start_fill+0xc3a>
 80018e2:	f04f 0300 	mov.w	r3, #0
 80018e6:	4619      	mov	r1, r3
 80018e8:	4855      	ldr	r0, [pc, #340]	; (8001a40 <start_fill+0xd94>)
 80018ea:	f7ff f8d5 	bl	8000a98 <__aeabi_fsub>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2101      	movs	r1, #1
 80018f2:	4618      	mov	r0, r3
 80018f4:	f001 ff48 	bl	8003788 <go_straight>
							}
							 break;
 80018f8:	e048      	b.n	800198c <start_fill+0xce0>
						case turn_right_90: //going from the north and turn right
							if(((maze[y][x] & 8) == 0) && !visited[y][x - 1]){
 80018fa:	4b4c      	ldr	r3, [pc, #304]	; (8001a2c <start_fill+0xd80>)
 80018fc:	f993 3000 	ldrsb.w	r3, [r3]
 8001900:	4618      	mov	r0, r3
 8001902:	4b4b      	ldr	r3, [pc, #300]	; (8001a30 <start_fill+0xd84>)
 8001904:	f993 3000 	ldrsb.w	r3, [r3]
 8001908:	4619      	mov	r1, r3
 800190a:	4a4a      	ldr	r2, [pc, #296]	; (8001a34 <start_fill+0xd88>)
 800190c:	0103      	lsls	r3, r0, #4
 800190e:	4413      	add	r3, r2
 8001910:	440b      	add	r3, r1
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	f003 0308 	and.w	r3, r3, #8
 8001918:	2b00      	cmp	r3, #0
 800191a:	d139      	bne.n	8001990 <start_fill+0xce4>
 800191c:	4b43      	ldr	r3, [pc, #268]	; (8001a2c <start_fill+0xd80>)
 800191e:	f993 3000 	ldrsb.w	r3, [r3]
 8001922:	461a      	mov	r2, r3
 8001924:	4b42      	ldr	r3, [pc, #264]	; (8001a30 <start_fill+0xd84>)
 8001926:	f993 3000 	ldrsb.w	r3, [r3]
 800192a:	3b01      	subs	r3, #1
 800192c:	4942      	ldr	r1, [pc, #264]	; (8001a38 <start_fill+0xd8c>)
 800192e:	0112      	lsls	r2, r2, #4
 8001930:	440a      	add	r2, r1
 8001932:	4413      	add	r3, r2
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	f083 0301 	eor.w	r3, r3, #1
 800193a:	b2db      	uxtb	r3, r3
 800193c:	2b00      	cmp	r3, #0
 800193e:	d027      	beq.n	8001990 <start_fill+0xce4>
								stack[i][0] = turn_left_90;
 8001940:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001944:	4937      	ldr	r1, [pc, #220]	; (8001a24 <start_fill+0xd78>)
 8001946:	4613      	mov	r3, r2
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	4413      	add	r3, r2
 800194c:	440b      	add	r3, r1
 800194e:	22fc      	movs	r2, #252	; 0xfc
 8001950:	701a      	strb	r2, [r3, #0]
								go_straight(square_size * 2 - ((stack[i + 1][0] == -1) ? 0 : d3), 1);
 8001952:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001956:	1c5a      	adds	r2, r3, #1
 8001958:	4932      	ldr	r1, [pc, #200]	; (8001a24 <start_fill+0xd78>)
 800195a:	4613      	mov	r3, r2
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	4413      	add	r3, r2
 8001960:	440b      	add	r3, r1
 8001962:	f993 3000 	ldrsb.w	r3, [r3]
 8001966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800196a:	d001      	beq.n	8001970 <start_fill+0xcc4>
 800196c:	4b2e      	ldr	r3, [pc, #184]	; (8001a28 <start_fill+0xd7c>)
 800196e:	e001      	b.n	8001974 <start_fill+0xcc8>
 8001970:	f04f 0300 	mov.w	r3, #0
 8001974:	4619      	mov	r1, r3
 8001976:	4832      	ldr	r0, [pc, #200]	; (8001a40 <start_fill+0xd94>)
 8001978:	f7ff f88e 	bl	8000a98 <__aeabi_fsub>
 800197c:	4603      	mov	r3, r0
 800197e:	2101      	movs	r1, #1
 8001980:	4618      	mov	r0, r3
 8001982:	f001 ff01 	bl	8003788 <go_straight>
							}
							break;
 8001986:	e003      	b.n	8001990 <start_fill+0xce4>
							break;
 8001988:	bf00      	nop
 800198a:	e34d      	b.n	8002028 <start_fill+0x137c>
							 break;
 800198c:	bf00      	nop
 800198e:	e34b      	b.n	8002028 <start_fill+0x137c>
							break;
 8001990:	bf00      	nop
					}
					break;
 8001992:	e349      	b.n	8002028 <start_fill+0x137c>
				case east:
					switch(stack[i][0]){
 8001994:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001998:	4922      	ldr	r1, [pc, #136]	; (8001a24 <start_fill+0xd78>)
 800199a:	4613      	mov	r3, r2
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	4413      	add	r3, r2
 80019a0:	440b      	add	r3, r1
 80019a2:	f993 3000 	ldrsb.w	r3, [r3]
 80019a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019aa:	f000 80c4 	beq.w	8001b36 <start_fill+0xe8a>
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	f280 833a 	bge.w	8002028 <start_fill+0x137c>
 80019b4:	f113 0f06 	cmn.w	r3, #6
 80019b8:	d003      	beq.n	80019c2 <start_fill+0xd16>
 80019ba:	f113 0f04 	cmn.w	r3, #4
 80019be:	d073      	beq.n	8001aa8 <start_fill+0xdfc>
 80019c0:	e332      	b.n	8002028 <start_fill+0x137c>
						case straight:       //going from west
							if(((maze[y][x] & 2) == 0) && !visited[y - 1][x]){
 80019c2:	4b1a      	ldr	r3, [pc, #104]	; (8001a2c <start_fill+0xd80>)
 80019c4:	f993 3000 	ldrsb.w	r3, [r3]
 80019c8:	4618      	mov	r0, r3
 80019ca:	4b19      	ldr	r3, [pc, #100]	; (8001a30 <start_fill+0xd84>)
 80019cc:	f993 3000 	ldrsb.w	r3, [r3]
 80019d0:	4619      	mov	r1, r3
 80019d2:	4a18      	ldr	r2, [pc, #96]	; (8001a34 <start_fill+0xd88>)
 80019d4:	0103      	lsls	r3, r0, #4
 80019d6:	4413      	add	r3, r2
 80019d8:	440b      	add	r3, r1
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	f003 0302 	and.w	r3, r3, #2
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d12f      	bne.n	8001a44 <start_fill+0xd98>
 80019e4:	4b11      	ldr	r3, [pc, #68]	; (8001a2c <start_fill+0xd80>)
 80019e6:	f993 3000 	ldrsb.w	r3, [r3]
 80019ea:	3b01      	subs	r3, #1
 80019ec:	4a10      	ldr	r2, [pc, #64]	; (8001a30 <start_fill+0xd84>)
 80019ee:	f992 2000 	ldrsb.w	r2, [r2]
 80019f2:	4611      	mov	r1, r2
 80019f4:	4a10      	ldr	r2, [pc, #64]	; (8001a38 <start_fill+0xd8c>)
 80019f6:	011b      	lsls	r3, r3, #4
 80019f8:	4413      	add	r3, r2
 80019fa:	440b      	add	r3, r1
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	f083 0301 	eor.w	r3, r3, #1
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d01d      	beq.n	8001a44 <start_fill+0xd98>
								stack[i][0] = turn_right_90;
 8001a08:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001a0c:	4905      	ldr	r1, [pc, #20]	; (8001a24 <start_fill+0xd78>)
 8001a0e:	4613      	mov	r3, r2
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	4413      	add	r3, r2
 8001a14:	440b      	add	r3, r1
 8001a16:	22ff      	movs	r2, #255	; 0xff
 8001a18:	701a      	strb	r2, [r3, #0]
								turn_left90(&direction);
 8001a1a:	4808      	ldr	r0, [pc, #32]	; (8001a3c <start_fill+0xd90>)
 8001a1c:	f001 fd14 	bl	8003448 <turn_left90>
							} else if(((maze[y][x] & 1) == 0) && !visited[y + 1][x]){
								stack[i][0] = turn_left_90;
								turn_right90(&direction);
							}
							break;
 8001a20:	e0d0      	b.n	8001bc4 <start_fill+0xf18>
 8001a22:	bf00      	nop
 8001a24:	20000028 	.word	0x20000028
 8001a28:	42e00000 	.word	0x42e00000
 8001a2c:	20000335 	.word	0x20000335
 8001a30:	20000334 	.word	0x20000334
 8001a34:	20000484 	.word	0x20000484
 8001a38:	20000584 	.word	0x20000584
 8001a3c:	20000336 	.word	0x20000336
 8001a40:	43b40000 	.word	0x43b40000
							} else if(((maze[y][x] & 1) == 0) && !visited[y + 1][x]){
 8001a44:	4bbd      	ldr	r3, [pc, #756]	; (8001d3c <start_fill+0x1090>)
 8001a46:	f993 3000 	ldrsb.w	r3, [r3]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	4bbc      	ldr	r3, [pc, #752]	; (8001d40 <start_fill+0x1094>)
 8001a4e:	f993 3000 	ldrsb.w	r3, [r3]
 8001a52:	4619      	mov	r1, r3
 8001a54:	4abb      	ldr	r2, [pc, #748]	; (8001d44 <start_fill+0x1098>)
 8001a56:	0103      	lsls	r3, r0, #4
 8001a58:	4413      	add	r3, r2
 8001a5a:	440b      	add	r3, r1
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	f003 0301 	and.w	r3, r3, #1
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	f040 80ae 	bne.w	8001bc4 <start_fill+0xf18>
 8001a68:	4bb4      	ldr	r3, [pc, #720]	; (8001d3c <start_fill+0x1090>)
 8001a6a:	f993 3000 	ldrsb.w	r3, [r3]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	4ab3      	ldr	r2, [pc, #716]	; (8001d40 <start_fill+0x1094>)
 8001a72:	f992 2000 	ldrsb.w	r2, [r2]
 8001a76:	4611      	mov	r1, r2
 8001a78:	4ab3      	ldr	r2, [pc, #716]	; (8001d48 <start_fill+0x109c>)
 8001a7a:	011b      	lsls	r3, r3, #4
 8001a7c:	4413      	add	r3, r2
 8001a7e:	440b      	add	r3, r1
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	f083 0301 	eor.w	r3, r3, #1
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	f000 809b 	beq.w	8001bc4 <start_fill+0xf18>
								stack[i][0] = turn_left_90;
 8001a8e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001a92:	49ae      	ldr	r1, [pc, #696]	; (8001d4c <start_fill+0x10a0>)
 8001a94:	4613      	mov	r3, r2
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	4413      	add	r3, r2
 8001a9a:	440b      	add	r3, r1
 8001a9c:	22fc      	movs	r2, #252	; 0xfc
 8001a9e:	701a      	strb	r2, [r3, #0]
								turn_right90(&direction);
 8001aa0:	48ab      	ldr	r0, [pc, #684]	; (8001d50 <start_fill+0x10a4>)
 8001aa2:	f001 fda1 	bl	80035e8 <turn_right90>
							break;
 8001aa6:	e08d      	b.n	8001bc4 <start_fill+0xf18>
						case turn_left_90:   //going from north and turn left
							if(((maze[y][x] & 4) == 0) && !visited[y][x + 1]){
 8001aa8:	4ba4      	ldr	r3, [pc, #656]	; (8001d3c <start_fill+0x1090>)
 8001aaa:	f993 3000 	ldrsb.w	r3, [r3]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	4ba3      	ldr	r3, [pc, #652]	; (8001d40 <start_fill+0x1094>)
 8001ab2:	f993 3000 	ldrsb.w	r3, [r3]
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4aa2      	ldr	r2, [pc, #648]	; (8001d44 <start_fill+0x1098>)
 8001aba:	0103      	lsls	r3, r0, #4
 8001abc:	4413      	add	r3, r2
 8001abe:	440b      	add	r3, r1
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	f003 0304 	and.w	r3, r3, #4
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d17e      	bne.n	8001bc8 <start_fill+0xf1c>
 8001aca:	4b9c      	ldr	r3, [pc, #624]	; (8001d3c <start_fill+0x1090>)
 8001acc:	f993 3000 	ldrsb.w	r3, [r3]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4b9b      	ldr	r3, [pc, #620]	; (8001d40 <start_fill+0x1094>)
 8001ad4:	f993 3000 	ldrsb.w	r3, [r3]
 8001ad8:	3301      	adds	r3, #1
 8001ada:	499b      	ldr	r1, [pc, #620]	; (8001d48 <start_fill+0x109c>)
 8001adc:	0112      	lsls	r2, r2, #4
 8001ade:	440a      	add	r2, r1
 8001ae0:	4413      	add	r3, r2
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	f083 0301 	eor.w	r3, r3, #1
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d06c      	beq.n	8001bc8 <start_fill+0xf1c>
								stack[i][0] = turn_right_90;
 8001aee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001af2:	4996      	ldr	r1, [pc, #600]	; (8001d4c <start_fill+0x10a0>)
 8001af4:	4613      	mov	r3, r2
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	4413      	add	r3, r2
 8001afa:	440b      	add	r3, r1
 8001afc:	22ff      	movs	r2, #255	; 0xff
 8001afe:	701a      	strb	r2, [r3, #0]
								go_straight(square_size * 2 - ((stack[i + 1][0] == -1) ? 0 : d3), 1);
 8001b00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b04:	1c5a      	adds	r2, r3, #1
 8001b06:	4991      	ldr	r1, [pc, #580]	; (8001d4c <start_fill+0x10a0>)
 8001b08:	4613      	mov	r3, r2
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	4413      	add	r3, r2
 8001b0e:	440b      	add	r3, r1
 8001b10:	f993 3000 	ldrsb.w	r3, [r3]
 8001b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b18:	d001      	beq.n	8001b1e <start_fill+0xe72>
 8001b1a:	4b8e      	ldr	r3, [pc, #568]	; (8001d54 <start_fill+0x10a8>)
 8001b1c:	e001      	b.n	8001b22 <start_fill+0xe76>
 8001b1e:	f04f 0300 	mov.w	r3, #0
 8001b22:	4619      	mov	r1, r3
 8001b24:	488c      	ldr	r0, [pc, #560]	; (8001d58 <start_fill+0x10ac>)
 8001b26:	f7fe ffb7 	bl	8000a98 <__aeabi_fsub>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f001 fe2a 	bl	8003788 <go_straight>
							}
							break;
 8001b34:	e048      	b.n	8001bc8 <start_fill+0xf1c>
						case turn_right_90:  //going from south and turn right
							if(((maze[y][x] & 4) == 0) && !visited[y][x + 1]){
 8001b36:	4b81      	ldr	r3, [pc, #516]	; (8001d3c <start_fill+0x1090>)
 8001b38:	f993 3000 	ldrsb.w	r3, [r3]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	4b80      	ldr	r3, [pc, #512]	; (8001d40 <start_fill+0x1094>)
 8001b40:	f993 3000 	ldrsb.w	r3, [r3]
 8001b44:	4619      	mov	r1, r3
 8001b46:	4a7f      	ldr	r2, [pc, #508]	; (8001d44 <start_fill+0x1098>)
 8001b48:	0103      	lsls	r3, r0, #4
 8001b4a:	4413      	add	r3, r2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d139      	bne.n	8001bcc <start_fill+0xf20>
 8001b58:	4b78      	ldr	r3, [pc, #480]	; (8001d3c <start_fill+0x1090>)
 8001b5a:	f993 3000 	ldrsb.w	r3, [r3]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	4b77      	ldr	r3, [pc, #476]	; (8001d40 <start_fill+0x1094>)
 8001b62:	f993 3000 	ldrsb.w	r3, [r3]
 8001b66:	3301      	adds	r3, #1
 8001b68:	4977      	ldr	r1, [pc, #476]	; (8001d48 <start_fill+0x109c>)
 8001b6a:	0112      	lsls	r2, r2, #4
 8001b6c:	440a      	add	r2, r1
 8001b6e:	4413      	add	r3, r2
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	f083 0301 	eor.w	r3, r3, #1
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d027      	beq.n	8001bcc <start_fill+0xf20>
								stack[i][0] = turn_left_90;
 8001b7c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b80:	4972      	ldr	r1, [pc, #456]	; (8001d4c <start_fill+0x10a0>)
 8001b82:	4613      	mov	r3, r2
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	4413      	add	r3, r2
 8001b88:	440b      	add	r3, r1
 8001b8a:	22fc      	movs	r2, #252	; 0xfc
 8001b8c:	701a      	strb	r2, [r3, #0]
								go_straight(square_size * 2 - ((stack[i + 1][0] == -1) ? 0 : d3), 1);
 8001b8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b92:	1c5a      	adds	r2, r3, #1
 8001b94:	496d      	ldr	r1, [pc, #436]	; (8001d4c <start_fill+0x10a0>)
 8001b96:	4613      	mov	r3, r2
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	4413      	add	r3, r2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	f993 3000 	ldrsb.w	r3, [r3]
 8001ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba6:	d001      	beq.n	8001bac <start_fill+0xf00>
 8001ba8:	4b6a      	ldr	r3, [pc, #424]	; (8001d54 <start_fill+0x10a8>)
 8001baa:	e001      	b.n	8001bb0 <start_fill+0xf04>
 8001bac:	f04f 0300 	mov.w	r3, #0
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4869      	ldr	r0, [pc, #420]	; (8001d58 <start_fill+0x10ac>)
 8001bb4:	f7fe ff70 	bl	8000a98 <__aeabi_fsub>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2101      	movs	r1, #1
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f001 fde3 	bl	8003788 <go_straight>
							}
							break;
 8001bc2:	e003      	b.n	8001bcc <start_fill+0xf20>
							break;
 8001bc4:	bf00      	nop
 8001bc6:	e22f      	b.n	8002028 <start_fill+0x137c>
							break;
 8001bc8:	bf00      	nop
 8001bca:	e22d      	b.n	8002028 <start_fill+0x137c>
							break;
 8001bcc:	bf00      	nop
					}
					break;
 8001bce:	e22b      	b.n	8002028 <start_fill+0x137c>
				case north:
					switch(stack[i][0]){
 8001bd0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001bd4:	495d      	ldr	r1, [pc, #372]	; (8001d4c <start_fill+0x10a0>)
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	4413      	add	r3, r2
 8001bdc:	440b      	add	r3, r1
 8001bde:	f993 3000 	ldrsb.w	r3, [r3]
 8001be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001be6:	f000 80c5 	beq.w	8001d74 <start_fill+0x10c8>
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	f280 821c 	bge.w	8002028 <start_fill+0x137c>
 8001bf0:	f113 0f06 	cmn.w	r3, #6
 8001bf4:	d003      	beq.n	8001bfe <start_fill+0xf52>
 8001bf6:	f113 0f04 	cmn.w	r3, #4
 8001bfa:	d062      	beq.n	8001cc2 <start_fill+0x1016>
 8001bfc:	e214      	b.n	8002028 <start_fill+0x137c>
						case straight:       //going from south
							if(((maze[y][x] & 8) == 0) && !visited[y][x - 1]){
 8001bfe:	4b4f      	ldr	r3, [pc, #316]	; (8001d3c <start_fill+0x1090>)
 8001c00:	f993 3000 	ldrsb.w	r3, [r3]
 8001c04:	4618      	mov	r0, r3
 8001c06:	4b4e      	ldr	r3, [pc, #312]	; (8001d40 <start_fill+0x1094>)
 8001c08:	f993 3000 	ldrsb.w	r3, [r3]
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4a4d      	ldr	r2, [pc, #308]	; (8001d44 <start_fill+0x1098>)
 8001c10:	0103      	lsls	r3, r0, #4
 8001c12:	4413      	add	r3, r2
 8001c14:	440b      	add	r3, r1
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	f003 0308 	and.w	r3, r3, #8
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d11e      	bne.n	8001c5e <start_fill+0xfb2>
 8001c20:	4b46      	ldr	r3, [pc, #280]	; (8001d3c <start_fill+0x1090>)
 8001c22:	f993 3000 	ldrsb.w	r3, [r3]
 8001c26:	461a      	mov	r2, r3
 8001c28:	4b45      	ldr	r3, [pc, #276]	; (8001d40 <start_fill+0x1094>)
 8001c2a:	f993 3000 	ldrsb.w	r3, [r3]
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	4945      	ldr	r1, [pc, #276]	; (8001d48 <start_fill+0x109c>)
 8001c32:	0112      	lsls	r2, r2, #4
 8001c34:	440a      	add	r2, r1
 8001c36:	4413      	add	r3, r2
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	f083 0301 	eor.w	r3, r3, #1
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d00c      	beq.n	8001c5e <start_fill+0xfb2>
								stack[i][0] = turn_right_90;
 8001c44:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c48:	4940      	ldr	r1, [pc, #256]	; (8001d4c <start_fill+0x10a0>)
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	4413      	add	r3, r2
 8001c50:	440b      	add	r3, r1
 8001c52:	22ff      	movs	r2, #255	; 0xff
 8001c54:	701a      	strb	r2, [r3, #0]
								turn_left90(&direction);
 8001c56:	483e      	ldr	r0, [pc, #248]	; (8001d50 <start_fill+0x10a4>)
 8001c58:	f001 fbf6 	bl	8003448 <turn_left90>
							} else if(((maze[y][x] & 4) == 0) && !visited[y][x + 1]){
								stack[i][0] = turn_left_90;
								turn_right90(&direction);
							}
							break;
 8001c5c:	e0d1      	b.n	8001e02 <start_fill+0x1156>
							} else if(((maze[y][x] & 4) == 0) && !visited[y][x + 1]){
 8001c5e:	4b37      	ldr	r3, [pc, #220]	; (8001d3c <start_fill+0x1090>)
 8001c60:	f993 3000 	ldrsb.w	r3, [r3]
 8001c64:	4618      	mov	r0, r3
 8001c66:	4b36      	ldr	r3, [pc, #216]	; (8001d40 <start_fill+0x1094>)
 8001c68:	f993 3000 	ldrsb.w	r3, [r3]
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4a35      	ldr	r2, [pc, #212]	; (8001d44 <start_fill+0x1098>)
 8001c70:	0103      	lsls	r3, r0, #4
 8001c72:	4413      	add	r3, r2
 8001c74:	440b      	add	r3, r1
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	f003 0304 	and.w	r3, r3, #4
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	f040 80c0 	bne.w	8001e02 <start_fill+0x1156>
 8001c82:	4b2e      	ldr	r3, [pc, #184]	; (8001d3c <start_fill+0x1090>)
 8001c84:	f993 3000 	ldrsb.w	r3, [r3]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4b2d      	ldr	r3, [pc, #180]	; (8001d40 <start_fill+0x1094>)
 8001c8c:	f993 3000 	ldrsb.w	r3, [r3]
 8001c90:	3301      	adds	r3, #1
 8001c92:	492d      	ldr	r1, [pc, #180]	; (8001d48 <start_fill+0x109c>)
 8001c94:	0112      	lsls	r2, r2, #4
 8001c96:	440a      	add	r2, r1
 8001c98:	4413      	add	r3, r2
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	f083 0301 	eor.w	r3, r3, #1
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	f000 80ad 	beq.w	8001e02 <start_fill+0x1156>
								stack[i][0] = turn_left_90;
 8001ca8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001cac:	4927      	ldr	r1, [pc, #156]	; (8001d4c <start_fill+0x10a0>)
 8001cae:	4613      	mov	r3, r2
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	4413      	add	r3, r2
 8001cb4:	440b      	add	r3, r1
 8001cb6:	22fc      	movs	r2, #252	; 0xfc
 8001cb8:	701a      	strb	r2, [r3, #0]
								turn_right90(&direction);
 8001cba:	4825      	ldr	r0, [pc, #148]	; (8001d50 <start_fill+0x10a4>)
 8001cbc:	f001 fc94 	bl	80035e8 <turn_right90>
							break;
 8001cc0:	e09f      	b.n	8001e02 <start_fill+0x1156>
						case turn_left_90:   //going from west and turn left
							if(((maze[y][x] & 2) == 0) && !visited[y - 1][x]){
 8001cc2:	4b1e      	ldr	r3, [pc, #120]	; (8001d3c <start_fill+0x1090>)
 8001cc4:	f993 3000 	ldrsb.w	r3, [r3]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	4b1d      	ldr	r3, [pc, #116]	; (8001d40 <start_fill+0x1094>)
 8001ccc:	f993 3000 	ldrsb.w	r3, [r3]
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4a1c      	ldr	r2, [pc, #112]	; (8001d44 <start_fill+0x1098>)
 8001cd4:	0103      	lsls	r3, r0, #4
 8001cd6:	4413      	add	r3, r2
 8001cd8:	440b      	add	r3, r1
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	f003 0302 	and.w	r3, r3, #2
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	f040 8090 	bne.w	8001e06 <start_fill+0x115a>
 8001ce6:	4b15      	ldr	r3, [pc, #84]	; (8001d3c <start_fill+0x1090>)
 8001ce8:	f993 3000 	ldrsb.w	r3, [r3]
 8001cec:	3b01      	subs	r3, #1
 8001cee:	4a14      	ldr	r2, [pc, #80]	; (8001d40 <start_fill+0x1094>)
 8001cf0:	f992 2000 	ldrsb.w	r2, [r2]
 8001cf4:	4611      	mov	r1, r2
 8001cf6:	4a14      	ldr	r2, [pc, #80]	; (8001d48 <start_fill+0x109c>)
 8001cf8:	011b      	lsls	r3, r3, #4
 8001cfa:	4413      	add	r3, r2
 8001cfc:	440b      	add	r3, r1
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	f083 0301 	eor.w	r3, r3, #1
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d07d      	beq.n	8001e06 <start_fill+0x115a>
								stack[i][0] = turn_right_90;
 8001d0a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001d0e:	490f      	ldr	r1, [pc, #60]	; (8001d4c <start_fill+0x10a0>)
 8001d10:	4613      	mov	r3, r2
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	4413      	add	r3, r2
 8001d16:	440b      	add	r3, r1
 8001d18:	22ff      	movs	r2, #255	; 0xff
 8001d1a:	701a      	strb	r2, [r3, #0]
								go_straight(square_size * 2 - ((stack[i + 1][0] == -1) ? 0 : d3), 1);
 8001d1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d20:	1c5a      	adds	r2, r3, #1
 8001d22:	490a      	ldr	r1, [pc, #40]	; (8001d4c <start_fill+0x10a0>)
 8001d24:	4613      	mov	r3, r2
 8001d26:	005b      	lsls	r3, r3, #1
 8001d28:	4413      	add	r3, r2
 8001d2a:	440b      	add	r3, r1
 8001d2c:	f993 3000 	ldrsb.w	r3, [r3]
 8001d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d34:	d012      	beq.n	8001d5c <start_fill+0x10b0>
 8001d36:	4b07      	ldr	r3, [pc, #28]	; (8001d54 <start_fill+0x10a8>)
 8001d38:	e012      	b.n	8001d60 <start_fill+0x10b4>
 8001d3a:	bf00      	nop
 8001d3c:	20000335 	.word	0x20000335
 8001d40:	20000334 	.word	0x20000334
 8001d44:	20000484 	.word	0x20000484
 8001d48:	20000584 	.word	0x20000584
 8001d4c:	20000028 	.word	0x20000028
 8001d50:	20000336 	.word	0x20000336
 8001d54:	42e00000 	.word	0x42e00000
 8001d58:	43b40000 	.word	0x43b40000
 8001d5c:	f04f 0300 	mov.w	r3, #0
 8001d60:	4619      	mov	r1, r3
 8001d62:	48b6      	ldr	r0, [pc, #728]	; (800203c <start_fill+0x1390>)
 8001d64:	f7fe fe98 	bl	8000a98 <__aeabi_fsub>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f001 fd0b 	bl	8003788 <go_straight>
							}
							break;
 8001d72:	e048      	b.n	8001e06 <start_fill+0x115a>
						case turn_right_90:  //going from east and turn right
							if(((maze[y][x] & 2) == 0) && !visited[y - 1][x]){
 8001d74:	4bb2      	ldr	r3, [pc, #712]	; (8002040 <start_fill+0x1394>)
 8001d76:	f993 3000 	ldrsb.w	r3, [r3]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	4bb1      	ldr	r3, [pc, #708]	; (8002044 <start_fill+0x1398>)
 8001d7e:	f993 3000 	ldrsb.w	r3, [r3]
 8001d82:	4619      	mov	r1, r3
 8001d84:	4ab0      	ldr	r2, [pc, #704]	; (8002048 <start_fill+0x139c>)
 8001d86:	0103      	lsls	r3, r0, #4
 8001d88:	4413      	add	r3, r2
 8001d8a:	440b      	add	r3, r1
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d139      	bne.n	8001e0a <start_fill+0x115e>
 8001d96:	4baa      	ldr	r3, [pc, #680]	; (8002040 <start_fill+0x1394>)
 8001d98:	f993 3000 	ldrsb.w	r3, [r3]
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	4aa9      	ldr	r2, [pc, #676]	; (8002044 <start_fill+0x1398>)
 8001da0:	f992 2000 	ldrsb.w	r2, [r2]
 8001da4:	4611      	mov	r1, r2
 8001da6:	4aa9      	ldr	r2, [pc, #676]	; (800204c <start_fill+0x13a0>)
 8001da8:	011b      	lsls	r3, r3, #4
 8001daa:	4413      	add	r3, r2
 8001dac:	440b      	add	r3, r1
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	f083 0301 	eor.w	r3, r3, #1
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d027      	beq.n	8001e0a <start_fill+0x115e>
								stack[i][0] = turn_left_90;
 8001dba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001dbe:	49a4      	ldr	r1, [pc, #656]	; (8002050 <start_fill+0x13a4>)
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	4413      	add	r3, r2
 8001dc6:	440b      	add	r3, r1
 8001dc8:	22fc      	movs	r2, #252	; 0xfc
 8001dca:	701a      	strb	r2, [r3, #0]
								go_straight(square_size * 2 - ((stack[i + 1][0] == -1) ? 0 : d3), 1);
 8001dcc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dd0:	1c5a      	adds	r2, r3, #1
 8001dd2:	499f      	ldr	r1, [pc, #636]	; (8002050 <start_fill+0x13a4>)
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	4413      	add	r3, r2
 8001dda:	440b      	add	r3, r1
 8001ddc:	f993 3000 	ldrsb.w	r3, [r3]
 8001de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001de4:	d001      	beq.n	8001dea <start_fill+0x113e>
 8001de6:	4b9b      	ldr	r3, [pc, #620]	; (8002054 <start_fill+0x13a8>)
 8001de8:	e001      	b.n	8001dee <start_fill+0x1142>
 8001dea:	f04f 0300 	mov.w	r3, #0
 8001dee:	4619      	mov	r1, r3
 8001df0:	4892      	ldr	r0, [pc, #584]	; (800203c <start_fill+0x1390>)
 8001df2:	f7fe fe51 	bl	8000a98 <__aeabi_fsub>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2101      	movs	r1, #1
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f001 fcc4 	bl	8003788 <go_straight>
							}
							break;
 8001e00:	e003      	b.n	8001e0a <start_fill+0x115e>
							break;
 8001e02:	bf00      	nop
 8001e04:	e110      	b.n	8002028 <start_fill+0x137c>
							break;
 8001e06:	bf00      	nop
 8001e08:	e10e      	b.n	8002028 <start_fill+0x137c>
							break;
 8001e0a:	bf00      	nop
					}
					break;
 8001e0c:	e10c      	b.n	8002028 <start_fill+0x137c>
				case south:
					switch(stack[i][0]){
 8001e0e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001e12:	498f      	ldr	r1, [pc, #572]	; (8002050 <start_fill+0x13a4>)
 8001e14:	4613      	mov	r3, r2
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	4413      	add	r3, r2
 8001e1a:	440b      	add	r3, r1
 8001e1c:	f993 3000 	ldrsb.w	r3, [r3]
 8001e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e24:	f000 80b3 	beq.w	8001f8e <start_fill+0x12e2>
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	f280 80fc 	bge.w	8002026 <start_fill+0x137a>
 8001e2e:	f113 0f06 	cmn.w	r3, #6
 8001e32:	d003      	beq.n	8001e3c <start_fill+0x1190>
 8001e34:	f113 0f04 	cmn.w	r3, #4
 8001e38:	d062      	beq.n	8001f00 <start_fill+0x1254>
 8001e3a:	e0f4      	b.n	8002026 <start_fill+0x137a>
						case straight:       //going from north
							if(((maze[y][x] & 8) == 0) && !visited[y][x - 1]){
 8001e3c:	4b80      	ldr	r3, [pc, #512]	; (8002040 <start_fill+0x1394>)
 8001e3e:	f993 3000 	ldrsb.w	r3, [r3]
 8001e42:	4618      	mov	r0, r3
 8001e44:	4b7f      	ldr	r3, [pc, #508]	; (8002044 <start_fill+0x1398>)
 8001e46:	f993 3000 	ldrsb.w	r3, [r3]
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4a7e      	ldr	r2, [pc, #504]	; (8002048 <start_fill+0x139c>)
 8001e4e:	0103      	lsls	r3, r0, #4
 8001e50:	4413      	add	r3, r2
 8001e52:	440b      	add	r3, r1
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	f003 0308 	and.w	r3, r3, #8
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d11e      	bne.n	8001e9c <start_fill+0x11f0>
 8001e5e:	4b78      	ldr	r3, [pc, #480]	; (8002040 <start_fill+0x1394>)
 8001e60:	f993 3000 	ldrsb.w	r3, [r3]
 8001e64:	461a      	mov	r2, r3
 8001e66:	4b77      	ldr	r3, [pc, #476]	; (8002044 <start_fill+0x1398>)
 8001e68:	f993 3000 	ldrsb.w	r3, [r3]
 8001e6c:	3b01      	subs	r3, #1
 8001e6e:	4977      	ldr	r1, [pc, #476]	; (800204c <start_fill+0x13a0>)
 8001e70:	0112      	lsls	r2, r2, #4
 8001e72:	440a      	add	r2, r1
 8001e74:	4413      	add	r3, r2
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	f083 0301 	eor.w	r3, r3, #1
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d00c      	beq.n	8001e9c <start_fill+0x11f0>
								stack[i][0] = turn_left_90;
 8001e82:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001e86:	4972      	ldr	r1, [pc, #456]	; (8002050 <start_fill+0x13a4>)
 8001e88:	4613      	mov	r3, r2
 8001e8a:	005b      	lsls	r3, r3, #1
 8001e8c:	4413      	add	r3, r2
 8001e8e:	440b      	add	r3, r1
 8001e90:	22fc      	movs	r2, #252	; 0xfc
 8001e92:	701a      	strb	r2, [r3, #0]
								turn_right90(&direction);
 8001e94:	4870      	ldr	r0, [pc, #448]	; (8002058 <start_fill+0x13ac>)
 8001e96:	f001 fba7 	bl	80035e8 <turn_right90>
							} else if(((maze[y][x] & 4) == 0) && !visited[y][x + 1]){
								stack[i][0] = turn_right_90;
								turn_left90(&direction);
							}
							break;
 8001e9a:	e0bf      	b.n	800201c <start_fill+0x1370>
							} else if(((maze[y][x] & 4) == 0) && !visited[y][x + 1]){
 8001e9c:	4b68      	ldr	r3, [pc, #416]	; (8002040 <start_fill+0x1394>)
 8001e9e:	f993 3000 	ldrsb.w	r3, [r3]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	4b67      	ldr	r3, [pc, #412]	; (8002044 <start_fill+0x1398>)
 8001ea6:	f993 3000 	ldrsb.w	r3, [r3]
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4a66      	ldr	r2, [pc, #408]	; (8002048 <start_fill+0x139c>)
 8001eae:	0103      	lsls	r3, r0, #4
 8001eb0:	4413      	add	r3, r2
 8001eb2:	440b      	add	r3, r1
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	f003 0304 	and.w	r3, r3, #4
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f040 80ae 	bne.w	800201c <start_fill+0x1370>
 8001ec0:	4b5f      	ldr	r3, [pc, #380]	; (8002040 <start_fill+0x1394>)
 8001ec2:	f993 3000 	ldrsb.w	r3, [r3]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	4b5e      	ldr	r3, [pc, #376]	; (8002044 <start_fill+0x1398>)
 8001eca:	f993 3000 	ldrsb.w	r3, [r3]
 8001ece:	3301      	adds	r3, #1
 8001ed0:	495e      	ldr	r1, [pc, #376]	; (800204c <start_fill+0x13a0>)
 8001ed2:	0112      	lsls	r2, r2, #4
 8001ed4:	440a      	add	r2, r1
 8001ed6:	4413      	add	r3, r2
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	f083 0301 	eor.w	r3, r3, #1
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	f000 809b 	beq.w	800201c <start_fill+0x1370>
								stack[i][0] = turn_right_90;
 8001ee6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001eea:	4959      	ldr	r1, [pc, #356]	; (8002050 <start_fill+0x13a4>)
 8001eec:	4613      	mov	r3, r2
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	4413      	add	r3, r2
 8001ef2:	440b      	add	r3, r1
 8001ef4:	22ff      	movs	r2, #255	; 0xff
 8001ef6:	701a      	strb	r2, [r3, #0]
								turn_left90(&direction);
 8001ef8:	4857      	ldr	r0, [pc, #348]	; (8002058 <start_fill+0x13ac>)
 8001efa:	f001 faa5 	bl	8003448 <turn_left90>
							break;
 8001efe:	e08d      	b.n	800201c <start_fill+0x1370>
						case turn_left_90:   //going from east and turn left
							if(((maze[y][x] & 1) == 0) && !visited[y + 1][x]){
 8001f00:	4b4f      	ldr	r3, [pc, #316]	; (8002040 <start_fill+0x1394>)
 8001f02:	f993 3000 	ldrsb.w	r3, [r3]
 8001f06:	4618      	mov	r0, r3
 8001f08:	4b4e      	ldr	r3, [pc, #312]	; (8002044 <start_fill+0x1398>)
 8001f0a:	f993 3000 	ldrsb.w	r3, [r3]
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4a4d      	ldr	r2, [pc, #308]	; (8002048 <start_fill+0x139c>)
 8001f12:	0103      	lsls	r3, r0, #4
 8001f14:	4413      	add	r3, r2
 8001f16:	440b      	add	r3, r1
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d17e      	bne.n	8002020 <start_fill+0x1374>
 8001f22:	4b47      	ldr	r3, [pc, #284]	; (8002040 <start_fill+0x1394>)
 8001f24:	f993 3000 	ldrsb.w	r3, [r3]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	4a46      	ldr	r2, [pc, #280]	; (8002044 <start_fill+0x1398>)
 8001f2c:	f992 2000 	ldrsb.w	r2, [r2]
 8001f30:	4611      	mov	r1, r2
 8001f32:	4a46      	ldr	r2, [pc, #280]	; (800204c <start_fill+0x13a0>)
 8001f34:	011b      	lsls	r3, r3, #4
 8001f36:	4413      	add	r3, r2
 8001f38:	440b      	add	r3, r1
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	f083 0301 	eor.w	r3, r3, #1
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d06c      	beq.n	8002020 <start_fill+0x1374>
								stack[i][0] = turn_right_90;
 8001f46:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001f4a:	4941      	ldr	r1, [pc, #260]	; (8002050 <start_fill+0x13a4>)
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	4413      	add	r3, r2
 8001f52:	440b      	add	r3, r1
 8001f54:	22ff      	movs	r2, #255	; 0xff
 8001f56:	701a      	strb	r2, [r3, #0]
								go_straight(square_size * 2 - ((stack[i + 1][0] == -1) ? 0 : d3), 1);
 8001f58:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f5c:	1c5a      	adds	r2, r3, #1
 8001f5e:	493c      	ldr	r1, [pc, #240]	; (8002050 <start_fill+0x13a4>)
 8001f60:	4613      	mov	r3, r2
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	4413      	add	r3, r2
 8001f66:	440b      	add	r3, r1
 8001f68:	f993 3000 	ldrsb.w	r3, [r3]
 8001f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f70:	d001      	beq.n	8001f76 <start_fill+0x12ca>
 8001f72:	4b38      	ldr	r3, [pc, #224]	; (8002054 <start_fill+0x13a8>)
 8001f74:	e001      	b.n	8001f7a <start_fill+0x12ce>
 8001f76:	f04f 0300 	mov.w	r3, #0
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	482f      	ldr	r0, [pc, #188]	; (800203c <start_fill+0x1390>)
 8001f7e:	f7fe fd8b 	bl	8000a98 <__aeabi_fsub>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2101      	movs	r1, #1
 8001f86:	4618      	mov	r0, r3
 8001f88:	f001 fbfe 	bl	8003788 <go_straight>
							}
							break;
 8001f8c:	e048      	b.n	8002020 <start_fill+0x1374>
						case turn_right_90:  //going from west and turn right
							if(((maze[y][x] & 1) == 0) && !visited[y + 1][x]){
 8001f8e:	4b2c      	ldr	r3, [pc, #176]	; (8002040 <start_fill+0x1394>)
 8001f90:	f993 3000 	ldrsb.w	r3, [r3]
 8001f94:	4618      	mov	r0, r3
 8001f96:	4b2b      	ldr	r3, [pc, #172]	; (8002044 <start_fill+0x1398>)
 8001f98:	f993 3000 	ldrsb.w	r3, [r3]
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4a2a      	ldr	r2, [pc, #168]	; (8002048 <start_fill+0x139c>)
 8001fa0:	0103      	lsls	r3, r0, #4
 8001fa2:	4413      	add	r3, r2
 8001fa4:	440b      	add	r3, r1
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	f003 0301 	and.w	r3, r3, #1
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d139      	bne.n	8002024 <start_fill+0x1378>
 8001fb0:	4b23      	ldr	r3, [pc, #140]	; (8002040 <start_fill+0x1394>)
 8001fb2:	f993 3000 	ldrsb.w	r3, [r3]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	4a22      	ldr	r2, [pc, #136]	; (8002044 <start_fill+0x1398>)
 8001fba:	f992 2000 	ldrsb.w	r2, [r2]
 8001fbe:	4611      	mov	r1, r2
 8001fc0:	4a22      	ldr	r2, [pc, #136]	; (800204c <start_fill+0x13a0>)
 8001fc2:	011b      	lsls	r3, r3, #4
 8001fc4:	4413      	add	r3, r2
 8001fc6:	440b      	add	r3, r1
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	f083 0301 	eor.w	r3, r3, #1
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d027      	beq.n	8002024 <start_fill+0x1378>
								stack[i][0] = turn_left_90;
 8001fd4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001fd8:	491d      	ldr	r1, [pc, #116]	; (8002050 <start_fill+0x13a4>)
 8001fda:	4613      	mov	r3, r2
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	4413      	add	r3, r2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	22fc      	movs	r2, #252	; 0xfc
 8001fe4:	701a      	strb	r2, [r3, #0]
								go_straight(square_size * 2 - ((stack[i + 1][0] == -1) ? 0 : d3), 1);
 8001fe6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fea:	1c5a      	adds	r2, r3, #1
 8001fec:	4918      	ldr	r1, [pc, #96]	; (8002050 <start_fill+0x13a4>)
 8001fee:	4613      	mov	r3, r2
 8001ff0:	005b      	lsls	r3, r3, #1
 8001ff2:	4413      	add	r3, r2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	f993 3000 	ldrsb.w	r3, [r3]
 8001ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ffe:	d001      	beq.n	8002004 <start_fill+0x1358>
 8002000:	4b14      	ldr	r3, [pc, #80]	; (8002054 <start_fill+0x13a8>)
 8002002:	e001      	b.n	8002008 <start_fill+0x135c>
 8002004:	f04f 0300 	mov.w	r3, #0
 8002008:	4619      	mov	r1, r3
 800200a:	480c      	ldr	r0, [pc, #48]	; (800203c <start_fill+0x1390>)
 800200c:	f7fe fd44 	bl	8000a98 <__aeabi_fsub>
 8002010:	4603      	mov	r3, r0
 8002012:	2101      	movs	r1, #1
 8002014:	4618      	mov	r0, r3
 8002016:	f001 fbb7 	bl	8003788 <go_straight>
							}
							break;
 800201a:	e003      	b.n	8002024 <start_fill+0x1378>
							break;
 800201c:	bf00      	nop
 800201e:	e002      	b.n	8002026 <start_fill+0x137a>
							break;
 8002020:	bf00      	nop
 8002022:	e000      	b.n	8002026 <start_fill+0x137a>
							break;
 8002024:	bf00      	nop
					}
					break;
 8002026:	bf00      	nop
	while(i > 0){
 8002028:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800202c:	2b00      	cmp	r3, #0
 800202e:	f73e ae92 	bgt.w	8000d56 <start_fill+0xaa>
			}
		}
	}
}
 8002032:	bf00      	nop
 8002034:	bf00      	nop
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	43b40000 	.word	0x43b40000
 8002040:	20000335 	.word	0x20000335
 8002044:	20000334 	.word	0x20000334
 8002048:	20000484 	.word	0x20000484
 800204c:	20000584 	.word	0x20000584
 8002050:	20000028 	.word	0x20000028
 8002054:	42e00000 	.word	0x42e00000
 8002058:	20000336 	.word	0x20000336

0800205c <set_wall>:

void set_wall(uint8_t rbl, uint8_t rbr, uint8_t rbf){
 800205c:	b490      	push	{r4, r7}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	4603      	mov	r3, r0
 8002064:	71fb      	strb	r3, [r7, #7]
 8002066:	460b      	mov	r3, r1
 8002068:	71bb      	strb	r3, [r7, #6]
 800206a:	4613      	mov	r3, r2
 800206c:	717b      	strb	r3, [r7, #5]
	switch(direction){
 800206e:	4b70      	ldr	r3, [pc, #448]	; (8002230 <set_wall+0x1d4>)
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	2b03      	cmp	r3, #3
 8002074:	f200 8364 	bhi.w	8002740 <set_wall+0x6e4>
 8002078:	a201      	add	r2, pc, #4	; (adr r2, 8002080 <set_wall+0x24>)
 800207a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800207e:	bf00      	nop
 8002080:	08002091 	.word	0x08002091
 8002084:	08002241 	.word	0x08002241
 8002088:	080023ed 	.word	0x080023ed
 800208c:	08002599 	.word	0x08002599
		case west:
			if(rbl){
 8002090:	79fb      	ldrb	r3, [r7, #7]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d040      	beq.n	8002118 <set_wall+0xbc>
				maze[y][x - 1] |= bottom_wall;
 8002096:	4b67      	ldr	r3, [pc, #412]	; (8002234 <set_wall+0x1d8>)
 8002098:	f993 3000 	ldrsb.w	r3, [r3]
 800209c:	461a      	mov	r2, r3
 800209e:	4b66      	ldr	r3, [pc, #408]	; (8002238 <set_wall+0x1dc>)
 80020a0:	f993 3000 	ldrsb.w	r3, [r3]
 80020a4:	3b01      	subs	r3, #1
 80020a6:	4965      	ldr	r1, [pc, #404]	; (800223c <set_wall+0x1e0>)
 80020a8:	0112      	lsls	r2, r2, #4
 80020aa:	440a      	add	r2, r1
 80020ac:	4413      	add	r3, r2
 80020ae:	781a      	ldrb	r2, [r3, #0]
 80020b0:	4b60      	ldr	r3, [pc, #384]	; (8002234 <set_wall+0x1d8>)
 80020b2:	f993 3000 	ldrsb.w	r3, [r3]
 80020b6:	461c      	mov	r4, r3
 80020b8:	4b5f      	ldr	r3, [pc, #380]	; (8002238 <set_wall+0x1dc>)
 80020ba:	f993 3000 	ldrsb.w	r3, [r3]
 80020be:	3b01      	subs	r3, #1
 80020c0:	f042 0201 	orr.w	r2, r2, #1
 80020c4:	b2d0      	uxtb	r0, r2
 80020c6:	495d      	ldr	r1, [pc, #372]	; (800223c <set_wall+0x1e0>)
 80020c8:	0122      	lsls	r2, r4, #4
 80020ca:	440a      	add	r2, r1
 80020cc:	4413      	add	r3, r2
 80020ce:	4602      	mov	r2, r0
 80020d0:	701a      	strb	r2, [r3, #0]
				if(y + 1 < grid_size){
 80020d2:	4b58      	ldr	r3, [pc, #352]	; (8002234 <set_wall+0x1d8>)
 80020d4:	f993 3000 	ldrsb.w	r3, [r3]
 80020d8:	2b0e      	cmp	r3, #14
 80020da:	dc1d      	bgt.n	8002118 <set_wall+0xbc>
					maze[y + 1][x - 1] |= top_wall;
 80020dc:	4b55      	ldr	r3, [pc, #340]	; (8002234 <set_wall+0x1d8>)
 80020de:	f993 3000 	ldrsb.w	r3, [r3]
 80020e2:	1c5a      	adds	r2, r3, #1
 80020e4:	4b54      	ldr	r3, [pc, #336]	; (8002238 <set_wall+0x1dc>)
 80020e6:	f993 3000 	ldrsb.w	r3, [r3]
 80020ea:	3b01      	subs	r3, #1
 80020ec:	4953      	ldr	r1, [pc, #332]	; (800223c <set_wall+0x1e0>)
 80020ee:	0112      	lsls	r2, r2, #4
 80020f0:	440a      	add	r2, r1
 80020f2:	4413      	add	r3, r2
 80020f4:	7819      	ldrb	r1, [r3, #0]
 80020f6:	4b4f      	ldr	r3, [pc, #316]	; (8002234 <set_wall+0x1d8>)
 80020f8:	f993 3000 	ldrsb.w	r3, [r3]
 80020fc:	1c5a      	adds	r2, r3, #1
 80020fe:	4b4e      	ldr	r3, [pc, #312]	; (8002238 <set_wall+0x1dc>)
 8002100:	f993 3000 	ldrsb.w	r3, [r3]
 8002104:	3b01      	subs	r3, #1
 8002106:	f041 0102 	orr.w	r1, r1, #2
 800210a:	b2c8      	uxtb	r0, r1
 800210c:	494b      	ldr	r1, [pc, #300]	; (800223c <set_wall+0x1e0>)
 800210e:	0112      	lsls	r2, r2, #4
 8002110:	440a      	add	r2, r1
 8002112:	4413      	add	r3, r2
 8002114:	4602      	mov	r2, r0
 8002116:	701a      	strb	r2, [r3, #0]
				}
			}
			if(rbr){
 8002118:	79bb      	ldrb	r3, [r7, #6]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d040      	beq.n	80021a0 <set_wall+0x144>
				maze[y][x - 1] |= top_wall;
 800211e:	4b45      	ldr	r3, [pc, #276]	; (8002234 <set_wall+0x1d8>)
 8002120:	f993 3000 	ldrsb.w	r3, [r3]
 8002124:	461a      	mov	r2, r3
 8002126:	4b44      	ldr	r3, [pc, #272]	; (8002238 <set_wall+0x1dc>)
 8002128:	f993 3000 	ldrsb.w	r3, [r3]
 800212c:	3b01      	subs	r3, #1
 800212e:	4943      	ldr	r1, [pc, #268]	; (800223c <set_wall+0x1e0>)
 8002130:	0112      	lsls	r2, r2, #4
 8002132:	440a      	add	r2, r1
 8002134:	4413      	add	r3, r2
 8002136:	781a      	ldrb	r2, [r3, #0]
 8002138:	4b3e      	ldr	r3, [pc, #248]	; (8002234 <set_wall+0x1d8>)
 800213a:	f993 3000 	ldrsb.w	r3, [r3]
 800213e:	461c      	mov	r4, r3
 8002140:	4b3d      	ldr	r3, [pc, #244]	; (8002238 <set_wall+0x1dc>)
 8002142:	f993 3000 	ldrsb.w	r3, [r3]
 8002146:	3b01      	subs	r3, #1
 8002148:	f042 0202 	orr.w	r2, r2, #2
 800214c:	b2d0      	uxtb	r0, r2
 800214e:	493b      	ldr	r1, [pc, #236]	; (800223c <set_wall+0x1e0>)
 8002150:	0122      	lsls	r2, r4, #4
 8002152:	440a      	add	r2, r1
 8002154:	4413      	add	r3, r2
 8002156:	4602      	mov	r2, r0
 8002158:	701a      	strb	r2, [r3, #0]
				if(y - 1 > 0){
 800215a:	4b36      	ldr	r3, [pc, #216]	; (8002234 <set_wall+0x1d8>)
 800215c:	f993 3000 	ldrsb.w	r3, [r3]
 8002160:	2b01      	cmp	r3, #1
 8002162:	dd1d      	ble.n	80021a0 <set_wall+0x144>
					maze[y - 1][x - 1] |= bottom_wall;
 8002164:	4b33      	ldr	r3, [pc, #204]	; (8002234 <set_wall+0x1d8>)
 8002166:	f993 3000 	ldrsb.w	r3, [r3]
 800216a:	1e5a      	subs	r2, r3, #1
 800216c:	4b32      	ldr	r3, [pc, #200]	; (8002238 <set_wall+0x1dc>)
 800216e:	f993 3000 	ldrsb.w	r3, [r3]
 8002172:	3b01      	subs	r3, #1
 8002174:	4931      	ldr	r1, [pc, #196]	; (800223c <set_wall+0x1e0>)
 8002176:	0112      	lsls	r2, r2, #4
 8002178:	440a      	add	r2, r1
 800217a:	4413      	add	r3, r2
 800217c:	7819      	ldrb	r1, [r3, #0]
 800217e:	4b2d      	ldr	r3, [pc, #180]	; (8002234 <set_wall+0x1d8>)
 8002180:	f993 3000 	ldrsb.w	r3, [r3]
 8002184:	1e5a      	subs	r2, r3, #1
 8002186:	4b2c      	ldr	r3, [pc, #176]	; (8002238 <set_wall+0x1dc>)
 8002188:	f993 3000 	ldrsb.w	r3, [r3]
 800218c:	3b01      	subs	r3, #1
 800218e:	f041 0101 	orr.w	r1, r1, #1
 8002192:	b2c8      	uxtb	r0, r1
 8002194:	4929      	ldr	r1, [pc, #164]	; (800223c <set_wall+0x1e0>)
 8002196:	0112      	lsls	r2, r2, #4
 8002198:	440a      	add	r2, r1
 800219a:	4413      	add	r3, r2
 800219c:	4602      	mov	r2, r0
 800219e:	701a      	strb	r2, [r3, #0]
				}
			}
			if(rbf){
 80021a0:	797b      	ldrb	r3, [r7, #5]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f000 82c5 	beq.w	8002732 <set_wall+0x6d6>
				maze[y][x - 1] |= left_wall;
 80021a8:	4b22      	ldr	r3, [pc, #136]	; (8002234 <set_wall+0x1d8>)
 80021aa:	f993 3000 	ldrsb.w	r3, [r3]
 80021ae:	461a      	mov	r2, r3
 80021b0:	4b21      	ldr	r3, [pc, #132]	; (8002238 <set_wall+0x1dc>)
 80021b2:	f993 3000 	ldrsb.w	r3, [r3]
 80021b6:	3b01      	subs	r3, #1
 80021b8:	4920      	ldr	r1, [pc, #128]	; (800223c <set_wall+0x1e0>)
 80021ba:	0112      	lsls	r2, r2, #4
 80021bc:	440a      	add	r2, r1
 80021be:	4413      	add	r3, r2
 80021c0:	781a      	ldrb	r2, [r3, #0]
 80021c2:	4b1c      	ldr	r3, [pc, #112]	; (8002234 <set_wall+0x1d8>)
 80021c4:	f993 3000 	ldrsb.w	r3, [r3]
 80021c8:	461c      	mov	r4, r3
 80021ca:	4b1b      	ldr	r3, [pc, #108]	; (8002238 <set_wall+0x1dc>)
 80021cc:	f993 3000 	ldrsb.w	r3, [r3]
 80021d0:	3b01      	subs	r3, #1
 80021d2:	f042 0208 	orr.w	r2, r2, #8
 80021d6:	b2d0      	uxtb	r0, r2
 80021d8:	4918      	ldr	r1, [pc, #96]	; (800223c <set_wall+0x1e0>)
 80021da:	0122      	lsls	r2, r4, #4
 80021dc:	440a      	add	r2, r1
 80021de:	4413      	add	r3, r2
 80021e0:	4602      	mov	r2, r0
 80021e2:	701a      	strb	r2, [r3, #0]
				if(x - 2 > 0){
 80021e4:	4b14      	ldr	r3, [pc, #80]	; (8002238 <set_wall+0x1dc>)
 80021e6:	f993 3000 	ldrsb.w	r3, [r3]
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	f340 82a1 	ble.w	8002732 <set_wall+0x6d6>
					maze[y][x - 2] |= right_wall;
 80021f0:	4b10      	ldr	r3, [pc, #64]	; (8002234 <set_wall+0x1d8>)
 80021f2:	f993 3000 	ldrsb.w	r3, [r3]
 80021f6:	461a      	mov	r2, r3
 80021f8:	4b0f      	ldr	r3, [pc, #60]	; (8002238 <set_wall+0x1dc>)
 80021fa:	f993 3000 	ldrsb.w	r3, [r3]
 80021fe:	3b02      	subs	r3, #2
 8002200:	490e      	ldr	r1, [pc, #56]	; (800223c <set_wall+0x1e0>)
 8002202:	0112      	lsls	r2, r2, #4
 8002204:	440a      	add	r2, r1
 8002206:	4413      	add	r3, r2
 8002208:	781a      	ldrb	r2, [r3, #0]
 800220a:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <set_wall+0x1d8>)
 800220c:	f993 3000 	ldrsb.w	r3, [r3]
 8002210:	461c      	mov	r4, r3
 8002212:	4b09      	ldr	r3, [pc, #36]	; (8002238 <set_wall+0x1dc>)
 8002214:	f993 3000 	ldrsb.w	r3, [r3]
 8002218:	3b02      	subs	r3, #2
 800221a:	f042 0204 	orr.w	r2, r2, #4
 800221e:	b2d0      	uxtb	r0, r2
 8002220:	4906      	ldr	r1, [pc, #24]	; (800223c <set_wall+0x1e0>)
 8002222:	0122      	lsls	r2, r4, #4
 8002224:	440a      	add	r2, r1
 8002226:	4413      	add	r3, r2
 8002228:	4602      	mov	r2, r0
 800222a:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
 800222c:	e281      	b.n	8002732 <set_wall+0x6d6>
 800222e:	bf00      	nop
 8002230:	20000336 	.word	0x20000336
 8002234:	20000335 	.word	0x20000335
 8002238:	20000334 	.word	0x20000334
 800223c:	20000484 	.word	0x20000484
		case east:
			if(rbl){
 8002240:	79fb      	ldrb	r3, [r7, #7]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d040      	beq.n	80022c8 <set_wall+0x26c>
				maze[y][x + 1] |= top_wall;
 8002246:	4b66      	ldr	r3, [pc, #408]	; (80023e0 <set_wall+0x384>)
 8002248:	f993 3000 	ldrsb.w	r3, [r3]
 800224c:	461a      	mov	r2, r3
 800224e:	4b65      	ldr	r3, [pc, #404]	; (80023e4 <set_wall+0x388>)
 8002250:	f993 3000 	ldrsb.w	r3, [r3]
 8002254:	3301      	adds	r3, #1
 8002256:	4964      	ldr	r1, [pc, #400]	; (80023e8 <set_wall+0x38c>)
 8002258:	0112      	lsls	r2, r2, #4
 800225a:	440a      	add	r2, r1
 800225c:	4413      	add	r3, r2
 800225e:	781a      	ldrb	r2, [r3, #0]
 8002260:	4b5f      	ldr	r3, [pc, #380]	; (80023e0 <set_wall+0x384>)
 8002262:	f993 3000 	ldrsb.w	r3, [r3]
 8002266:	461c      	mov	r4, r3
 8002268:	4b5e      	ldr	r3, [pc, #376]	; (80023e4 <set_wall+0x388>)
 800226a:	f993 3000 	ldrsb.w	r3, [r3]
 800226e:	3301      	adds	r3, #1
 8002270:	f042 0202 	orr.w	r2, r2, #2
 8002274:	b2d0      	uxtb	r0, r2
 8002276:	495c      	ldr	r1, [pc, #368]	; (80023e8 <set_wall+0x38c>)
 8002278:	0122      	lsls	r2, r4, #4
 800227a:	440a      	add	r2, r1
 800227c:	4413      	add	r3, r2
 800227e:	4602      	mov	r2, r0
 8002280:	701a      	strb	r2, [r3, #0]
				if(y - 1 > 0){
 8002282:	4b57      	ldr	r3, [pc, #348]	; (80023e0 <set_wall+0x384>)
 8002284:	f993 3000 	ldrsb.w	r3, [r3]
 8002288:	2b01      	cmp	r3, #1
 800228a:	dd1d      	ble.n	80022c8 <set_wall+0x26c>
					maze[y - 1][x + 1] |= bottom_wall;
 800228c:	4b54      	ldr	r3, [pc, #336]	; (80023e0 <set_wall+0x384>)
 800228e:	f993 3000 	ldrsb.w	r3, [r3]
 8002292:	1e5a      	subs	r2, r3, #1
 8002294:	4b53      	ldr	r3, [pc, #332]	; (80023e4 <set_wall+0x388>)
 8002296:	f993 3000 	ldrsb.w	r3, [r3]
 800229a:	3301      	adds	r3, #1
 800229c:	4952      	ldr	r1, [pc, #328]	; (80023e8 <set_wall+0x38c>)
 800229e:	0112      	lsls	r2, r2, #4
 80022a0:	440a      	add	r2, r1
 80022a2:	4413      	add	r3, r2
 80022a4:	7819      	ldrb	r1, [r3, #0]
 80022a6:	4b4e      	ldr	r3, [pc, #312]	; (80023e0 <set_wall+0x384>)
 80022a8:	f993 3000 	ldrsb.w	r3, [r3]
 80022ac:	1e5a      	subs	r2, r3, #1
 80022ae:	4b4d      	ldr	r3, [pc, #308]	; (80023e4 <set_wall+0x388>)
 80022b0:	f993 3000 	ldrsb.w	r3, [r3]
 80022b4:	3301      	adds	r3, #1
 80022b6:	f041 0101 	orr.w	r1, r1, #1
 80022ba:	b2c8      	uxtb	r0, r1
 80022bc:	494a      	ldr	r1, [pc, #296]	; (80023e8 <set_wall+0x38c>)
 80022be:	0112      	lsls	r2, r2, #4
 80022c0:	440a      	add	r2, r1
 80022c2:	4413      	add	r3, r2
 80022c4:	4602      	mov	r2, r0
 80022c6:	701a      	strb	r2, [r3, #0]
				}
			}
			if(rbr){
 80022c8:	79bb      	ldrb	r3, [r7, #6]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d040      	beq.n	8002350 <set_wall+0x2f4>
				maze[y][x + 1] |= bottom_wall;
 80022ce:	4b44      	ldr	r3, [pc, #272]	; (80023e0 <set_wall+0x384>)
 80022d0:	f993 3000 	ldrsb.w	r3, [r3]
 80022d4:	461a      	mov	r2, r3
 80022d6:	4b43      	ldr	r3, [pc, #268]	; (80023e4 <set_wall+0x388>)
 80022d8:	f993 3000 	ldrsb.w	r3, [r3]
 80022dc:	3301      	adds	r3, #1
 80022de:	4942      	ldr	r1, [pc, #264]	; (80023e8 <set_wall+0x38c>)
 80022e0:	0112      	lsls	r2, r2, #4
 80022e2:	440a      	add	r2, r1
 80022e4:	4413      	add	r3, r2
 80022e6:	781a      	ldrb	r2, [r3, #0]
 80022e8:	4b3d      	ldr	r3, [pc, #244]	; (80023e0 <set_wall+0x384>)
 80022ea:	f993 3000 	ldrsb.w	r3, [r3]
 80022ee:	461c      	mov	r4, r3
 80022f0:	4b3c      	ldr	r3, [pc, #240]	; (80023e4 <set_wall+0x388>)
 80022f2:	f993 3000 	ldrsb.w	r3, [r3]
 80022f6:	3301      	adds	r3, #1
 80022f8:	f042 0201 	orr.w	r2, r2, #1
 80022fc:	b2d0      	uxtb	r0, r2
 80022fe:	493a      	ldr	r1, [pc, #232]	; (80023e8 <set_wall+0x38c>)
 8002300:	0122      	lsls	r2, r4, #4
 8002302:	440a      	add	r2, r1
 8002304:	4413      	add	r3, r2
 8002306:	4602      	mov	r2, r0
 8002308:	701a      	strb	r2, [r3, #0]
				if(y + 1 < grid_size){
 800230a:	4b35      	ldr	r3, [pc, #212]	; (80023e0 <set_wall+0x384>)
 800230c:	f993 3000 	ldrsb.w	r3, [r3]
 8002310:	2b0e      	cmp	r3, #14
 8002312:	dc1d      	bgt.n	8002350 <set_wall+0x2f4>
					maze[y + 1][x + 1] |= top_wall;
 8002314:	4b32      	ldr	r3, [pc, #200]	; (80023e0 <set_wall+0x384>)
 8002316:	f993 3000 	ldrsb.w	r3, [r3]
 800231a:	1c5a      	adds	r2, r3, #1
 800231c:	4b31      	ldr	r3, [pc, #196]	; (80023e4 <set_wall+0x388>)
 800231e:	f993 3000 	ldrsb.w	r3, [r3]
 8002322:	3301      	adds	r3, #1
 8002324:	4930      	ldr	r1, [pc, #192]	; (80023e8 <set_wall+0x38c>)
 8002326:	0112      	lsls	r2, r2, #4
 8002328:	440a      	add	r2, r1
 800232a:	4413      	add	r3, r2
 800232c:	7819      	ldrb	r1, [r3, #0]
 800232e:	4b2c      	ldr	r3, [pc, #176]	; (80023e0 <set_wall+0x384>)
 8002330:	f993 3000 	ldrsb.w	r3, [r3]
 8002334:	1c5a      	adds	r2, r3, #1
 8002336:	4b2b      	ldr	r3, [pc, #172]	; (80023e4 <set_wall+0x388>)
 8002338:	f993 3000 	ldrsb.w	r3, [r3]
 800233c:	3301      	adds	r3, #1
 800233e:	f041 0102 	orr.w	r1, r1, #2
 8002342:	b2c8      	uxtb	r0, r1
 8002344:	4928      	ldr	r1, [pc, #160]	; (80023e8 <set_wall+0x38c>)
 8002346:	0112      	lsls	r2, r2, #4
 8002348:	440a      	add	r2, r1
 800234a:	4413      	add	r3, r2
 800234c:	4602      	mov	r2, r0
 800234e:	701a      	strb	r2, [r3, #0]
				}
			}
			if(rbf){
 8002350:	797b      	ldrb	r3, [r7, #5]
 8002352:	2b00      	cmp	r3, #0
 8002354:	f000 81ef 	beq.w	8002736 <set_wall+0x6da>
				maze[y][x + 1] |= right_wall;
 8002358:	4b21      	ldr	r3, [pc, #132]	; (80023e0 <set_wall+0x384>)
 800235a:	f993 3000 	ldrsb.w	r3, [r3]
 800235e:	461a      	mov	r2, r3
 8002360:	4b20      	ldr	r3, [pc, #128]	; (80023e4 <set_wall+0x388>)
 8002362:	f993 3000 	ldrsb.w	r3, [r3]
 8002366:	3301      	adds	r3, #1
 8002368:	491f      	ldr	r1, [pc, #124]	; (80023e8 <set_wall+0x38c>)
 800236a:	0112      	lsls	r2, r2, #4
 800236c:	440a      	add	r2, r1
 800236e:	4413      	add	r3, r2
 8002370:	781a      	ldrb	r2, [r3, #0]
 8002372:	4b1b      	ldr	r3, [pc, #108]	; (80023e0 <set_wall+0x384>)
 8002374:	f993 3000 	ldrsb.w	r3, [r3]
 8002378:	461c      	mov	r4, r3
 800237a:	4b1a      	ldr	r3, [pc, #104]	; (80023e4 <set_wall+0x388>)
 800237c:	f993 3000 	ldrsb.w	r3, [r3]
 8002380:	3301      	adds	r3, #1
 8002382:	f042 0204 	orr.w	r2, r2, #4
 8002386:	b2d0      	uxtb	r0, r2
 8002388:	4917      	ldr	r1, [pc, #92]	; (80023e8 <set_wall+0x38c>)
 800238a:	0122      	lsls	r2, r4, #4
 800238c:	440a      	add	r2, r1
 800238e:	4413      	add	r3, r2
 8002390:	4602      	mov	r2, r0
 8002392:	701a      	strb	r2, [r3, #0]
				if(x + 2 < grid_size){
 8002394:	4b13      	ldr	r3, [pc, #76]	; (80023e4 <set_wall+0x388>)
 8002396:	f993 3000 	ldrsb.w	r3, [r3]
 800239a:	2b0d      	cmp	r3, #13
 800239c:	f300 81cb 	bgt.w	8002736 <set_wall+0x6da>
					maze[y][x + 2] |= left_wall;
 80023a0:	4b0f      	ldr	r3, [pc, #60]	; (80023e0 <set_wall+0x384>)
 80023a2:	f993 3000 	ldrsb.w	r3, [r3]
 80023a6:	461a      	mov	r2, r3
 80023a8:	4b0e      	ldr	r3, [pc, #56]	; (80023e4 <set_wall+0x388>)
 80023aa:	f993 3000 	ldrsb.w	r3, [r3]
 80023ae:	3302      	adds	r3, #2
 80023b0:	490d      	ldr	r1, [pc, #52]	; (80023e8 <set_wall+0x38c>)
 80023b2:	0112      	lsls	r2, r2, #4
 80023b4:	440a      	add	r2, r1
 80023b6:	4413      	add	r3, r2
 80023b8:	781a      	ldrb	r2, [r3, #0]
 80023ba:	4b09      	ldr	r3, [pc, #36]	; (80023e0 <set_wall+0x384>)
 80023bc:	f993 3000 	ldrsb.w	r3, [r3]
 80023c0:	461c      	mov	r4, r3
 80023c2:	4b08      	ldr	r3, [pc, #32]	; (80023e4 <set_wall+0x388>)
 80023c4:	f993 3000 	ldrsb.w	r3, [r3]
 80023c8:	3302      	adds	r3, #2
 80023ca:	f042 0208 	orr.w	r2, r2, #8
 80023ce:	b2d0      	uxtb	r0, r2
 80023d0:	4905      	ldr	r1, [pc, #20]	; (80023e8 <set_wall+0x38c>)
 80023d2:	0122      	lsls	r2, r4, #4
 80023d4:	440a      	add	r2, r1
 80023d6:	4413      	add	r3, r2
 80023d8:	4602      	mov	r2, r0
 80023da:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
 80023dc:	e1ab      	b.n	8002736 <set_wall+0x6da>
 80023de:	bf00      	nop
 80023e0:	20000335 	.word	0x20000335
 80023e4:	20000334 	.word	0x20000334
 80023e8:	20000484 	.word	0x20000484
		case north:
			if(rbl){
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d040      	beq.n	8002474 <set_wall+0x418>
				maze[y - 1][x] |= left_wall;
 80023f2:	4b66      	ldr	r3, [pc, #408]	; (800258c <set_wall+0x530>)
 80023f4:	f993 3000 	ldrsb.w	r3, [r3]
 80023f8:	3b01      	subs	r3, #1
 80023fa:	4a65      	ldr	r2, [pc, #404]	; (8002590 <set_wall+0x534>)
 80023fc:	f992 2000 	ldrsb.w	r2, [r2]
 8002400:	4611      	mov	r1, r2
 8002402:	4a64      	ldr	r2, [pc, #400]	; (8002594 <set_wall+0x538>)
 8002404:	011b      	lsls	r3, r3, #4
 8002406:	4413      	add	r3, r2
 8002408:	440b      	add	r3, r1
 800240a:	781a      	ldrb	r2, [r3, #0]
 800240c:	4b5f      	ldr	r3, [pc, #380]	; (800258c <set_wall+0x530>)
 800240e:	f993 3000 	ldrsb.w	r3, [r3]
 8002412:	3b01      	subs	r3, #1
 8002414:	495e      	ldr	r1, [pc, #376]	; (8002590 <set_wall+0x534>)
 8002416:	f991 1000 	ldrsb.w	r1, [r1]
 800241a:	4608      	mov	r0, r1
 800241c:	f042 0208 	orr.w	r2, r2, #8
 8002420:	b2d1      	uxtb	r1, r2
 8002422:	4a5c      	ldr	r2, [pc, #368]	; (8002594 <set_wall+0x538>)
 8002424:	011b      	lsls	r3, r3, #4
 8002426:	4413      	add	r3, r2
 8002428:	4403      	add	r3, r0
 800242a:	460a      	mov	r2, r1
 800242c:	701a      	strb	r2, [r3, #0]
				if(x - 1 > 0){
 800242e:	4b58      	ldr	r3, [pc, #352]	; (8002590 <set_wall+0x534>)
 8002430:	f993 3000 	ldrsb.w	r3, [r3]
 8002434:	2b01      	cmp	r3, #1
 8002436:	dd1d      	ble.n	8002474 <set_wall+0x418>
					maze[y - 1][x - 1] |= right_wall;
 8002438:	4b54      	ldr	r3, [pc, #336]	; (800258c <set_wall+0x530>)
 800243a:	f993 3000 	ldrsb.w	r3, [r3]
 800243e:	1e5a      	subs	r2, r3, #1
 8002440:	4b53      	ldr	r3, [pc, #332]	; (8002590 <set_wall+0x534>)
 8002442:	f993 3000 	ldrsb.w	r3, [r3]
 8002446:	3b01      	subs	r3, #1
 8002448:	4952      	ldr	r1, [pc, #328]	; (8002594 <set_wall+0x538>)
 800244a:	0112      	lsls	r2, r2, #4
 800244c:	440a      	add	r2, r1
 800244e:	4413      	add	r3, r2
 8002450:	7819      	ldrb	r1, [r3, #0]
 8002452:	4b4e      	ldr	r3, [pc, #312]	; (800258c <set_wall+0x530>)
 8002454:	f993 3000 	ldrsb.w	r3, [r3]
 8002458:	1e5a      	subs	r2, r3, #1
 800245a:	4b4d      	ldr	r3, [pc, #308]	; (8002590 <set_wall+0x534>)
 800245c:	f993 3000 	ldrsb.w	r3, [r3]
 8002460:	3b01      	subs	r3, #1
 8002462:	f041 0104 	orr.w	r1, r1, #4
 8002466:	b2c8      	uxtb	r0, r1
 8002468:	494a      	ldr	r1, [pc, #296]	; (8002594 <set_wall+0x538>)
 800246a:	0112      	lsls	r2, r2, #4
 800246c:	440a      	add	r2, r1
 800246e:	4413      	add	r3, r2
 8002470:	4602      	mov	r2, r0
 8002472:	701a      	strb	r2, [r3, #0]
				}
			}
			if(rbr){
 8002474:	79bb      	ldrb	r3, [r7, #6]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d040      	beq.n	80024fc <set_wall+0x4a0>
				maze[y - 1][x] |= right_wall;
 800247a:	4b44      	ldr	r3, [pc, #272]	; (800258c <set_wall+0x530>)
 800247c:	f993 3000 	ldrsb.w	r3, [r3]
 8002480:	3b01      	subs	r3, #1
 8002482:	4a43      	ldr	r2, [pc, #268]	; (8002590 <set_wall+0x534>)
 8002484:	f992 2000 	ldrsb.w	r2, [r2]
 8002488:	4611      	mov	r1, r2
 800248a:	4a42      	ldr	r2, [pc, #264]	; (8002594 <set_wall+0x538>)
 800248c:	011b      	lsls	r3, r3, #4
 800248e:	4413      	add	r3, r2
 8002490:	440b      	add	r3, r1
 8002492:	781a      	ldrb	r2, [r3, #0]
 8002494:	4b3d      	ldr	r3, [pc, #244]	; (800258c <set_wall+0x530>)
 8002496:	f993 3000 	ldrsb.w	r3, [r3]
 800249a:	3b01      	subs	r3, #1
 800249c:	493c      	ldr	r1, [pc, #240]	; (8002590 <set_wall+0x534>)
 800249e:	f991 1000 	ldrsb.w	r1, [r1]
 80024a2:	4608      	mov	r0, r1
 80024a4:	f042 0204 	orr.w	r2, r2, #4
 80024a8:	b2d1      	uxtb	r1, r2
 80024aa:	4a3a      	ldr	r2, [pc, #232]	; (8002594 <set_wall+0x538>)
 80024ac:	011b      	lsls	r3, r3, #4
 80024ae:	4413      	add	r3, r2
 80024b0:	4403      	add	r3, r0
 80024b2:	460a      	mov	r2, r1
 80024b4:	701a      	strb	r2, [r3, #0]
				if(x + 1 < grid_size){
 80024b6:	4b36      	ldr	r3, [pc, #216]	; (8002590 <set_wall+0x534>)
 80024b8:	f993 3000 	ldrsb.w	r3, [r3]
 80024bc:	2b0e      	cmp	r3, #14
 80024be:	dc1d      	bgt.n	80024fc <set_wall+0x4a0>
					maze[y - 1][x + 1] |= left_wall;
 80024c0:	4b32      	ldr	r3, [pc, #200]	; (800258c <set_wall+0x530>)
 80024c2:	f993 3000 	ldrsb.w	r3, [r3]
 80024c6:	1e5a      	subs	r2, r3, #1
 80024c8:	4b31      	ldr	r3, [pc, #196]	; (8002590 <set_wall+0x534>)
 80024ca:	f993 3000 	ldrsb.w	r3, [r3]
 80024ce:	3301      	adds	r3, #1
 80024d0:	4930      	ldr	r1, [pc, #192]	; (8002594 <set_wall+0x538>)
 80024d2:	0112      	lsls	r2, r2, #4
 80024d4:	440a      	add	r2, r1
 80024d6:	4413      	add	r3, r2
 80024d8:	7819      	ldrb	r1, [r3, #0]
 80024da:	4b2c      	ldr	r3, [pc, #176]	; (800258c <set_wall+0x530>)
 80024dc:	f993 3000 	ldrsb.w	r3, [r3]
 80024e0:	1e5a      	subs	r2, r3, #1
 80024e2:	4b2b      	ldr	r3, [pc, #172]	; (8002590 <set_wall+0x534>)
 80024e4:	f993 3000 	ldrsb.w	r3, [r3]
 80024e8:	3301      	adds	r3, #1
 80024ea:	f041 0108 	orr.w	r1, r1, #8
 80024ee:	b2c8      	uxtb	r0, r1
 80024f0:	4928      	ldr	r1, [pc, #160]	; (8002594 <set_wall+0x538>)
 80024f2:	0112      	lsls	r2, r2, #4
 80024f4:	440a      	add	r2, r1
 80024f6:	4413      	add	r3, r2
 80024f8:	4602      	mov	r2, r0
 80024fa:	701a      	strb	r2, [r3, #0]
				}
			}
			if(rbf){
 80024fc:	797b      	ldrb	r3, [r7, #5]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	f000 811b 	beq.w	800273a <set_wall+0x6de>
				maze[y - 1][x] |= top_wall;
 8002504:	4b21      	ldr	r3, [pc, #132]	; (800258c <set_wall+0x530>)
 8002506:	f993 3000 	ldrsb.w	r3, [r3]
 800250a:	3b01      	subs	r3, #1
 800250c:	4a20      	ldr	r2, [pc, #128]	; (8002590 <set_wall+0x534>)
 800250e:	f992 2000 	ldrsb.w	r2, [r2]
 8002512:	4611      	mov	r1, r2
 8002514:	4a1f      	ldr	r2, [pc, #124]	; (8002594 <set_wall+0x538>)
 8002516:	011b      	lsls	r3, r3, #4
 8002518:	4413      	add	r3, r2
 800251a:	440b      	add	r3, r1
 800251c:	781a      	ldrb	r2, [r3, #0]
 800251e:	4b1b      	ldr	r3, [pc, #108]	; (800258c <set_wall+0x530>)
 8002520:	f993 3000 	ldrsb.w	r3, [r3]
 8002524:	3b01      	subs	r3, #1
 8002526:	491a      	ldr	r1, [pc, #104]	; (8002590 <set_wall+0x534>)
 8002528:	f991 1000 	ldrsb.w	r1, [r1]
 800252c:	4608      	mov	r0, r1
 800252e:	f042 0202 	orr.w	r2, r2, #2
 8002532:	b2d1      	uxtb	r1, r2
 8002534:	4a17      	ldr	r2, [pc, #92]	; (8002594 <set_wall+0x538>)
 8002536:	011b      	lsls	r3, r3, #4
 8002538:	4413      	add	r3, r2
 800253a:	4403      	add	r3, r0
 800253c:	460a      	mov	r2, r1
 800253e:	701a      	strb	r2, [r3, #0]
				if(y - 2 > 0){
 8002540:	4b12      	ldr	r3, [pc, #72]	; (800258c <set_wall+0x530>)
 8002542:	f993 3000 	ldrsb.w	r3, [r3]
 8002546:	2b02      	cmp	r3, #2
 8002548:	f340 80f7 	ble.w	800273a <set_wall+0x6de>
					maze[y - 2][x] |= bottom_wall;
 800254c:	4b0f      	ldr	r3, [pc, #60]	; (800258c <set_wall+0x530>)
 800254e:	f993 3000 	ldrsb.w	r3, [r3]
 8002552:	3b02      	subs	r3, #2
 8002554:	4a0e      	ldr	r2, [pc, #56]	; (8002590 <set_wall+0x534>)
 8002556:	f992 2000 	ldrsb.w	r2, [r2]
 800255a:	4611      	mov	r1, r2
 800255c:	4a0d      	ldr	r2, [pc, #52]	; (8002594 <set_wall+0x538>)
 800255e:	011b      	lsls	r3, r3, #4
 8002560:	4413      	add	r3, r2
 8002562:	440b      	add	r3, r1
 8002564:	781a      	ldrb	r2, [r3, #0]
 8002566:	4b09      	ldr	r3, [pc, #36]	; (800258c <set_wall+0x530>)
 8002568:	f993 3000 	ldrsb.w	r3, [r3]
 800256c:	3b02      	subs	r3, #2
 800256e:	4908      	ldr	r1, [pc, #32]	; (8002590 <set_wall+0x534>)
 8002570:	f991 1000 	ldrsb.w	r1, [r1]
 8002574:	4608      	mov	r0, r1
 8002576:	f042 0201 	orr.w	r2, r2, #1
 800257a:	b2d1      	uxtb	r1, r2
 800257c:	4a05      	ldr	r2, [pc, #20]	; (8002594 <set_wall+0x538>)
 800257e:	011b      	lsls	r3, r3, #4
 8002580:	4413      	add	r3, r2
 8002582:	4403      	add	r3, r0
 8002584:	460a      	mov	r2, r1
 8002586:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
 8002588:	e0d7      	b.n	800273a <set_wall+0x6de>
 800258a:	bf00      	nop
 800258c:	20000335 	.word	0x20000335
 8002590:	20000334 	.word	0x20000334
 8002594:	20000484 	.word	0x20000484
		case south:
			if(rbl){
 8002598:	79fb      	ldrb	r3, [r7, #7]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d040      	beq.n	8002620 <set_wall+0x5c4>
				maze[y + 1][x] |= right_wall;
 800259e:	4b6b      	ldr	r3, [pc, #428]	; (800274c <set_wall+0x6f0>)
 80025a0:	f993 3000 	ldrsb.w	r3, [r3]
 80025a4:	3301      	adds	r3, #1
 80025a6:	4a6a      	ldr	r2, [pc, #424]	; (8002750 <set_wall+0x6f4>)
 80025a8:	f992 2000 	ldrsb.w	r2, [r2]
 80025ac:	4611      	mov	r1, r2
 80025ae:	4a69      	ldr	r2, [pc, #420]	; (8002754 <set_wall+0x6f8>)
 80025b0:	011b      	lsls	r3, r3, #4
 80025b2:	4413      	add	r3, r2
 80025b4:	440b      	add	r3, r1
 80025b6:	781a      	ldrb	r2, [r3, #0]
 80025b8:	4b64      	ldr	r3, [pc, #400]	; (800274c <set_wall+0x6f0>)
 80025ba:	f993 3000 	ldrsb.w	r3, [r3]
 80025be:	3301      	adds	r3, #1
 80025c0:	4963      	ldr	r1, [pc, #396]	; (8002750 <set_wall+0x6f4>)
 80025c2:	f991 1000 	ldrsb.w	r1, [r1]
 80025c6:	4608      	mov	r0, r1
 80025c8:	f042 0204 	orr.w	r2, r2, #4
 80025cc:	b2d1      	uxtb	r1, r2
 80025ce:	4a61      	ldr	r2, [pc, #388]	; (8002754 <set_wall+0x6f8>)
 80025d0:	011b      	lsls	r3, r3, #4
 80025d2:	4413      	add	r3, r2
 80025d4:	4403      	add	r3, r0
 80025d6:	460a      	mov	r2, r1
 80025d8:	701a      	strb	r2, [r3, #0]
				if(x + 1 < grid_size){
 80025da:	4b5d      	ldr	r3, [pc, #372]	; (8002750 <set_wall+0x6f4>)
 80025dc:	f993 3000 	ldrsb.w	r3, [r3]
 80025e0:	2b0e      	cmp	r3, #14
 80025e2:	dc1d      	bgt.n	8002620 <set_wall+0x5c4>
					maze[y + 1][x + 1] |= left_wall;
 80025e4:	4b59      	ldr	r3, [pc, #356]	; (800274c <set_wall+0x6f0>)
 80025e6:	f993 3000 	ldrsb.w	r3, [r3]
 80025ea:	1c5a      	adds	r2, r3, #1
 80025ec:	4b58      	ldr	r3, [pc, #352]	; (8002750 <set_wall+0x6f4>)
 80025ee:	f993 3000 	ldrsb.w	r3, [r3]
 80025f2:	3301      	adds	r3, #1
 80025f4:	4957      	ldr	r1, [pc, #348]	; (8002754 <set_wall+0x6f8>)
 80025f6:	0112      	lsls	r2, r2, #4
 80025f8:	440a      	add	r2, r1
 80025fa:	4413      	add	r3, r2
 80025fc:	7819      	ldrb	r1, [r3, #0]
 80025fe:	4b53      	ldr	r3, [pc, #332]	; (800274c <set_wall+0x6f0>)
 8002600:	f993 3000 	ldrsb.w	r3, [r3]
 8002604:	1c5a      	adds	r2, r3, #1
 8002606:	4b52      	ldr	r3, [pc, #328]	; (8002750 <set_wall+0x6f4>)
 8002608:	f993 3000 	ldrsb.w	r3, [r3]
 800260c:	3301      	adds	r3, #1
 800260e:	f041 0108 	orr.w	r1, r1, #8
 8002612:	b2c8      	uxtb	r0, r1
 8002614:	494f      	ldr	r1, [pc, #316]	; (8002754 <set_wall+0x6f8>)
 8002616:	0112      	lsls	r2, r2, #4
 8002618:	440a      	add	r2, r1
 800261a:	4413      	add	r3, r2
 800261c:	4602      	mov	r2, r0
 800261e:	701a      	strb	r2, [r3, #0]
				}
			}
			if(rbr){
 8002620:	79bb      	ldrb	r3, [r7, #6]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d040      	beq.n	80026a8 <set_wall+0x64c>
				maze[y + 1][x] |= left_wall;
 8002626:	4b49      	ldr	r3, [pc, #292]	; (800274c <set_wall+0x6f0>)
 8002628:	f993 3000 	ldrsb.w	r3, [r3]
 800262c:	3301      	adds	r3, #1
 800262e:	4a48      	ldr	r2, [pc, #288]	; (8002750 <set_wall+0x6f4>)
 8002630:	f992 2000 	ldrsb.w	r2, [r2]
 8002634:	4611      	mov	r1, r2
 8002636:	4a47      	ldr	r2, [pc, #284]	; (8002754 <set_wall+0x6f8>)
 8002638:	011b      	lsls	r3, r3, #4
 800263a:	4413      	add	r3, r2
 800263c:	440b      	add	r3, r1
 800263e:	781a      	ldrb	r2, [r3, #0]
 8002640:	4b42      	ldr	r3, [pc, #264]	; (800274c <set_wall+0x6f0>)
 8002642:	f993 3000 	ldrsb.w	r3, [r3]
 8002646:	3301      	adds	r3, #1
 8002648:	4941      	ldr	r1, [pc, #260]	; (8002750 <set_wall+0x6f4>)
 800264a:	f991 1000 	ldrsb.w	r1, [r1]
 800264e:	4608      	mov	r0, r1
 8002650:	f042 0208 	orr.w	r2, r2, #8
 8002654:	b2d1      	uxtb	r1, r2
 8002656:	4a3f      	ldr	r2, [pc, #252]	; (8002754 <set_wall+0x6f8>)
 8002658:	011b      	lsls	r3, r3, #4
 800265a:	4413      	add	r3, r2
 800265c:	4403      	add	r3, r0
 800265e:	460a      	mov	r2, r1
 8002660:	701a      	strb	r2, [r3, #0]
				if(x - 1 > 0){
 8002662:	4b3b      	ldr	r3, [pc, #236]	; (8002750 <set_wall+0x6f4>)
 8002664:	f993 3000 	ldrsb.w	r3, [r3]
 8002668:	2b01      	cmp	r3, #1
 800266a:	dd1d      	ble.n	80026a8 <set_wall+0x64c>
					maze[y + 1][x - 1] |= right_wall;
 800266c:	4b37      	ldr	r3, [pc, #220]	; (800274c <set_wall+0x6f0>)
 800266e:	f993 3000 	ldrsb.w	r3, [r3]
 8002672:	1c5a      	adds	r2, r3, #1
 8002674:	4b36      	ldr	r3, [pc, #216]	; (8002750 <set_wall+0x6f4>)
 8002676:	f993 3000 	ldrsb.w	r3, [r3]
 800267a:	3b01      	subs	r3, #1
 800267c:	4935      	ldr	r1, [pc, #212]	; (8002754 <set_wall+0x6f8>)
 800267e:	0112      	lsls	r2, r2, #4
 8002680:	440a      	add	r2, r1
 8002682:	4413      	add	r3, r2
 8002684:	7819      	ldrb	r1, [r3, #0]
 8002686:	4b31      	ldr	r3, [pc, #196]	; (800274c <set_wall+0x6f0>)
 8002688:	f993 3000 	ldrsb.w	r3, [r3]
 800268c:	1c5a      	adds	r2, r3, #1
 800268e:	4b30      	ldr	r3, [pc, #192]	; (8002750 <set_wall+0x6f4>)
 8002690:	f993 3000 	ldrsb.w	r3, [r3]
 8002694:	3b01      	subs	r3, #1
 8002696:	f041 0104 	orr.w	r1, r1, #4
 800269a:	b2c8      	uxtb	r0, r1
 800269c:	492d      	ldr	r1, [pc, #180]	; (8002754 <set_wall+0x6f8>)
 800269e:	0112      	lsls	r2, r2, #4
 80026a0:	440a      	add	r2, r1
 80026a2:	4413      	add	r3, r2
 80026a4:	4602      	mov	r2, r0
 80026a6:	701a      	strb	r2, [r3, #0]
				}
			}
			if(rbf){
 80026a8:	797b      	ldrb	r3, [r7, #5]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d047      	beq.n	800273e <set_wall+0x6e2>
				maze[y + 1][x] |= bottom_wall;
 80026ae:	4b27      	ldr	r3, [pc, #156]	; (800274c <set_wall+0x6f0>)
 80026b0:	f993 3000 	ldrsb.w	r3, [r3]
 80026b4:	3301      	adds	r3, #1
 80026b6:	4a26      	ldr	r2, [pc, #152]	; (8002750 <set_wall+0x6f4>)
 80026b8:	f992 2000 	ldrsb.w	r2, [r2]
 80026bc:	4611      	mov	r1, r2
 80026be:	4a25      	ldr	r2, [pc, #148]	; (8002754 <set_wall+0x6f8>)
 80026c0:	011b      	lsls	r3, r3, #4
 80026c2:	4413      	add	r3, r2
 80026c4:	440b      	add	r3, r1
 80026c6:	781a      	ldrb	r2, [r3, #0]
 80026c8:	4b20      	ldr	r3, [pc, #128]	; (800274c <set_wall+0x6f0>)
 80026ca:	f993 3000 	ldrsb.w	r3, [r3]
 80026ce:	3301      	adds	r3, #1
 80026d0:	491f      	ldr	r1, [pc, #124]	; (8002750 <set_wall+0x6f4>)
 80026d2:	f991 1000 	ldrsb.w	r1, [r1]
 80026d6:	4608      	mov	r0, r1
 80026d8:	f042 0201 	orr.w	r2, r2, #1
 80026dc:	b2d1      	uxtb	r1, r2
 80026de:	4a1d      	ldr	r2, [pc, #116]	; (8002754 <set_wall+0x6f8>)
 80026e0:	011b      	lsls	r3, r3, #4
 80026e2:	4413      	add	r3, r2
 80026e4:	4403      	add	r3, r0
 80026e6:	460a      	mov	r2, r1
 80026e8:	701a      	strb	r2, [r3, #0]
				if(y + 2 < grid_size){
 80026ea:	4b18      	ldr	r3, [pc, #96]	; (800274c <set_wall+0x6f0>)
 80026ec:	f993 3000 	ldrsb.w	r3, [r3]
 80026f0:	2b0d      	cmp	r3, #13
 80026f2:	dc24      	bgt.n	800273e <set_wall+0x6e2>
					maze[y + 2][x] |= top_wall;
 80026f4:	4b15      	ldr	r3, [pc, #84]	; (800274c <set_wall+0x6f0>)
 80026f6:	f993 3000 	ldrsb.w	r3, [r3]
 80026fa:	3302      	adds	r3, #2
 80026fc:	4a14      	ldr	r2, [pc, #80]	; (8002750 <set_wall+0x6f4>)
 80026fe:	f992 2000 	ldrsb.w	r2, [r2]
 8002702:	4611      	mov	r1, r2
 8002704:	4a13      	ldr	r2, [pc, #76]	; (8002754 <set_wall+0x6f8>)
 8002706:	011b      	lsls	r3, r3, #4
 8002708:	4413      	add	r3, r2
 800270a:	440b      	add	r3, r1
 800270c:	781a      	ldrb	r2, [r3, #0]
 800270e:	4b0f      	ldr	r3, [pc, #60]	; (800274c <set_wall+0x6f0>)
 8002710:	f993 3000 	ldrsb.w	r3, [r3]
 8002714:	3302      	adds	r3, #2
 8002716:	490e      	ldr	r1, [pc, #56]	; (8002750 <set_wall+0x6f4>)
 8002718:	f991 1000 	ldrsb.w	r1, [r1]
 800271c:	4608      	mov	r0, r1
 800271e:	f042 0202 	orr.w	r2, r2, #2
 8002722:	b2d1      	uxtb	r1, r2
 8002724:	4a0b      	ldr	r2, [pc, #44]	; (8002754 <set_wall+0x6f8>)
 8002726:	011b      	lsls	r3, r3, #4
 8002728:	4413      	add	r3, r2
 800272a:	4403      	add	r3, r0
 800272c:	460a      	mov	r2, r1
 800272e:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
 8002730:	e005      	b.n	800273e <set_wall+0x6e2>
			break;
 8002732:	bf00      	nop
 8002734:	e004      	b.n	8002740 <set_wall+0x6e4>
			break;
 8002736:	bf00      	nop
 8002738:	e002      	b.n	8002740 <set_wall+0x6e4>
			break;
 800273a:	bf00      	nop
 800273c:	e000      	b.n	8002740 <set_wall+0x6e4>
			break;
 800273e:	bf00      	nop
	}
}
 8002740:	bf00      	nop
 8002742:	3708      	adds	r7, #8
 8002744:	46bd      	mov	sp, r7
 8002746:	bc90      	pop	{r4, r7}
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	20000335 	.word	0x20000335
 8002750:	20000334 	.word	0x20000334
 8002754:	20000484 	.word	0x20000484

08002758 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800275c:	f001 f906 	bl	800396c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002760:	f000 f87e 	bl	8002860 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002764:	f000 fa9c 	bl	8002ca0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002768:	f000 fa7c 	bl	8002c64 <MX_DMA_Init>
  MX_ADC1_Init();
 800276c:	f000 f8d4 	bl	8002918 <MX_ADC1_Init>
  MX_TIM1_Init();
 8002770:	f000 f93c 	bl	80029ec <MX_TIM1_Init>
  MX_TIM2_Init();
 8002774:	f000 f98e 	bl	8002a94 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002778:	f000 fa22 	bl	8002bc0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800277c:	2100      	movs	r1, #0
 800277e:	482d      	ldr	r0, [pc, #180]	; (8002834 <main+0xdc>)
 8002780:	f002 ff76 	bl	8005670 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002784:	2104      	movs	r1, #4
 8002786:	482b      	ldr	r0, [pc, #172]	; (8002834 <main+0xdc>)
 8002788:	f002 ff72 	bl	8005670 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800278c:	2108      	movs	r1, #8
 800278e:	4829      	ldr	r0, [pc, #164]	; (8002834 <main+0xdc>)
 8002790:	f002 ff6e 	bl	8005670 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002794:	210c      	movs	r1, #12
 8002796:	4827      	ldr	r0, [pc, #156]	; (8002834 <main+0xdc>)
 8002798:	f002 ff6a 	bl	8005670 <HAL_TIM_PWM_Start>
  	HAL_TIM_Base_Start_IT(&htim1);
 800279c:	4826      	ldr	r0, [pc, #152]	; (8002838 <main+0xe0>)
 800279e:	f002 febd 	bl	800551c <HAL_TIM_Base_Start_IT>
  	HAL_TIM_Base_Start_IT(&htim3);
 80027a2:	4826      	ldr	r0, [pc, #152]	; (800283c <main+0xe4>)
 80027a4:	f002 feba 	bl	800551c <HAL_TIM_Base_Start_IT>
	HAL_Delay(2000);
 80027a8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80027ac:	f001 f940 	bl	8003a30 <HAL_Delay>

	mmode = 0;
 80027b0:	4b23      	ldr	r3, [pc, #140]	; (8002840 <main+0xe8>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	701a      	strb	r2, [r3, #0]
	status = 0;
 80027b6:	4b23      	ldr	r3, [pc, #140]	; (8002844 <main+0xec>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	701a      	strb	r2, [r3, #0]
	current_speed = 0;
 80027bc:	4b22      	ldr	r3, [pc, #136]	; (8002848 <main+0xf0>)
 80027be:	2200      	movs	r2, #0
 80027c0:	701a      	strb	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, htim2.Init.Period);
 80027c2:	4b1c      	ldr	r3, [pc, #112]	; (8002834 <main+0xdc>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a1b      	ldr	r2, [pc, #108]	; (8002834 <main+0xdc>)
 80027c8:	68d2      	ldr	r2, [r2, #12]
 80027ca:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, htim2.Init.Period);
 80027cc:	4b19      	ldr	r3, [pc, #100]	; (8002834 <main+0xdc>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a18      	ldr	r2, [pc, #96]	; (8002834 <main+0xdc>)
 80027d2:	68d2      	ldr	r2, [r2, #12]
 80027d4:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, htim2.Init.Period);
 80027d6:	4b17      	ldr	r3, [pc, #92]	; (8002834 <main+0xdc>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a16      	ldr	r2, [pc, #88]	; (8002834 <main+0xdc>)
 80027dc:	68d2      	ldr	r2, [r2, #12]
 80027de:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, htim2.Init.Period);
 80027e0:	4b14      	ldr	r3, [pc, #80]	; (8002834 <main+0xdc>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a13      	ldr	r2, [pc, #76]	; (8002834 <main+0xdc>)
 80027e6:	68d2      	ldr	r2, [r2, #12]
 80027e8:	641a      	str	r2, [r3, #64]	; 0x40
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (mmode == 1) {
 80027ea:	4b15      	ldr	r3, [pc, #84]	; (8002840 <main+0xe8>)
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d10c      	bne.n	800280e <main+0xb6>
			HAL_Delay(2000);
 80027f4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80027f8:	f001 f91a 	bl	8003a30 <HAL_Delay>
			go_straight(238, 1);
 80027fc:	2101      	movs	r1, #1
 80027fe:	4813      	ldr	r0, [pc, #76]	; (800284c <main+0xf4>)
 8002800:	f000 ffc2 	bl	8003788 <go_straight>
			start_fill();
 8002804:	f7fe fa52 	bl	8000cac <start_fill>
			mmode = 0;
 8002808:	4b0d      	ldr	r3, [pc, #52]	; (8002840 <main+0xe8>)
 800280a:	2200      	movs	r2, #0
 800280c:	701a      	strb	r2, [r3, #0]
		}
		if (mmode == 2) {
 800280e:	4b0c      	ldr	r3, [pc, #48]	; (8002840 <main+0xe8>)
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b02      	cmp	r3, #2
 8002816:	d102      	bne.n	800281e <main+0xc6>
			mmode = 0;
 8002818:	4b09      	ldr	r3, [pc, #36]	; (8002840 <main+0xe8>)
 800281a:	2200      	movs	r2, #0
 800281c:	701a      	strb	r2, [r3, #0]
		}
		a = TIM1->CNT;
 800281e:	4b0c      	ldr	r3, [pc, #48]	; (8002850 <main+0xf8>)
 8002820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002822:	461a      	mov	r2, r3
 8002824:	4b0b      	ldr	r3, [pc, #44]	; (8002854 <main+0xfc>)
 8002826:	601a      	str	r2, [r3, #0]
		b = TIM3->CNT;
 8002828:	4b0b      	ldr	r3, [pc, #44]	; (8002858 <main+0x100>)
 800282a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282c:	461a      	mov	r2, r3
 800282e:	4b0b      	ldr	r3, [pc, #44]	; (800285c <main+0x104>)
 8002830:	601a      	str	r2, [r3, #0]
		if (mmode == 1) {
 8002832:	e7da      	b.n	80027ea <main+0x92>
 8002834:	200003f4 	.word	0x200003f4
 8002838:	200003ac 	.word	0x200003ac
 800283c:	2000043c 	.word	0x2000043c
 8002840:	20000685 	.word	0x20000685
 8002844:	20000686 	.word	0x20000686
 8002848:	20000684 	.word	0x20000684
 800284c:	436e0000 	.word	0x436e0000
 8002850:	40012c00 	.word	0x40012c00
 8002854:	20000688 	.word	0x20000688
 8002858:	40000400 	.word	0x40000400
 800285c:	2000068c 	.word	0x2000068c

08002860 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b094      	sub	sp, #80	; 0x50
 8002864:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002866:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800286a:	2228      	movs	r2, #40	; 0x28
 800286c:	2100      	movs	r1, #0
 800286e:	4618      	mov	r0, r3
 8002870:	f003 fe6a 	bl	8006548 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	60da      	str	r2, [r3, #12]
 8002882:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002884:	1d3b      	adds	r3, r7, #4
 8002886:	2200      	movs	r2, #0
 8002888:	601a      	str	r2, [r3, #0]
 800288a:	605a      	str	r2, [r3, #4]
 800288c:	609a      	str	r2, [r3, #8]
 800288e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002890:	2301      	movs	r3, #1
 8002892:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002894:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002898:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800289a:	2300      	movs	r3, #0
 800289c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800289e:	2301      	movs	r3, #1
 80028a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028a2:	2302      	movs	r3, #2
 80028a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80028a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80028ac:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80028b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028b6:	4618      	mov	r0, r3
 80028b8:	f002 f94c 	bl	8004b54 <HAL_RCC_OscConfig>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80028c2:	f000 fa41 	bl	8002d48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028c6:	230f      	movs	r3, #15
 80028c8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028ca:	2302      	movs	r3, #2
 80028cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028ce:	2300      	movs	r3, #0
 80028d0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80028d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028d6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028d8:	2300      	movs	r3, #0
 80028da:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80028dc:	f107 0314 	add.w	r3, r7, #20
 80028e0:	2102      	movs	r1, #2
 80028e2:	4618      	mov	r0, r3
 80028e4:	f002 fbb8 	bl	8005058 <HAL_RCC_ClockConfig>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80028ee:	f000 fa2b 	bl	8002d48 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80028f2:	2302      	movs	r3, #2
 80028f4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80028f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028fa:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028fc:	1d3b      	adds	r3, r7, #4
 80028fe:	4618      	mov	r0, r3
 8002900:	f002 fd06 	bl	8005310 <HAL_RCCEx_PeriphCLKConfig>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800290a:	f000 fa1d 	bl	8002d48 <Error_Handler>
  }
}
 800290e:	bf00      	nop
 8002910:	3750      	adds	r7, #80	; 0x50
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
	...

08002918 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800291e:	1d3b      	adds	r3, r7, #4
 8002920:	2200      	movs	r2, #0
 8002922:	601a      	str	r2, [r3, #0]
 8002924:	605a      	str	r2, [r3, #4]
 8002926:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002928:	4b2e      	ldr	r3, [pc, #184]	; (80029e4 <MX_ADC1_Init+0xcc>)
 800292a:	4a2f      	ldr	r2, [pc, #188]	; (80029e8 <MX_ADC1_Init+0xd0>)
 800292c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800292e:	4b2d      	ldr	r3, [pc, #180]	; (80029e4 <MX_ADC1_Init+0xcc>)
 8002930:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002934:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002936:	4b2b      	ldr	r3, [pc, #172]	; (80029e4 <MX_ADC1_Init+0xcc>)
 8002938:	2200      	movs	r2, #0
 800293a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800293c:	4b29      	ldr	r3, [pc, #164]	; (80029e4 <MX_ADC1_Init+0xcc>)
 800293e:	2200      	movs	r2, #0
 8002940:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002942:	4b28      	ldr	r3, [pc, #160]	; (80029e4 <MX_ADC1_Init+0xcc>)
 8002944:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002948:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800294a:	4b26      	ldr	r3, [pc, #152]	; (80029e4 <MX_ADC1_Init+0xcc>)
 800294c:	2200      	movs	r2, #0
 800294e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8002950:	4b24      	ldr	r3, [pc, #144]	; (80029e4 <MX_ADC1_Init+0xcc>)
 8002952:	2204      	movs	r2, #4
 8002954:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002956:	4823      	ldr	r0, [pc, #140]	; (80029e4 <MX_ADC1_Init+0xcc>)
 8002958:	f001 f88e 	bl	8003a78 <HAL_ADC_Init>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8002962:	f000 f9f1 	bl	8002d48 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002966:	2302      	movs	r3, #2
 8002968:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800296a:	2301      	movs	r3, #1
 800296c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 800296e:	2304      	movs	r3, #4
 8002970:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002972:	1d3b      	adds	r3, r7, #4
 8002974:	4619      	mov	r1, r3
 8002976:	481b      	ldr	r0, [pc, #108]	; (80029e4 <MX_ADC1_Init+0xcc>)
 8002978:	f001 fa50 	bl	8003e1c <HAL_ADC_ConfigChannel>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002982:	f000 f9e1 	bl	8002d48 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002986:	2303      	movs	r3, #3
 8002988:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800298a:	2302      	movs	r3, #2
 800298c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800298e:	1d3b      	adds	r3, r7, #4
 8002990:	4619      	mov	r1, r3
 8002992:	4814      	ldr	r0, [pc, #80]	; (80029e4 <MX_ADC1_Init+0xcc>)
 8002994:	f001 fa42 	bl	8003e1c <HAL_ADC_ConfigChannel>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800299e:	f000 f9d3 	bl	8002d48 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80029a2:	2304      	movs	r3, #4
 80029a4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80029a6:	2303      	movs	r3, #3
 80029a8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80029aa:	1d3b      	adds	r3, r7, #4
 80029ac:	4619      	mov	r1, r3
 80029ae:	480d      	ldr	r0, [pc, #52]	; (80029e4 <MX_ADC1_Init+0xcc>)
 80029b0:	f001 fa34 	bl	8003e1c <HAL_ADC_ConfigChannel>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80029ba:	f000 f9c5 	bl	8002d48 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80029be:	2305      	movs	r3, #5
 80029c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80029c2:	2304      	movs	r3, #4
 80029c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80029c6:	1d3b      	adds	r3, r7, #4
 80029c8:	4619      	mov	r1, r3
 80029ca:	4806      	ldr	r0, [pc, #24]	; (80029e4 <MX_ADC1_Init+0xcc>)
 80029cc:	f001 fa26 	bl	8003e1c <HAL_ADC_ConfigChannel>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80029d6:	f000 f9b7 	bl	8002d48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80029da:	bf00      	nop
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	20000338 	.word	0x20000338
 80029e8:	40012400 	.word	0x40012400

080029ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b088      	sub	sp, #32
 80029f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80029f2:	f107 030c 	add.w	r3, r7, #12
 80029f6:	2200      	movs	r2, #0
 80029f8:	601a      	str	r2, [r3, #0]
 80029fa:	605a      	str	r2, [r3, #4]
 80029fc:	609a      	str	r2, [r3, #8]
 80029fe:	60da      	str	r2, [r3, #12]
 8002a00:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a02:	1d3b      	adds	r3, r7, #4
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002a0a:	4b20      	ldr	r3, [pc, #128]	; (8002a8c <MX_TIM1_Init+0xa0>)
 8002a0c:	4a20      	ldr	r2, [pc, #128]	; (8002a90 <MX_TIM1_Init+0xa4>)
 8002a0e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002a10:	4b1e      	ldr	r3, [pc, #120]	; (8002a8c <MX_TIM1_Init+0xa0>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a16:	4b1d      	ldr	r3, [pc, #116]	; (8002a8c <MX_TIM1_Init+0xa0>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002a1c:	4b1b      	ldr	r3, [pc, #108]	; (8002a8c <MX_TIM1_Init+0xa0>)
 8002a1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a22:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a24:	4b19      	ldr	r3, [pc, #100]	; (8002a8c <MX_TIM1_Init+0xa0>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002a2a:	4b18      	ldr	r3, [pc, #96]	; (8002a8c <MX_TIM1_Init+0xa0>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a30:	4b16      	ldr	r3, [pc, #88]	; (8002a8c <MX_TIM1_Init+0xa0>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002a36:	4815      	ldr	r0, [pc, #84]	; (8002a8c <MX_TIM1_Init+0xa0>)
 8002a38:	f002 fd20 	bl	800547c <HAL_TIM_Base_Init>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002a42:	f000 f981 	bl	8002d48 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002a46:	2307      	movs	r3, #7
 8002a48:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 8002a4a:	2340      	movs	r3, #64	; 0x40
 8002a4c:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerFilter = 12;
 8002a4e:	230c      	movs	r3, #12
 8002a50:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8002a52:	f107 030c 	add.w	r3, r7, #12
 8002a56:	4619      	mov	r1, r3
 8002a58:	480c      	ldr	r0, [pc, #48]	; (8002a8c <MX_TIM1_Init+0xa0>)
 8002a5a:	f003 f93c 	bl	8005cd6 <HAL_TIM_SlaveConfigSynchro>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002a64:	f000 f970 	bl	8002d48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002a70:	1d3b      	adds	r3, r7, #4
 8002a72:	4619      	mov	r1, r3
 8002a74:	4805      	ldr	r0, [pc, #20]	; (8002a8c <MX_TIM1_Init+0xa0>)
 8002a76:	f003 fcd3 	bl	8006420 <HAL_TIMEx_MasterConfigSynchronization>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002a80:	f000 f962 	bl	8002d48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002a84:	bf00      	nop
 8002a86:	3720      	adds	r7, #32
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	200003ac 	.word	0x200003ac
 8002a90:	40012c00 	.word	0x40012c00

08002a94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b08e      	sub	sp, #56	; 0x38
 8002a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a9a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	605a      	str	r2, [r3, #4]
 8002aa4:	609a      	str	r2, [r3, #8]
 8002aa6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002aa8:	f107 0320 	add.w	r3, r7, #32
 8002aac:	2200      	movs	r2, #0
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ab2:	1d3b      	adds	r3, r7, #4
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	601a      	str	r2, [r3, #0]
 8002ab8:	605a      	str	r2, [r3, #4]
 8002aba:	609a      	str	r2, [r3, #8]
 8002abc:	60da      	str	r2, [r3, #12]
 8002abe:	611a      	str	r2, [r3, #16]
 8002ac0:	615a      	str	r2, [r3, #20]
 8002ac2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ac4:	4b3d      	ldr	r3, [pc, #244]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002ac6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002aca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8002acc:	4b3b      	ldr	r3, [pc, #236]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002ace:	2263      	movs	r2, #99	; 0x63
 8002ad0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ad2:	4b3a      	ldr	r3, [pc, #232]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8002ad8:	4b38      	ldr	r3, [pc, #224]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002ada:	f242 720f 	movw	r2, #9999	; 0x270f
 8002ade:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ae0:	4b36      	ldr	r3, [pc, #216]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002ae6:	4b35      	ldr	r3, [pc, #212]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002ae8:	2280      	movs	r2, #128	; 0x80
 8002aea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002aec:	4833      	ldr	r0, [pc, #204]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002aee:	f002 fcc5 	bl	800547c <HAL_TIM_Base_Init>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002af8:	f000 f926 	bl	8002d48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002afc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b00:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002b02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b06:	4619      	mov	r1, r3
 8002b08:	482c      	ldr	r0, [pc, #176]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002b0a:	f003 f81d 	bl	8005b48 <HAL_TIM_ConfigClockSource>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d001      	beq.n	8002b18 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002b14:	f000 f918 	bl	8002d48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002b18:	4828      	ldr	r0, [pc, #160]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002b1a:	f002 fd51 	bl	80055c0 <HAL_TIM_PWM_Init>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d001      	beq.n	8002b28 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002b24:	f000 f910 	bl	8002d48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b30:	f107 0320 	add.w	r3, r7, #32
 8002b34:	4619      	mov	r1, r3
 8002b36:	4821      	ldr	r0, [pc, #132]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002b38:	f003 fc72 	bl	8006420 <HAL_TIMEx_MasterConfigSynchronization>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002b42:	f000 f901 	bl	8002d48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b46:	2360      	movs	r3, #96	; 0x60
 8002b48:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b52:	2300      	movs	r3, #0
 8002b54:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b56:	1d3b      	adds	r3, r7, #4
 8002b58:	2200      	movs	r2, #0
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	4817      	ldr	r0, [pc, #92]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002b5e:	f002 ff31 	bl	80059c4 <HAL_TIM_PWM_ConfigChannel>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002b68:	f000 f8ee 	bl	8002d48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b6c:	1d3b      	adds	r3, r7, #4
 8002b6e:	2204      	movs	r2, #4
 8002b70:	4619      	mov	r1, r3
 8002b72:	4812      	ldr	r0, [pc, #72]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002b74:	f002 ff26 	bl	80059c4 <HAL_TIM_PWM_ConfigChannel>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8002b7e:	f000 f8e3 	bl	8002d48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002b82:	1d3b      	adds	r3, r7, #4
 8002b84:	2208      	movs	r2, #8
 8002b86:	4619      	mov	r1, r3
 8002b88:	480c      	ldr	r0, [pc, #48]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002b8a:	f002 ff1b 	bl	80059c4 <HAL_TIM_PWM_ConfigChannel>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d001      	beq.n	8002b98 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8002b94:	f000 f8d8 	bl	8002d48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002b98:	1d3b      	adds	r3, r7, #4
 8002b9a:	220c      	movs	r2, #12
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	4807      	ldr	r0, [pc, #28]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002ba0:	f002 ff10 	bl	80059c4 <HAL_TIM_PWM_ConfigChannel>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8002baa:	f000 f8cd 	bl	8002d48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002bae:	4803      	ldr	r0, [pc, #12]	; (8002bbc <MX_TIM2_Init+0x128>)
 8002bb0:	f000 f9f8 	bl	8002fa4 <HAL_TIM_MspPostInit>

}
 8002bb4:	bf00      	nop
 8002bb6:	3738      	adds	r7, #56	; 0x38
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	200003f4 	.word	0x200003f4

08002bc0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b088      	sub	sp, #32
 8002bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002bc6:	f107 030c 	add.w	r3, r7, #12
 8002bca:	2200      	movs	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	605a      	str	r2, [r3, #4]
 8002bd0:	609a      	str	r2, [r3, #8]
 8002bd2:	60da      	str	r2, [r3, #12]
 8002bd4:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bd6:	1d3b      	adds	r3, r7, #4
 8002bd8:	2200      	movs	r2, #0
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002bde:	4b1f      	ldr	r3, [pc, #124]	; (8002c5c <MX_TIM3_Init+0x9c>)
 8002be0:	4a1f      	ldr	r2, [pc, #124]	; (8002c60 <MX_TIM3_Init+0xa0>)
 8002be2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002be4:	4b1d      	ldr	r3, [pc, #116]	; (8002c5c <MX_TIM3_Init+0x9c>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bea:	4b1c      	ldr	r3, [pc, #112]	; (8002c5c <MX_TIM3_Init+0x9c>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002bf0:	4b1a      	ldr	r3, [pc, #104]	; (8002c5c <MX_TIM3_Init+0x9c>)
 8002bf2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bf6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bf8:	4b18      	ldr	r3, [pc, #96]	; (8002c5c <MX_TIM3_Init+0x9c>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bfe:	4b17      	ldr	r3, [pc, #92]	; (8002c5c <MX_TIM3_Init+0x9c>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002c04:	4815      	ldr	r0, [pc, #84]	; (8002c5c <MX_TIM3_Init+0x9c>)
 8002c06:	f002 fc39 	bl	800547c <HAL_TIM_Base_Init>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002c10:	f000 f89a 	bl	8002d48 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002c14:	2307      	movs	r3, #7
 8002c16:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 8002c18:	2340      	movs	r3, #64	; 0x40
 8002c1a:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerFilter = 12;
 8002c1c:	230c      	movs	r3, #12
 8002c1e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8002c20:	f107 030c 	add.w	r3, r7, #12
 8002c24:	4619      	mov	r1, r3
 8002c26:	480d      	ldr	r0, [pc, #52]	; (8002c5c <MX_TIM3_Init+0x9c>)
 8002c28:	f003 f855 	bl	8005cd6 <HAL_TIM_SlaveConfigSynchro>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002c32:	f000 f889 	bl	8002d48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c36:	2300      	movs	r3, #0
 8002c38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002c3e:	1d3b      	adds	r3, r7, #4
 8002c40:	4619      	mov	r1, r3
 8002c42:	4806      	ldr	r0, [pc, #24]	; (8002c5c <MX_TIM3_Init+0x9c>)
 8002c44:	f003 fbec 	bl	8006420 <HAL_TIMEx_MasterConfigSynchronization>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002c4e:	f000 f87b 	bl	8002d48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002c52:	bf00      	nop
 8002c54:	3720      	adds	r7, #32
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	2000043c 	.word	0x2000043c
 8002c60:	40000400 	.word	0x40000400

08002c64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002c6a:	4b0c      	ldr	r3, [pc, #48]	; (8002c9c <MX_DMA_Init+0x38>)
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	4a0b      	ldr	r2, [pc, #44]	; (8002c9c <MX_DMA_Init+0x38>)
 8002c70:	f043 0301 	orr.w	r3, r3, #1
 8002c74:	6153      	str	r3, [r2, #20]
 8002c76:	4b09      	ldr	r3, [pc, #36]	; (8002c9c <MX_DMA_Init+0x38>)
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	607b      	str	r3, [r7, #4]
 8002c80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002c82:	2200      	movs	r2, #0
 8002c84:	2100      	movs	r1, #0
 8002c86:	200b      	movs	r0, #11
 8002c88:	f001 fb99 	bl	80043be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002c8c:	200b      	movs	r0, #11
 8002c8e:	f001 fbb2 	bl	80043f6 <HAL_NVIC_EnableIRQ>

}
 8002c92:	bf00      	nop
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40021000 	.word	0x40021000

08002ca0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b088      	sub	sp, #32
 8002ca4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca6:	f107 0310 	add.w	r3, r7, #16
 8002caa:	2200      	movs	r2, #0
 8002cac:	601a      	str	r2, [r3, #0]
 8002cae:	605a      	str	r2, [r3, #4]
 8002cb0:	609a      	str	r2, [r3, #8]
 8002cb2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cb4:	4b21      	ldr	r3, [pc, #132]	; (8002d3c <MX_GPIO_Init+0x9c>)
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	4a20      	ldr	r2, [pc, #128]	; (8002d3c <MX_GPIO_Init+0x9c>)
 8002cba:	f043 0320 	orr.w	r3, r3, #32
 8002cbe:	6193      	str	r3, [r2, #24]
 8002cc0:	4b1e      	ldr	r3, [pc, #120]	; (8002d3c <MX_GPIO_Init+0x9c>)
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	f003 0320 	and.w	r3, r3, #32
 8002cc8:	60fb      	str	r3, [r7, #12]
 8002cca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ccc:	4b1b      	ldr	r3, [pc, #108]	; (8002d3c <MX_GPIO_Init+0x9c>)
 8002cce:	699b      	ldr	r3, [r3, #24]
 8002cd0:	4a1a      	ldr	r2, [pc, #104]	; (8002d3c <MX_GPIO_Init+0x9c>)
 8002cd2:	f043 0304 	orr.w	r3, r3, #4
 8002cd6:	6193      	str	r3, [r2, #24]
 8002cd8:	4b18      	ldr	r3, [pc, #96]	; (8002d3c <MX_GPIO_Init+0x9c>)
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	f003 0304 	and.w	r3, r3, #4
 8002ce0:	60bb      	str	r3, [r7, #8]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ce4:	4b15      	ldr	r3, [pc, #84]	; (8002d3c <MX_GPIO_Init+0x9c>)
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	4a14      	ldr	r2, [pc, #80]	; (8002d3c <MX_GPIO_Init+0x9c>)
 8002cea:	f043 0308 	orr.w	r3, r3, #8
 8002cee:	6193      	str	r3, [r2, #24]
 8002cf0:	4b12      	ldr	r3, [pc, #72]	; (8002d3c <MX_GPIO_Init+0x9c>)
 8002cf2:	699b      	ldr	r3, [r3, #24]
 8002cf4:	f003 0308 	and.w	r3, r3, #8
 8002cf8:	607b      	str	r3, [r7, #4]
 8002cfa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002d00:	4b0f      	ldr	r3, [pc, #60]	; (8002d40 <MX_GPIO_Init+0xa0>)
 8002d02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d04:	2301      	movs	r3, #1
 8002d06:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d08:	f107 0310 	add.w	r3, r7, #16
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	480d      	ldr	r0, [pc, #52]	; (8002d44 <MX_GPIO_Init+0xa4>)
 8002d10:	f001 fd7a 	bl	8004808 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002d14:	2200      	movs	r2, #0
 8002d16:	2100      	movs	r1, #0
 8002d18:	2006      	movs	r0, #6
 8002d1a:	f001 fb50 	bl	80043be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002d1e:	2006      	movs	r0, #6
 8002d20:	f001 fb69 	bl	80043f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002d24:	2200      	movs	r2, #0
 8002d26:	2100      	movs	r1, #0
 8002d28:	2007      	movs	r0, #7
 8002d2a:	f001 fb48 	bl	80043be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002d2e:	2007      	movs	r0, #7
 8002d30:	f001 fb61 	bl	80043f6 <HAL_NVIC_EnableIRQ>

}
 8002d34:	bf00      	nop
 8002d36:	3720      	adds	r7, #32
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40021000 	.word	0x40021000
 8002d40:	10210000 	.word	0x10210000
 8002d44:	40010c00 	.word	0x40010c00

08002d48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d4c:	b672      	cpsid	i
}
 8002d4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002d50:	e7fe      	b.n	8002d50 <Error_Handler+0x8>
	...

08002d54 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002d5a:	4b15      	ldr	r3, [pc, #84]	; (8002db0 <HAL_MspInit+0x5c>)
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	4a14      	ldr	r2, [pc, #80]	; (8002db0 <HAL_MspInit+0x5c>)
 8002d60:	f043 0301 	orr.w	r3, r3, #1
 8002d64:	6193      	str	r3, [r2, #24]
 8002d66:	4b12      	ldr	r3, [pc, #72]	; (8002db0 <HAL_MspInit+0x5c>)
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	60bb      	str	r3, [r7, #8]
 8002d70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d72:	4b0f      	ldr	r3, [pc, #60]	; (8002db0 <HAL_MspInit+0x5c>)
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	4a0e      	ldr	r2, [pc, #56]	; (8002db0 <HAL_MspInit+0x5c>)
 8002d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d7c:	61d3      	str	r3, [r2, #28]
 8002d7e:	4b0c      	ldr	r3, [pc, #48]	; (8002db0 <HAL_MspInit+0x5c>)
 8002d80:	69db      	ldr	r3, [r3, #28]
 8002d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d86:	607b      	str	r3, [r7, #4]
 8002d88:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002d8a:	4b0a      	ldr	r3, [pc, #40]	; (8002db4 <HAL_MspInit+0x60>)
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002d96:	60fb      	str	r3, [r7, #12]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d9e:	60fb      	str	r3, [r7, #12]
 8002da0:	4a04      	ldr	r2, [pc, #16]	; (8002db4 <HAL_MspInit+0x60>)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002da6:	bf00      	nop
 8002da8:	3714      	adds	r7, #20
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bc80      	pop	{r7}
 8002dae:	4770      	bx	lr
 8002db0:	40021000 	.word	0x40021000
 8002db4:	40010000 	.word	0x40010000

08002db8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b088      	sub	sp, #32
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc0:	f107 0310 	add.w	r3, r7, #16
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	605a      	str	r2, [r3, #4]
 8002dca:	609a      	str	r2, [r3, #8]
 8002dcc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a28      	ldr	r2, [pc, #160]	; (8002e74 <HAL_ADC_MspInit+0xbc>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d149      	bne.n	8002e6c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002dd8:	4b27      	ldr	r3, [pc, #156]	; (8002e78 <HAL_ADC_MspInit+0xc0>)
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	4a26      	ldr	r2, [pc, #152]	; (8002e78 <HAL_ADC_MspInit+0xc0>)
 8002dde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002de2:	6193      	str	r3, [r2, #24]
 8002de4:	4b24      	ldr	r3, [pc, #144]	; (8002e78 <HAL_ADC_MspInit+0xc0>)
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dec:	60fb      	str	r3, [r7, #12]
 8002dee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002df0:	4b21      	ldr	r3, [pc, #132]	; (8002e78 <HAL_ADC_MspInit+0xc0>)
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	4a20      	ldr	r2, [pc, #128]	; (8002e78 <HAL_ADC_MspInit+0xc0>)
 8002df6:	f043 0304 	orr.w	r3, r3, #4
 8002dfa:	6193      	str	r3, [r2, #24]
 8002dfc:	4b1e      	ldr	r3, [pc, #120]	; (8002e78 <HAL_ADC_MspInit+0xc0>)
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	f003 0304 	and.w	r3, r3, #4
 8002e04:	60bb      	str	r3, [r7, #8]
 8002e06:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002e08:	233c      	movs	r3, #60	; 0x3c
 8002e0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e10:	f107 0310 	add.w	r3, r7, #16
 8002e14:	4619      	mov	r1, r3
 8002e16:	4819      	ldr	r0, [pc, #100]	; (8002e7c <HAL_ADC_MspInit+0xc4>)
 8002e18:	f001 fcf6 	bl	8004808 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002e1c:	4b18      	ldr	r3, [pc, #96]	; (8002e80 <HAL_ADC_MspInit+0xc8>)
 8002e1e:	4a19      	ldr	r2, [pc, #100]	; (8002e84 <HAL_ADC_MspInit+0xcc>)
 8002e20:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e22:	4b17      	ldr	r3, [pc, #92]	; (8002e80 <HAL_ADC_MspInit+0xc8>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e28:	4b15      	ldr	r3, [pc, #84]	; (8002e80 <HAL_ADC_MspInit+0xc8>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002e2e:	4b14      	ldr	r3, [pc, #80]	; (8002e80 <HAL_ADC_MspInit+0xc8>)
 8002e30:	2280      	movs	r2, #128	; 0x80
 8002e32:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e34:	4b12      	ldr	r3, [pc, #72]	; (8002e80 <HAL_ADC_MspInit+0xc8>)
 8002e36:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e3a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e3c:	4b10      	ldr	r3, [pc, #64]	; (8002e80 <HAL_ADC_MspInit+0xc8>)
 8002e3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e42:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002e44:	4b0e      	ldr	r3, [pc, #56]	; (8002e80 <HAL_ADC_MspInit+0xc8>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002e4a:	4b0d      	ldr	r3, [pc, #52]	; (8002e80 <HAL_ADC_MspInit+0xc8>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e50:	480b      	ldr	r0, [pc, #44]	; (8002e80 <HAL_ADC_MspInit+0xc8>)
 8002e52:	f001 faeb 	bl	800442c <HAL_DMA_Init>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8002e5c:	f7ff ff74 	bl	8002d48 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a07      	ldr	r2, [pc, #28]	; (8002e80 <HAL_ADC_MspInit+0xc8>)
 8002e64:	621a      	str	r2, [r3, #32]
 8002e66:	4a06      	ldr	r2, [pc, #24]	; (8002e80 <HAL_ADC_MspInit+0xc8>)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002e6c:	bf00      	nop
 8002e6e:	3720      	adds	r7, #32
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	40012400 	.word	0x40012400
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	40010800 	.word	0x40010800
 8002e80:	20000368 	.word	0x20000368
 8002e84:	40020008 	.word	0x40020008

08002e88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b08c      	sub	sp, #48	; 0x30
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e90:	f107 0320 	add.w	r3, r7, #32
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	605a      	str	r2, [r3, #4]
 8002e9a:	609a      	str	r2, [r3, #8]
 8002e9c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a3c      	ldr	r2, [pc, #240]	; (8002f94 <HAL_TIM_Base_MspInit+0x10c>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d12d      	bne.n	8002f04 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ea8:	4b3b      	ldr	r3, [pc, #236]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	4a3a      	ldr	r2, [pc, #232]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002eae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002eb2:	6193      	str	r3, [r2, #24]
 8002eb4:	4b38      	ldr	r3, [pc, #224]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ebc:	61fb      	str	r3, [r7, #28]
 8002ebe:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ec0:	4b35      	ldr	r3, [pc, #212]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	4a34      	ldr	r2, [pc, #208]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002ec6:	f043 0304 	orr.w	r3, r3, #4
 8002eca:	6193      	str	r3, [r2, #24]
 8002ecc:	4b32      	ldr	r3, [pc, #200]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	f003 0304 	and.w	r3, r3, #4
 8002ed4:	61bb      	str	r3, [r7, #24]
 8002ed6:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ed8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002edc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ee6:	f107 0320 	add.w	r3, r7, #32
 8002eea:	4619      	mov	r1, r3
 8002eec:	482b      	ldr	r0, [pc, #172]	; (8002f9c <HAL_TIM_Base_MspInit+0x114>)
 8002eee:	f001 fc8b 	bl	8004808 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	2019      	movs	r0, #25
 8002ef8:	f001 fa61 	bl	80043be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002efc:	2019      	movs	r0, #25
 8002efe:	f001 fa7a 	bl	80043f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002f02:	e042      	b.n	8002f8a <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM2)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f0c:	d10c      	bne.n	8002f28 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f0e:	4b22      	ldr	r3, [pc, #136]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002f10:	69db      	ldr	r3, [r3, #28]
 8002f12:	4a21      	ldr	r2, [pc, #132]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002f14:	f043 0301 	orr.w	r3, r3, #1
 8002f18:	61d3      	str	r3, [r2, #28]
 8002f1a:	4b1f      	ldr	r3, [pc, #124]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002f1c:	69db      	ldr	r3, [r3, #28]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	617b      	str	r3, [r7, #20]
 8002f24:	697b      	ldr	r3, [r7, #20]
}
 8002f26:	e030      	b.n	8002f8a <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM3)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a1c      	ldr	r2, [pc, #112]	; (8002fa0 <HAL_TIM_Base_MspInit+0x118>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d12b      	bne.n	8002f8a <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f32:	4b19      	ldr	r3, [pc, #100]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	4a18      	ldr	r2, [pc, #96]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002f38:	f043 0302 	orr.w	r3, r3, #2
 8002f3c:	61d3      	str	r3, [r2, #28]
 8002f3e:	4b16      	ldr	r3, [pc, #88]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002f40:	69db      	ldr	r3, [r3, #28]
 8002f42:	f003 0302 	and.w	r3, r3, #2
 8002f46:	613b      	str	r3, [r7, #16]
 8002f48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f4a:	4b13      	ldr	r3, [pc, #76]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	4a12      	ldr	r2, [pc, #72]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002f50:	f043 0304 	orr.w	r3, r3, #4
 8002f54:	6193      	str	r3, [r2, #24]
 8002f56:	4b10      	ldr	r3, [pc, #64]	; (8002f98 <HAL_TIM_Base_MspInit+0x110>)
 8002f58:	699b      	ldr	r3, [r3, #24]
 8002f5a:	f003 0304 	and.w	r3, r3, #4
 8002f5e:	60fb      	str	r3, [r7, #12]
 8002f60:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002f62:	2340      	movs	r3, #64	; 0x40
 8002f64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f66:	2300      	movs	r3, #0
 8002f68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f6e:	f107 0320 	add.w	r3, r7, #32
 8002f72:	4619      	mov	r1, r3
 8002f74:	4809      	ldr	r0, [pc, #36]	; (8002f9c <HAL_TIM_Base_MspInit+0x114>)
 8002f76:	f001 fc47 	bl	8004808 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	201d      	movs	r0, #29
 8002f80:	f001 fa1d 	bl	80043be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002f84:	201d      	movs	r0, #29
 8002f86:	f001 fa36 	bl	80043f6 <HAL_NVIC_EnableIRQ>
}
 8002f8a:	bf00      	nop
 8002f8c:	3730      	adds	r7, #48	; 0x30
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	40012c00 	.word	0x40012c00
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	40010800 	.word	0x40010800
 8002fa0:	40000400 	.word	0x40000400

08002fa4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b08a      	sub	sp, #40	; 0x28
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fac:	f107 0314 	add.w	r3, r7, #20
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	605a      	str	r2, [r3, #4]
 8002fb6:	609a      	str	r2, [r3, #8]
 8002fb8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fc2:	d142      	bne.n	800304a <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fc4:	4b23      	ldr	r3, [pc, #140]	; (8003054 <HAL_TIM_MspPostInit+0xb0>)
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	4a22      	ldr	r2, [pc, #136]	; (8003054 <HAL_TIM_MspPostInit+0xb0>)
 8002fca:	f043 0304 	orr.w	r3, r3, #4
 8002fce:	6193      	str	r3, [r2, #24]
 8002fd0:	4b20      	ldr	r3, [pc, #128]	; (8003054 <HAL_TIM_MspPostInit+0xb0>)
 8002fd2:	699b      	ldr	r3, [r3, #24]
 8002fd4:	f003 0304 	and.w	r3, r3, #4
 8002fd8:	613b      	str	r3, [r7, #16]
 8002fda:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fdc:	4b1d      	ldr	r3, [pc, #116]	; (8003054 <HAL_TIM_MspPostInit+0xb0>)
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	4a1c      	ldr	r2, [pc, #112]	; (8003054 <HAL_TIM_MspPostInit+0xb0>)
 8002fe2:	f043 0308 	orr.w	r3, r3, #8
 8002fe6:	6193      	str	r3, [r2, #24]
 8002fe8:	4b1a      	ldr	r3, [pc, #104]	; (8003054 <HAL_TIM_MspPostInit+0xb0>)
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	f003 0308 	and.w	r3, r3, #8
 8002ff0:	60fb      	str	r3, [r7, #12]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003000:	f107 0314 	add.w	r3, r7, #20
 8003004:	4619      	mov	r1, r3
 8003006:	4814      	ldr	r0, [pc, #80]	; (8003058 <HAL_TIM_MspPostInit+0xb4>)
 8003008:	f001 fbfe 	bl	8004808 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800300c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003010:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003012:	2302      	movs	r3, #2
 8003014:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003016:	2302      	movs	r3, #2
 8003018:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800301a:	f107 0314 	add.w	r3, r7, #20
 800301e:	4619      	mov	r1, r3
 8003020:	480e      	ldr	r0, [pc, #56]	; (800305c <HAL_TIM_MspPostInit+0xb8>)
 8003022:	f001 fbf1 	bl	8004808 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8003026:	4b0e      	ldr	r3, [pc, #56]	; (8003060 <HAL_TIM_MspPostInit+0xbc>)
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	627b      	str	r3, [r7, #36]	; 0x24
 800302c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800302e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003032:	627b      	str	r3, [r7, #36]	; 0x24
 8003034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003036:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800303a:	627b      	str	r3, [r7, #36]	; 0x24
 800303c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003042:	627b      	str	r3, [r7, #36]	; 0x24
 8003044:	4a06      	ldr	r2, [pc, #24]	; (8003060 <HAL_TIM_MspPostInit+0xbc>)
 8003046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003048:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800304a:	bf00      	nop
 800304c:	3728      	adds	r7, #40	; 0x28
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40021000 	.word	0x40021000
 8003058:	40010800 	.word	0x40010800
 800305c:	40010c00 	.word	0x40010c00
 8003060:	40010000 	.word	0x40010000

08003064 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8003068:	e7fe      	b.n	8003068 <NMI_Handler+0x4>

0800306a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800306a:	b480      	push	{r7}
 800306c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800306e:	e7fe      	b.n	800306e <HardFault_Handler+0x4>

08003070 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003074:	e7fe      	b.n	8003074 <MemManage_Handler+0x4>

08003076 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003076:	b480      	push	{r7}
 8003078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800307a:	e7fe      	b.n	800307a <BusFault_Handler+0x4>

0800307c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003080:	e7fe      	b.n	8003080 <UsageFault_Handler+0x4>

08003082 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003082:	b480      	push	{r7}
 8003084:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003086:	bf00      	nop
 8003088:	46bd      	mov	sp, r7
 800308a:	bc80      	pop	{r7}
 800308c:	4770      	bx	lr

0800308e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800308e:	b480      	push	{r7}
 8003090:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003092:	bf00      	nop
 8003094:	46bd      	mov	sp, r7
 8003096:	bc80      	pop	{r7}
 8003098:	4770      	bx	lr

0800309a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800309a:	b480      	push	{r7}
 800309c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800309e:	bf00      	nop
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bc80      	pop	{r7}
 80030a4:	4770      	bx	lr

080030a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030a6:	b580      	push	{r7, lr}
 80030a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030aa:	f000 fca5 	bl	80039f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030ae:	bf00      	nop
 80030b0:	bd80      	pop	{r7, pc}
	...

080030b4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80030b8:	2001      	movs	r0, #1
 80030ba:	f001 fd29 	bl	8004b10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
	mmode = 1;
 80030be:	4b02      	ldr	r3, [pc, #8]	; (80030c8 <EXTI0_IRQHandler+0x14>)
 80030c0:	2201      	movs	r2, #1
 80030c2:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI0_IRQn 1 */
}
 80030c4:	bf00      	nop
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	20000685 	.word	0x20000685

080030cc <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80030d0:	2002      	movs	r0, #2
 80030d2:	f001 fd1d 	bl	8004b10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
	mmode = 2;
 80030d6:	4b02      	ldr	r3, [pc, #8]	; (80030e0 <EXTI1_IRQHandler+0x14>)
 80030d8:	2202      	movs	r2, #2
 80030da:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI1_IRQn 1 */
}
 80030dc:	bf00      	nop
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	20000685 	.word	0x20000685

080030e4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	dma_complete = true;
 80030e8:	4b03      	ldr	r3, [pc, #12]	; (80030f8 <DMA1_Channel1_IRQHandler+0x14>)
 80030ea:	2201      	movs	r2, #1
 80030ec:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80030ee:	4803      	ldr	r0, [pc, #12]	; (80030fc <DMA1_Channel1_IRQHandler+0x18>)
 80030f0:	f001 fa56 	bl	80045a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80030f4:	bf00      	nop
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	20000328 	.word	0x20000328
 80030fc:	20000368 	.word	0x20000368

08003100 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
	if(status == u_turn || status == turn_right_90 || status == turn_right_45 || status == straight){
 8003104:	4b1f      	ldr	r3, [pc, #124]	; (8003184 <TIM1_UP_IRQHandler+0x84>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	b25b      	sxtb	r3, r3
 800310a:	f113 0f05 	cmn.w	r3, #5
 800310e:	d011      	beq.n	8003134 <TIM1_UP_IRQHandler+0x34>
 8003110:	4b1c      	ldr	r3, [pc, #112]	; (8003184 <TIM1_UP_IRQHandler+0x84>)
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	b25b      	sxtb	r3, r3
 8003116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800311a:	d00b      	beq.n	8003134 <TIM1_UP_IRQHandler+0x34>
 800311c:	4b19      	ldr	r3, [pc, #100]	; (8003184 <TIM1_UP_IRQHandler+0x84>)
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	b25b      	sxtb	r3, r3
 8003122:	f113 0f02 	cmn.w	r3, #2
 8003126:	d005      	beq.n	8003134 <TIM1_UP_IRQHandler+0x34>
 8003128:	4b16      	ldr	r3, [pc, #88]	; (8003184 <TIM1_UP_IRQHandler+0x84>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	b25b      	sxtb	r3, r3
 800312e:	f113 0f06 	cmn.w	r3, #6
 8003132:	d103      	bne.n	800313c <TIM1_UP_IRQHandler+0x3c>
		status = 0;
 8003134:	4b13      	ldr	r3, [pc, #76]	; (8003184 <TIM1_UP_IRQHandler+0x84>)
 8003136:	2200      	movs	r2, #0
 8003138:	701a      	strb	r2, [r3, #0]
 800313a:	e01d      	b.n	8003178 <TIM1_UP_IRQHandler+0x78>
	} else {
		switch(status){
 800313c:	4b11      	ldr	r3, [pc, #68]	; (8003184 <TIM1_UP_IRQHandler+0x84>)
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	b25b      	sxtb	r3, r3
 8003142:	f113 0f04 	cmn.w	r3, #4
 8003146:	d003      	beq.n	8003150 <TIM1_UP_IRQHandler+0x50>
 8003148:	f113 0f03 	cmn.w	r3, #3
 800314c:	d00a      	beq.n	8003164 <TIM1_UP_IRQHandler+0x64>
 800314e:	e013      	b.n	8003178 <TIM1_UP_IRQHandler+0x78>
			case turn_left_90:
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 500);
 8003150:	4b0d      	ldr	r3, [pc, #52]	; (8003188 <TIM1_UP_IRQHandler+0x88>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003158:	641a      	str	r2, [r3, #64]	; 0x40
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 800315a:	4b0b      	ldr	r3, [pc, #44]	; (8003188 <TIM1_UP_IRQHandler+0x88>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2200      	movs	r2, #0
 8003160:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
 8003162:	e009      	b.n	8003178 <TIM1_UP_IRQHandler+0x78>
			case turn_left_45:
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 500);
 8003164:	4b08      	ldr	r3, [pc, #32]	; (8003188 <TIM1_UP_IRQHandler+0x88>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800316c:	641a      	str	r2, [r3, #64]	; 0x40
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 800316e:	4b06      	ldr	r3, [pc, #24]	; (8003188 <TIM1_UP_IRQHandler+0x88>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2200      	movs	r2, #0
 8003174:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
 8003176:	bf00      	nop
		}
	}
  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003178:	4804      	ldr	r0, [pc, #16]	; (800318c <TIM1_UP_IRQHandler+0x8c>)
 800317a:	f002 fb1b 	bl	80057b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800317e:	bf00      	nop
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	20000686 	.word	0x20000686
 8003188:	200003f4 	.word	0x200003f4
 800318c:	200003ac 	.word	0x200003ac

08003190 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	if(status == turn_left_90 || status == turn_left_45){
 8003194:	4b29      	ldr	r3, [pc, #164]	; (800323c <TIM3_IRQHandler+0xac>)
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	b25b      	sxtb	r3, r3
 800319a:	f113 0f04 	cmn.w	r3, #4
 800319e:	d005      	beq.n	80031ac <TIM3_IRQHandler+0x1c>
 80031a0:	4b26      	ldr	r3, [pc, #152]	; (800323c <TIM3_IRQHandler+0xac>)
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	b25b      	sxtb	r3, r3
 80031a6:	f113 0f03 	cmn.w	r3, #3
 80031aa:	d103      	bne.n	80031b4 <TIM3_IRQHandler+0x24>
		status = 0;
 80031ac:	4b23      	ldr	r3, [pc, #140]	; (800323c <TIM3_IRQHandler+0xac>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	701a      	strb	r2, [r3, #0]
 80031b2:	e03e      	b.n	8003232 <TIM3_IRQHandler+0xa2>
	} else  {
		switch(status){
 80031b4:	4b21      	ldr	r3, [pc, #132]	; (800323c <TIM3_IRQHandler+0xac>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	b25b      	sxtb	r3, r3
 80031ba:	3306      	adds	r3, #6
 80031bc:	2b05      	cmp	r3, #5
 80031be:	d838      	bhi.n	8003232 <TIM3_IRQHandler+0xa2>
 80031c0:	a201      	add	r2, pc, #4	; (adr r2, 80031c8 <TIM3_IRQHandler+0x38>)
 80031c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031c6:	bf00      	nop
 80031c8:	0800321d 	.word	0x0800321d
 80031cc:	080031e1 	.word	0x080031e1
 80031d0:	08003233 	.word	0x08003233
 80031d4:	08003233 	.word	0x08003233
 80031d8:	08003209 	.word	0x08003209
 80031dc:	080031f5 	.word	0x080031f5
			case u_turn:
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 500);
 80031e0:	4b17      	ldr	r3, [pc, #92]	; (8003240 <TIM3_IRQHandler+0xb0>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80031e8:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 500);
 80031ea:	4b15      	ldr	r3, [pc, #84]	; (8003240 <TIM3_IRQHandler+0xb0>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80031f2:	63da      	str	r2, [r3, #60]	; 0x3c
			case turn_right_90:
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 500);
 80031f4:	4b12      	ldr	r3, [pc, #72]	; (8003240 <TIM3_IRQHandler+0xb0>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80031fc:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80031fe:	4b10      	ldr	r3, [pc, #64]	; (8003240 <TIM3_IRQHandler+0xb0>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2200      	movs	r2, #0
 8003204:	639a      	str	r2, [r3, #56]	; 0x38
				break;
 8003206:	e014      	b.n	8003232 <TIM3_IRQHandler+0xa2>
			case turn_right_45:
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 500);
 8003208:	4b0d      	ldr	r3, [pc, #52]	; (8003240 <TIM3_IRQHandler+0xb0>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003210:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8003212:	4b0b      	ldr	r3, [pc, #44]	; (8003240 <TIM3_IRQHandler+0xb0>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2200      	movs	r2, #0
 8003218:	639a      	str	r2, [r3, #56]	; 0x38
				break;
 800321a:	e00a      	b.n	8003232 <TIM3_IRQHandler+0xa2>
			case straight:
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 500);
 800321c:	4b08      	ldr	r3, [pc, #32]	; (8003240 <TIM3_IRQHandler+0xb0>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003224:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 500);
 8003226:	4b06      	ldr	r3, [pc, #24]	; (8003240 <TIM3_IRQHandler+0xb0>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800322e:	641a      	str	r2, [r3, #64]	; 0x40
				break;
 8003230:	bf00      	nop
		}
	}
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003232:	4804      	ldr	r0, [pc, #16]	; (8003244 <TIM3_IRQHandler+0xb4>)
 8003234:	f002 fabe 	bl	80057b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003238:	bf00      	nop
 800323a:	bd80      	pop	{r7, pc}
 800323c:	20000686 	.word	0x20000686
 8003240:	200003f4 	.word	0x200003f4
 8003244:	2000043c 	.word	0x2000043c

08003248 <SystemInit>:
 *         SystemCoreClock variable.
 * @note   This function should be used only after reset.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8003248:	b480      	push	{r7}
 800324a:	af00      	add	r7, sp, #0

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800324c:	bf00      	nop
 800324e:	46bd      	mov	sp, r7
 8003250:	bc80      	pop	{r7}
 8003252:	4770      	bx	lr

08003254 <u_turnf>:

const float uturn_arc_en = (float)halfSize_MicroMouse * M_PI * 2 * (180.0/360) * counts_per_1mm;
const float turn90_arc_en = (float)halfSize_MicroMouse * M_PI * 4 * (90.0/360) * counts_per_1mm;
const float turn45_arc_en = (float)halfSize_MicroMouse * M_PI * 4 * (45.0/360) * counts_per_1mm;

void u_turnf(uint8_t *direction) {
 8003254:	b590      	push	{r4, r7, lr}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
	switch(*direction){
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	2b03      	cmp	r3, #3
 8003262:	d81b      	bhi.n	800329c <u_turnf+0x48>
 8003264:	a201      	add	r2, pc, #4	; (adr r2, 800326c <u_turnf+0x18>)
 8003266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800326a:	bf00      	nop
 800326c:	0800327d 	.word	0x0800327d
 8003270:	08003285 	.word	0x08003285
 8003274:	0800328d 	.word	0x0800328d
 8003278:	08003295 	.word	0x08003295
		case west:  *direction = east;   break;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	701a      	strb	r2, [r3, #0]
 8003282:	e00b      	b.n	800329c <u_turnf+0x48>
		case east:  *direction = west;   break;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	701a      	strb	r2, [r3, #0]
 800328a:	e007      	b.n	800329c <u_turnf+0x48>
		case north: *direction = south;  break;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2203      	movs	r2, #3
 8003290:	701a      	strb	r2, [r3, #0]
 8003292:	e003      	b.n	800329c <u_turnf+0x48>
		case south: *direction = north;  break;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2202      	movs	r2, #2
 8003298:	701a      	strb	r2, [r3, #0]
 800329a:	bf00      	nop
	}
	__HAL_TIM_SET_AUTORELOAD(&htim1, round(uturn_arc_en));
 800329c:	4b61      	ldr	r3, [pc, #388]	; (8003424 <u_turnf+0x1d0>)
 800329e:	4618      	mov	r0, r3
 80032a0:	f7fd f96c 	bl	800057c <__aeabi_f2d>
 80032a4:	4602      	mov	r2, r0
 80032a6:	460b      	mov	r3, r1
 80032a8:	4610      	mov	r0, r2
 80032aa:	4619      	mov	r1, r3
 80032ac:	f003 f954 	bl	8006558 <round>
 80032b0:	4602      	mov	r2, r0
 80032b2:	460b      	mov	r3, r1
 80032b4:	495c      	ldr	r1, [pc, #368]	; (8003428 <u_turnf+0x1d4>)
 80032b6:	680c      	ldr	r4, [r1, #0]
 80032b8:	4610      	mov	r0, r2
 80032ba:	4619      	mov	r1, r3
 80032bc:	f7fd fbc8 	bl	8000a50 <__aeabi_d2uiz>
 80032c0:	4603      	mov	r3, r0
 80032c2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80032c4:	4b57      	ldr	r3, [pc, #348]	; (8003424 <u_turnf+0x1d0>)
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7fd f958 	bl	800057c <__aeabi_f2d>
 80032cc:	4602      	mov	r2, r0
 80032ce:	460b      	mov	r3, r1
 80032d0:	4610      	mov	r0, r2
 80032d2:	4619      	mov	r1, r3
 80032d4:	f003 f940 	bl	8006558 <round>
 80032d8:	4602      	mov	r2, r0
 80032da:	460b      	mov	r3, r1
 80032dc:	4610      	mov	r0, r2
 80032de:	4619      	mov	r1, r3
 80032e0:	f7fd fbb6 	bl	8000a50 <__aeabi_d2uiz>
 80032e4:	4603      	mov	r3, r0
 80032e6:	4a50      	ldr	r2, [pc, #320]	; (8003428 <u_turnf+0x1d4>)
 80032e8:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim3, round(uturn_arc_en) * 5 / 10);
 80032ea:	4b4e      	ldr	r3, [pc, #312]	; (8003424 <u_turnf+0x1d0>)
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7fd f945 	bl	800057c <__aeabi_f2d>
 80032f2:	4602      	mov	r2, r0
 80032f4:	460b      	mov	r3, r1
 80032f6:	4610      	mov	r0, r2
 80032f8:	4619      	mov	r1, r3
 80032fa:	f003 f92d 	bl	8006558 <round>
 80032fe:	f04f 0200 	mov.w	r2, #0
 8003302:	4b4a      	ldr	r3, [pc, #296]	; (800342c <u_turnf+0x1d8>)
 8003304:	f7fd f992 	bl	800062c <__aeabi_dmul>
 8003308:	4602      	mov	r2, r0
 800330a:	460b      	mov	r3, r1
 800330c:	4610      	mov	r0, r2
 800330e:	4619      	mov	r1, r3
 8003310:	f04f 0200 	mov.w	r2, #0
 8003314:	4b46      	ldr	r3, [pc, #280]	; (8003430 <u_turnf+0x1dc>)
 8003316:	f7fd fab3 	bl	8000880 <__aeabi_ddiv>
 800331a:	4602      	mov	r2, r0
 800331c:	460b      	mov	r3, r1
 800331e:	4945      	ldr	r1, [pc, #276]	; (8003434 <u_turnf+0x1e0>)
 8003320:	680c      	ldr	r4, [r1, #0]
 8003322:	4610      	mov	r0, r2
 8003324:	4619      	mov	r1, r3
 8003326:	f7fd fb93 	bl	8000a50 <__aeabi_d2uiz>
 800332a:	4603      	mov	r3, r0
 800332c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800332e:	4b3d      	ldr	r3, [pc, #244]	; (8003424 <u_turnf+0x1d0>)
 8003330:	4618      	mov	r0, r3
 8003332:	f7fd f923 	bl	800057c <__aeabi_f2d>
 8003336:	4602      	mov	r2, r0
 8003338:	460b      	mov	r3, r1
 800333a:	4610      	mov	r0, r2
 800333c:	4619      	mov	r1, r3
 800333e:	f003 f90b 	bl	8006558 <round>
 8003342:	f04f 0200 	mov.w	r2, #0
 8003346:	4b39      	ldr	r3, [pc, #228]	; (800342c <u_turnf+0x1d8>)
 8003348:	f7fd f970 	bl	800062c <__aeabi_dmul>
 800334c:	4602      	mov	r2, r0
 800334e:	460b      	mov	r3, r1
 8003350:	4610      	mov	r0, r2
 8003352:	4619      	mov	r1, r3
 8003354:	f04f 0200 	mov.w	r2, #0
 8003358:	4b35      	ldr	r3, [pc, #212]	; (8003430 <u_turnf+0x1dc>)
 800335a:	f7fd fa91 	bl	8000880 <__aeabi_ddiv>
 800335e:	4602      	mov	r2, r0
 8003360:	460b      	mov	r3, r1
 8003362:	4610      	mov	r0, r2
 8003364:	4619      	mov	r1, r3
 8003366:	f7fd fb73 	bl	8000a50 <__aeabi_d2uiz>
 800336a:	4603      	mov	r3, r0
 800336c:	4a31      	ldr	r2, [pc, #196]	; (8003434 <u_turnf+0x1e0>)
 800336e:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8003370:	4b2d      	ldr	r3, [pc, #180]	; (8003428 <u_turnf+0x1d4>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	2200      	movs	r2, #0
 8003376:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8003378:	4b2e      	ldr	r3, [pc, #184]	; (8003434 <u_turnf+0x1e0>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	2200      	movs	r2, #0
 800337e:	625a      	str	r2, [r3, #36]	; 0x24
	status = u_turn;
 8003380:	4b2d      	ldr	r3, [pc, #180]	; (8003438 <u_turnf+0x1e4>)
 8003382:	22fb      	movs	r2, #251	; 0xfb
 8003384:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed_levels[current_speed][0]);
 8003386:	4b2d      	ldr	r3, [pc, #180]	; (800343c <u_turnf+0x1e8>)
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	b2db      	uxtb	r3, r3
 800338c:	461a      	mov	r2, r3
 800338e:	4b2c      	ldr	r3, [pc, #176]	; (8003440 <u_turnf+0x1ec>)
 8003390:	f833 2022 	ldrh.w	r2, [r3, r2, lsl #2]
 8003394:	4b2b      	ldr	r3, [pc, #172]	; (8003444 <u_turnf+0x1f0>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, speed_levels[current_speed][1]);
 800339a:	4b28      	ldr	r3, [pc, #160]	; (800343c <u_turnf+0x1e8>)
 800339c:	781b      	ldrb	r3, [r3, #0]
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	4a27      	ldr	r2, [pc, #156]	; (8003440 <u_turnf+0x1ec>)
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	4413      	add	r3, r2
 80033a6:	885a      	ldrh	r2, [r3, #2]
 80033a8:	4b26      	ldr	r3, [pc, #152]	; (8003444 <u_turnf+0x1f0>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80033ae:	4b25      	ldr	r3, [pc, #148]	; (8003444 <u_turnf+0x1f0>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2200      	movs	r2, #0
 80033b4:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80033b6:	4b23      	ldr	r3, [pc, #140]	; (8003444 <u_turnf+0x1f0>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2200      	movs	r2, #0
 80033bc:	639a      	str	r2, [r3, #56]	; 0x38
	while(status != 0);
 80033be:	bf00      	nop
 80033c0:	4b1d      	ldr	r3, [pc, #116]	; (8003438 <u_turnf+0x1e4>)
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	b25b      	sxtb	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1fa      	bne.n	80033c0 <u_turnf+0x16c>
	brake();
 80033ca:	f000 fa8d 	bl	80038e8 <brake>
	HAL_Delay(500);
 80033ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80033d2:	f000 fb2d 	bl	8003a30 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80033d6:	4b1b      	ldr	r3, [pc, #108]	; (8003444 <u_turnf+0x1f0>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2200      	movs	r2, #0
 80033dc:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, speed_levels[current_speed][1]);
 80033de:	4b17      	ldr	r3, [pc, #92]	; (800343c <u_turnf+0x1e8>)
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	4a16      	ldr	r2, [pc, #88]	; (8003440 <u_turnf+0x1ec>)
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	4413      	add	r3, r2
 80033ea:	885a      	ldrh	r2, [r3, #2]
 80033ec:	4b15      	ldr	r3, [pc, #84]	; (8003444 <u_turnf+0x1f0>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, speed_levels[current_speed][0]);
 80033f2:	4b12      	ldr	r3, [pc, #72]	; (800343c <u_turnf+0x1e8>)
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	461a      	mov	r2, r3
 80033fa:	4b11      	ldr	r3, [pc, #68]	; (8003440 <u_turnf+0x1ec>)
 80033fc:	f833 2022 	ldrh.w	r2, [r3, r2, lsl #2]
 8003400:	4b10      	ldr	r3, [pc, #64]	; (8003444 <u_turnf+0x1f0>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8003406:	4b0f      	ldr	r3, [pc, #60]	; (8003444 <u_turnf+0x1f0>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2200      	movs	r2, #0
 800340c:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(500);
 800340e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003412:	f000 fb0d 	bl	8003a30 <HAL_Delay>
	brake();
 8003416:	f000 fa67 	bl	80038e8 <brake>
}
 800341a:	bf00      	nop
 800341c:	370c      	adds	r7, #12
 800341e:	46bd      	mov	sp, r7
 8003420:	bd90      	pop	{r4, r7, pc}
 8003422:	bf00      	nop
 8003424:	422a0000 	.word	0x422a0000
 8003428:	200003ac 	.word	0x200003ac
 800342c:	40140000 	.word	0x40140000
 8003430:	40240000 	.word	0x40240000
 8003434:	2000043c 	.word	0x2000043c
 8003438:	20000686 	.word	0x20000686
 800343c:	20000684 	.word	0x20000684
 8003440:	08006604 	.word	0x08006604
 8003444:	200003f4 	.word	0x200003f4

08003448 <turn_left90>:
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
	while(status != 0);
	brake();
}

void turn_left90(uint8_t *direction) {
 8003448:	b590      	push	{r4, r7, lr}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
	switch(*direction){
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	2b03      	cmp	r3, #3
 8003456:	d81b      	bhi.n	8003490 <turn_left90+0x48>
 8003458:	a201      	add	r2, pc, #4	; (adr r2, 8003460 <turn_left90+0x18>)
 800345a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800345e:	bf00      	nop
 8003460:	08003471 	.word	0x08003471
 8003464:	08003479 	.word	0x08003479
 8003468:	08003481 	.word	0x08003481
 800346c:	08003489 	.word	0x08003489
		case west:  *direction = south; break;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2203      	movs	r2, #3
 8003474:	701a      	strb	r2, [r3, #0]
 8003476:	e00b      	b.n	8003490 <turn_left90+0x48>
		case east:  *direction = north; break;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2202      	movs	r2, #2
 800347c:	701a      	strb	r2, [r3, #0]
 800347e:	e007      	b.n	8003490 <turn_left90+0x48>
		case north: *direction = west;  break;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	701a      	strb	r2, [r3, #0]
 8003486:	e003      	b.n	8003490 <turn_left90+0x48>
		case south: *direction = east;  break;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	701a      	strb	r2, [r3, #0]
 800348e:	bf00      	nop
	}
	__HAL_TIM_SET_AUTORELOAD(&htim3, round(turn90_arc_en));
 8003490:	4b4c      	ldr	r3, [pc, #304]	; (80035c4 <turn_left90+0x17c>)
 8003492:	4618      	mov	r0, r3
 8003494:	f7fd f872 	bl	800057c <__aeabi_f2d>
 8003498:	4602      	mov	r2, r0
 800349a:	460b      	mov	r3, r1
 800349c:	4610      	mov	r0, r2
 800349e:	4619      	mov	r1, r3
 80034a0:	f003 f85a 	bl	8006558 <round>
 80034a4:	4602      	mov	r2, r0
 80034a6:	460b      	mov	r3, r1
 80034a8:	4947      	ldr	r1, [pc, #284]	; (80035c8 <turn_left90+0x180>)
 80034aa:	680c      	ldr	r4, [r1, #0]
 80034ac:	4610      	mov	r0, r2
 80034ae:	4619      	mov	r1, r3
 80034b0:	f7fd face 	bl	8000a50 <__aeabi_d2uiz>
 80034b4:	4603      	mov	r3, r0
 80034b6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80034b8:	4b42      	ldr	r3, [pc, #264]	; (80035c4 <turn_left90+0x17c>)
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7fd f85e 	bl	800057c <__aeabi_f2d>
 80034c0:	4602      	mov	r2, r0
 80034c2:	460b      	mov	r3, r1
 80034c4:	4610      	mov	r0, r2
 80034c6:	4619      	mov	r1, r3
 80034c8:	f003 f846 	bl	8006558 <round>
 80034cc:	4602      	mov	r2, r0
 80034ce:	460b      	mov	r3, r1
 80034d0:	4610      	mov	r0, r2
 80034d2:	4619      	mov	r1, r3
 80034d4:	f7fd fabc 	bl	8000a50 <__aeabi_d2uiz>
 80034d8:	4603      	mov	r3, r0
 80034da:	4a3b      	ldr	r2, [pc, #236]	; (80035c8 <turn_left90+0x180>)
 80034dc:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim1, round(turn90_arc_en) * 5 / 10);
 80034de:	4b39      	ldr	r3, [pc, #228]	; (80035c4 <turn_left90+0x17c>)
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7fd f84b 	bl	800057c <__aeabi_f2d>
 80034e6:	4602      	mov	r2, r0
 80034e8:	460b      	mov	r3, r1
 80034ea:	4610      	mov	r0, r2
 80034ec:	4619      	mov	r1, r3
 80034ee:	f003 f833 	bl	8006558 <round>
 80034f2:	f04f 0200 	mov.w	r2, #0
 80034f6:	4b35      	ldr	r3, [pc, #212]	; (80035cc <turn_left90+0x184>)
 80034f8:	f7fd f898 	bl	800062c <__aeabi_dmul>
 80034fc:	4602      	mov	r2, r0
 80034fe:	460b      	mov	r3, r1
 8003500:	4610      	mov	r0, r2
 8003502:	4619      	mov	r1, r3
 8003504:	f04f 0200 	mov.w	r2, #0
 8003508:	4b31      	ldr	r3, [pc, #196]	; (80035d0 <turn_left90+0x188>)
 800350a:	f7fd f9b9 	bl	8000880 <__aeabi_ddiv>
 800350e:	4602      	mov	r2, r0
 8003510:	460b      	mov	r3, r1
 8003512:	4930      	ldr	r1, [pc, #192]	; (80035d4 <turn_left90+0x18c>)
 8003514:	680c      	ldr	r4, [r1, #0]
 8003516:	4610      	mov	r0, r2
 8003518:	4619      	mov	r1, r3
 800351a:	f7fd fa99 	bl	8000a50 <__aeabi_d2uiz>
 800351e:	4603      	mov	r3, r0
 8003520:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003522:	4b28      	ldr	r3, [pc, #160]	; (80035c4 <turn_left90+0x17c>)
 8003524:	4618      	mov	r0, r3
 8003526:	f7fd f829 	bl	800057c <__aeabi_f2d>
 800352a:	4602      	mov	r2, r0
 800352c:	460b      	mov	r3, r1
 800352e:	4610      	mov	r0, r2
 8003530:	4619      	mov	r1, r3
 8003532:	f003 f811 	bl	8006558 <round>
 8003536:	f04f 0200 	mov.w	r2, #0
 800353a:	4b24      	ldr	r3, [pc, #144]	; (80035cc <turn_left90+0x184>)
 800353c:	f7fd f876 	bl	800062c <__aeabi_dmul>
 8003540:	4602      	mov	r2, r0
 8003542:	460b      	mov	r3, r1
 8003544:	4610      	mov	r0, r2
 8003546:	4619      	mov	r1, r3
 8003548:	f04f 0200 	mov.w	r2, #0
 800354c:	4b20      	ldr	r3, [pc, #128]	; (80035d0 <turn_left90+0x188>)
 800354e:	f7fd f997 	bl	8000880 <__aeabi_ddiv>
 8003552:	4602      	mov	r2, r0
 8003554:	460b      	mov	r3, r1
 8003556:	4610      	mov	r0, r2
 8003558:	4619      	mov	r1, r3
 800355a:	f7fd fa79 	bl	8000a50 <__aeabi_d2uiz>
 800355e:	4603      	mov	r3, r0
 8003560:	4a1c      	ldr	r2, [pc, #112]	; (80035d4 <turn_left90+0x18c>)
 8003562:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8003564:	4b1b      	ldr	r3, [pc, #108]	; (80035d4 <turn_left90+0x18c>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2200      	movs	r2, #0
 800356a:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800356c:	4b16      	ldr	r3, [pc, #88]	; (80035c8 <turn_left90+0x180>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2200      	movs	r2, #0
 8003572:	625a      	str	r2, [r3, #36]	; 0x24
	status = turn_left_90;
 8003574:	4b18      	ldr	r3, [pc, #96]	; (80035d8 <turn_left90+0x190>)
 8003576:	22fc      	movs	r2, #252	; 0xfc
 8003578:	701a      	strb	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, htim2.Init.Period);
 800357a:	4b18      	ldr	r3, [pc, #96]	; (80035dc <turn_left90+0x194>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a17      	ldr	r2, [pc, #92]	; (80035dc <turn_left90+0x194>)
 8003580:	68d2      	ldr	r2, [r2, #12]
 8003582:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, htim2.Init.Period);
 8003584:	4b15      	ldr	r3, [pc, #84]	; (80035dc <turn_left90+0x194>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a14      	ldr	r2, [pc, #80]	; (80035dc <turn_left90+0x194>)
 800358a:	68d2      	ldr	r2, [r2, #12]
 800358c:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, speed_levels[current_speed][1]);
 800358e:	4b14      	ldr	r3, [pc, #80]	; (80035e0 <turn_left90+0x198>)
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	b2db      	uxtb	r3, r3
 8003594:	4a13      	ldr	r2, [pc, #76]	; (80035e4 <turn_left90+0x19c>)
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	4413      	add	r3, r2
 800359a:	885a      	ldrh	r2, [r3, #2]
 800359c:	4b0f      	ldr	r3, [pc, #60]	; (80035dc <turn_left90+0x194>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80035a2:	4b0e      	ldr	r3, [pc, #56]	; (80035dc <turn_left90+0x194>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2200      	movs	r2, #0
 80035a8:	63da      	str	r2, [r3, #60]	; 0x3c
	while(status != 0);
 80035aa:	bf00      	nop
 80035ac:	4b0a      	ldr	r3, [pc, #40]	; (80035d8 <turn_left90+0x190>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	b25b      	sxtb	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1fa      	bne.n	80035ac <turn_left90+0x164>
	brake();
 80035b6:	f000 f997 	bl	80038e8 <brake>
}
 80035ba:	bf00      	nop
 80035bc:	370c      	adds	r7, #12
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd90      	pop	{r4, r7, pc}
 80035c2:	bf00      	nop
 80035c4:	422a0000 	.word	0x422a0000
 80035c8:	2000043c 	.word	0x2000043c
 80035cc:	40140000 	.word	0x40140000
 80035d0:	40240000 	.word	0x40240000
 80035d4:	200003ac 	.word	0x200003ac
 80035d8:	20000686 	.word	0x20000686
 80035dc:	200003f4 	.word	0x200003f4
 80035e0:	20000684 	.word	0x20000684
 80035e4:	08006604 	.word	0x08006604

080035e8 <turn_right90>:

void turn_right90(uint8_t *direction) {
 80035e8:	b590      	push	{r4, r7, lr}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
	switch(*direction){
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	2b03      	cmp	r3, #3
 80035f6:	d81b      	bhi.n	8003630 <turn_right90+0x48>
 80035f8:	a201      	add	r2, pc, #4	; (adr r2, 8003600 <turn_right90+0x18>)
 80035fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035fe:	bf00      	nop
 8003600:	08003611 	.word	0x08003611
 8003604:	08003619 	.word	0x08003619
 8003608:	08003621 	.word	0x08003621
 800360c:	08003629 	.word	0x08003629
		case west:  *direction = north; break;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2202      	movs	r2, #2
 8003614:	701a      	strb	r2, [r3, #0]
 8003616:	e00b      	b.n	8003630 <turn_right90+0x48>
		case east:  *direction = south; break;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2203      	movs	r2, #3
 800361c:	701a      	strb	r2, [r3, #0]
 800361e:	e007      	b.n	8003630 <turn_right90+0x48>
		case north: *direction = east;  break;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	701a      	strb	r2, [r3, #0]
 8003626:	e003      	b.n	8003630 <turn_right90+0x48>
		case south: *direction = west;  break;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	701a      	strb	r2, [r3, #0]
 800362e:	bf00      	nop
	}
	__HAL_TIM_SET_AUTORELOAD(&htim1, round(turn90_arc_en));
 8003630:	4b4c      	ldr	r3, [pc, #304]	; (8003764 <turn_right90+0x17c>)
 8003632:	4618      	mov	r0, r3
 8003634:	f7fc ffa2 	bl	800057c <__aeabi_f2d>
 8003638:	4602      	mov	r2, r0
 800363a:	460b      	mov	r3, r1
 800363c:	4610      	mov	r0, r2
 800363e:	4619      	mov	r1, r3
 8003640:	f002 ff8a 	bl	8006558 <round>
 8003644:	4602      	mov	r2, r0
 8003646:	460b      	mov	r3, r1
 8003648:	4947      	ldr	r1, [pc, #284]	; (8003768 <turn_right90+0x180>)
 800364a:	680c      	ldr	r4, [r1, #0]
 800364c:	4610      	mov	r0, r2
 800364e:	4619      	mov	r1, r3
 8003650:	f7fd f9fe 	bl	8000a50 <__aeabi_d2uiz>
 8003654:	4603      	mov	r3, r0
 8003656:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003658:	4b42      	ldr	r3, [pc, #264]	; (8003764 <turn_right90+0x17c>)
 800365a:	4618      	mov	r0, r3
 800365c:	f7fc ff8e 	bl	800057c <__aeabi_f2d>
 8003660:	4602      	mov	r2, r0
 8003662:	460b      	mov	r3, r1
 8003664:	4610      	mov	r0, r2
 8003666:	4619      	mov	r1, r3
 8003668:	f002 ff76 	bl	8006558 <round>
 800366c:	4602      	mov	r2, r0
 800366e:	460b      	mov	r3, r1
 8003670:	4610      	mov	r0, r2
 8003672:	4619      	mov	r1, r3
 8003674:	f7fd f9ec 	bl	8000a50 <__aeabi_d2uiz>
 8003678:	4603      	mov	r3, r0
 800367a:	4a3b      	ldr	r2, [pc, #236]	; (8003768 <turn_right90+0x180>)
 800367c:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim3, round(turn90_arc_en) * 5 / 10);
 800367e:	4b39      	ldr	r3, [pc, #228]	; (8003764 <turn_right90+0x17c>)
 8003680:	4618      	mov	r0, r3
 8003682:	f7fc ff7b 	bl	800057c <__aeabi_f2d>
 8003686:	4602      	mov	r2, r0
 8003688:	460b      	mov	r3, r1
 800368a:	4610      	mov	r0, r2
 800368c:	4619      	mov	r1, r3
 800368e:	f002 ff63 	bl	8006558 <round>
 8003692:	f04f 0200 	mov.w	r2, #0
 8003696:	4b35      	ldr	r3, [pc, #212]	; (800376c <turn_right90+0x184>)
 8003698:	f7fc ffc8 	bl	800062c <__aeabi_dmul>
 800369c:	4602      	mov	r2, r0
 800369e:	460b      	mov	r3, r1
 80036a0:	4610      	mov	r0, r2
 80036a2:	4619      	mov	r1, r3
 80036a4:	f04f 0200 	mov.w	r2, #0
 80036a8:	4b31      	ldr	r3, [pc, #196]	; (8003770 <turn_right90+0x188>)
 80036aa:	f7fd f8e9 	bl	8000880 <__aeabi_ddiv>
 80036ae:	4602      	mov	r2, r0
 80036b0:	460b      	mov	r3, r1
 80036b2:	4930      	ldr	r1, [pc, #192]	; (8003774 <turn_right90+0x18c>)
 80036b4:	680c      	ldr	r4, [r1, #0]
 80036b6:	4610      	mov	r0, r2
 80036b8:	4619      	mov	r1, r3
 80036ba:	f7fd f9c9 	bl	8000a50 <__aeabi_d2uiz>
 80036be:	4603      	mov	r3, r0
 80036c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80036c2:	4b28      	ldr	r3, [pc, #160]	; (8003764 <turn_right90+0x17c>)
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7fc ff59 	bl	800057c <__aeabi_f2d>
 80036ca:	4602      	mov	r2, r0
 80036cc:	460b      	mov	r3, r1
 80036ce:	4610      	mov	r0, r2
 80036d0:	4619      	mov	r1, r3
 80036d2:	f002 ff41 	bl	8006558 <round>
 80036d6:	f04f 0200 	mov.w	r2, #0
 80036da:	4b24      	ldr	r3, [pc, #144]	; (800376c <turn_right90+0x184>)
 80036dc:	f7fc ffa6 	bl	800062c <__aeabi_dmul>
 80036e0:	4602      	mov	r2, r0
 80036e2:	460b      	mov	r3, r1
 80036e4:	4610      	mov	r0, r2
 80036e6:	4619      	mov	r1, r3
 80036e8:	f04f 0200 	mov.w	r2, #0
 80036ec:	4b20      	ldr	r3, [pc, #128]	; (8003770 <turn_right90+0x188>)
 80036ee:	f7fd f8c7 	bl	8000880 <__aeabi_ddiv>
 80036f2:	4602      	mov	r2, r0
 80036f4:	460b      	mov	r3, r1
 80036f6:	4610      	mov	r0, r2
 80036f8:	4619      	mov	r1, r3
 80036fa:	f7fd f9a9 	bl	8000a50 <__aeabi_d2uiz>
 80036fe:	4603      	mov	r3, r0
 8003700:	4a1c      	ldr	r2, [pc, #112]	; (8003774 <turn_right90+0x18c>)
 8003702:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8003704:	4b18      	ldr	r3, [pc, #96]	; (8003768 <turn_right90+0x180>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	2200      	movs	r2, #0
 800370a:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800370c:	4b19      	ldr	r3, [pc, #100]	; (8003774 <turn_right90+0x18c>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2200      	movs	r2, #0
 8003712:	625a      	str	r2, [r3, #36]	; 0x24
	status = turn_right_90;
 8003714:	4b18      	ldr	r3, [pc, #96]	; (8003778 <turn_right90+0x190>)
 8003716:	22ff      	movs	r2, #255	; 0xff
 8003718:	701a      	strb	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, htim2.Init.Period);
 800371a:	4b18      	ldr	r3, [pc, #96]	; (800377c <turn_right90+0x194>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a17      	ldr	r2, [pc, #92]	; (800377c <turn_right90+0x194>)
 8003720:	68d2      	ldr	r2, [r2, #12]
 8003722:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, htim2.Init.Period);
 8003724:	4b15      	ldr	r3, [pc, #84]	; (800377c <turn_right90+0x194>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a14      	ldr	r2, [pc, #80]	; (800377c <turn_right90+0x194>)
 800372a:	68d2      	ldr	r2, [r2, #12]
 800372c:	63da      	str	r2, [r3, #60]	; 0x3c

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed_levels[current_speed][0]);
 800372e:	4b14      	ldr	r3, [pc, #80]	; (8003780 <turn_right90+0x198>)
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	b2db      	uxtb	r3, r3
 8003734:	461a      	mov	r2, r3
 8003736:	4b13      	ldr	r3, [pc, #76]	; (8003784 <turn_right90+0x19c>)
 8003738:	f833 2022 	ldrh.w	r2, [r3, r2, lsl #2]
 800373c:	4b0f      	ldr	r3, [pc, #60]	; (800377c <turn_right90+0x194>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8003742:	4b0e      	ldr	r3, [pc, #56]	; (800377c <turn_right90+0x194>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2200      	movs	r2, #0
 8003748:	639a      	str	r2, [r3, #56]	; 0x38

	while(status != 0);
 800374a:	bf00      	nop
 800374c:	4b0a      	ldr	r3, [pc, #40]	; (8003778 <turn_right90+0x190>)
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	b25b      	sxtb	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1fa      	bne.n	800374c <turn_right90+0x164>
	brake();
 8003756:	f000 f8c7 	bl	80038e8 <brake>
}
 800375a:	bf00      	nop
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	bd90      	pop	{r4, r7, pc}
 8003762:	bf00      	nop
 8003764:	422a0000 	.word	0x422a0000
 8003768:	200003ac 	.word	0x200003ac
 800376c:	40140000 	.word	0x40140000
 8003770:	40240000 	.word	0x40240000
 8003774:	2000043c 	.word	0x2000043c
 8003778:	20000686 	.word	0x20000686
 800377c:	200003f4 	.word	0x200003f4
 8003780:	20000684 	.word	0x20000684
 8003784:	08006604 	.word	0x08006604

08003788 <go_straight>:

void go_straight(float distance, bool brakee) { //millimeter
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	460b      	mov	r3, r1
 8003792:	70fb      	strb	r3, [r7, #3]
	uint16_t en = round(distance * counts_per_1mm);
 8003794:	4b3b      	ldr	r3, [pc, #236]	; (8003884 <go_straight+0xfc>)
 8003796:	6879      	ldr	r1, [r7, #4]
 8003798:	4618      	mov	r0, r3
 800379a:	f7fc fcd7 	bl	800014c <__aeabi_fmul>
 800379e:	4603      	mov	r3, r0
 80037a0:	4618      	mov	r0, r3
 80037a2:	f7fc feeb 	bl	800057c <__aeabi_f2d>
 80037a6:	4602      	mov	r2, r0
 80037a8:	460b      	mov	r3, r1
 80037aa:	4610      	mov	r0, r2
 80037ac:	4619      	mov	r1, r3
 80037ae:	f002 fed3 	bl	8006558 <round>
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	4610      	mov	r0, r2
 80037b8:	4619      	mov	r1, r3
 80037ba:	f7fd f949 	bl	8000a50 <__aeabi_d2uiz>
 80037be:	4603      	mov	r3, r0
 80037c0:	81bb      	strh	r3, [r7, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim1, en);
 80037c2:	4b31      	ldr	r3, [pc, #196]	; (8003888 <go_straight+0x100>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	89ba      	ldrh	r2, [r7, #12]
 80037c8:	62da      	str	r2, [r3, #44]	; 0x2c
 80037ca:	89bb      	ldrh	r3, [r7, #12]
 80037cc:	4a2e      	ldr	r2, [pc, #184]	; (8003888 <go_straight+0x100>)
 80037ce:	60d3      	str	r3, [r2, #12]
	if(brakee){
 80037d0:	78fb      	ldrb	r3, [r7, #3]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d019      	beq.n	800380a <go_straight+0x82>
		__HAL_TIM_SET_AUTORELOAD(&htim3, en * 7 / 10);
 80037d6:	89ba      	ldrh	r2, [r7, #12]
 80037d8:	4613      	mov	r3, r2
 80037da:	00db      	lsls	r3, r3, #3
 80037dc:	1a9b      	subs	r3, r3, r2
 80037de:	4a2b      	ldr	r2, [pc, #172]	; (800388c <go_straight+0x104>)
 80037e0:	fb82 1203 	smull	r1, r2, r2, r3
 80037e4:	1092      	asrs	r2, r2, #2
 80037e6:	17db      	asrs	r3, r3, #31
 80037e8:	1ad2      	subs	r2, r2, r3
 80037ea:	4b29      	ldr	r3, [pc, #164]	; (8003890 <go_straight+0x108>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80037f0:	89ba      	ldrh	r2, [r7, #12]
 80037f2:	4613      	mov	r3, r2
 80037f4:	00db      	lsls	r3, r3, #3
 80037f6:	1a9b      	subs	r3, r3, r2
 80037f8:	4a24      	ldr	r2, [pc, #144]	; (800388c <go_straight+0x104>)
 80037fa:	fb82 1203 	smull	r1, r2, r2, r3
 80037fe:	1092      	asrs	r2, r2, #2
 8003800:	17db      	asrs	r3, r3, #31
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	461a      	mov	r2, r3
 8003806:	4b22      	ldr	r3, [pc, #136]	; (8003890 <go_straight+0x108>)
 8003808:	60da      	str	r2, [r3, #12]
	}
	status = straight;
 800380a:	4b22      	ldr	r3, [pc, #136]	; (8003894 <go_straight+0x10c>)
 800380c:	22fa      	movs	r2, #250	; 0xfa
 800380e:	701a      	strb	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8003810:	4b21      	ldr	r3, [pc, #132]	; (8003898 <go_straight+0x110>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2200      	movs	r2, #0
 8003816:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8003818:	4b1f      	ldr	r3, [pc, #124]	; (8003898 <go_straight+0x110>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2200      	movs	r2, #0
 800381e:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed_levels[0][0]);
 8003820:	4b1e      	ldr	r3, [pc, #120]	; (800389c <go_straight+0x114>)
 8003822:	881a      	ldrh	r2, [r3, #0]
 8003824:	4b1c      	ldr	r3, [pc, #112]	; (8003898 <go_straight+0x110>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	635a      	str	r2, [r3, #52]	; 0x34
	int16_t offset = 0;
 800382a:	2300      	movs	r3, #0
 800382c:	81fb      	strh	r3, [r7, #14]
	while(status != 0){
 800382e:	e01b      	b.n	8003868 <go_straight+0xe0>
		if(TIM1 -> CNT < TIM3 -> CNT){
 8003830:	4b1b      	ldr	r3, [pc, #108]	; (80038a0 <go_straight+0x118>)
 8003832:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003834:	4b1b      	ldr	r3, [pc, #108]	; (80038a4 <go_straight+0x11c>)
 8003836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003838:	429a      	cmp	r2, r3
 800383a:	d206      	bcs.n	800384a <go_straight+0xc2>
			offset--;
 800383c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003840:	b29b      	uxth	r3, r3
 8003842:	3b01      	subs	r3, #1
 8003844:	b29b      	uxth	r3, r3
 8003846:	81fb      	strh	r3, [r7, #14]
 8003848:	e005      	b.n	8003856 <go_straight+0xce>
		} else {
			offset++;
 800384a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800384e:	b29b      	uxth	r3, r3
 8003850:	3301      	adds	r3, #1
 8003852:	b29b      	uxth	r3, r3
 8003854:	81fb      	strh	r3, [r7, #14]
		}
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, speed_levels[0][1] + offset);
 8003856:	4b11      	ldr	r3, [pc, #68]	; (800389c <go_straight+0x114>)
 8003858:	885b      	ldrh	r3, [r3, #2]
 800385a:	461a      	mov	r2, r3
 800385c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003860:	441a      	add	r2, r3
 8003862:	4b0d      	ldr	r3, [pc, #52]	; (8003898 <go_straight+0x110>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	641a      	str	r2, [r3, #64]	; 0x40
	while(status != 0){
 8003868:	4b0a      	ldr	r3, [pc, #40]	; (8003894 <go_straight+0x10c>)
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	b25b      	sxtb	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1de      	bne.n	8003830 <go_straight+0xa8>
	}
	if(brakee){
 8003872:	78fb      	ldrb	r3, [r7, #3]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <go_straight+0xf4>
		brake();
 8003878:	f000 f836 	bl	80038e8 <brake>
	}
}
 800387c:	bf00      	nop
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	3ecbb7e4 	.word	0x3ecbb7e4
 8003888:	200003ac 	.word	0x200003ac
 800388c:	66666667 	.word	0x66666667
 8003890:	2000043c 	.word	0x2000043c
 8003894:	20000686 	.word	0x20000686
 8003898:	200003f4 	.word	0x200003f4
 800389c:	08006604 	.word	0x08006604
 80038a0:	40012c00 	.word	0x40012c00
 80038a4:	40000400 	.word	0x40000400

080038a8 <backwards>:

void backwards(){
 80038a8:	b580      	push	{r7, lr}
 80038aa:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80038ac:	4b0c      	ldr	r3, [pc, #48]	; (80038e0 <backwards+0x38>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2200      	movs	r2, #0
 80038b2:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80038b4:	4b0a      	ldr	r3, [pc, #40]	; (80038e0 <backwards+0x38>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2200      	movs	r2, #0
 80038ba:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, speed_levels[0][1]);
 80038bc:	4b09      	ldr	r3, [pc, #36]	; (80038e4 <backwards+0x3c>)
 80038be:	885a      	ldrh	r2, [r3, #2]
 80038c0:	4b07      	ldr	r3, [pc, #28]	; (80038e0 <backwards+0x38>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, speed_levels[0][0]);
 80038c6:	4b07      	ldr	r3, [pc, #28]	; (80038e4 <backwards+0x3c>)
 80038c8:	881a      	ldrh	r2, [r3, #0]
 80038ca:	4b05      	ldr	r3, [pc, #20]	; (80038e0 <backwards+0x38>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(500);
 80038d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80038d4:	f000 f8ac 	bl	8003a30 <HAL_Delay>
	brake();
 80038d8:	f000 f806 	bl	80038e8 <brake>
}
 80038dc:	bf00      	nop
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	200003f4 	.word	0x200003f4
 80038e4:	08006604 	.word	0x08006604

080038e8 <brake>:

void brake(){
 80038e8:	b480      	push	{r7}
 80038ea:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, htim2.Init.Period);
 80038ec:	4b0b      	ldr	r3, [pc, #44]	; (800391c <brake+0x34>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a0a      	ldr	r2, [pc, #40]	; (800391c <brake+0x34>)
 80038f2:	68d2      	ldr	r2, [r2, #12]
 80038f4:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, htim2.Init.Period);
 80038f6:	4b09      	ldr	r3, [pc, #36]	; (800391c <brake+0x34>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a08      	ldr	r2, [pc, #32]	; (800391c <brake+0x34>)
 80038fc:	68d2      	ldr	r2, [r2, #12]
 80038fe:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, htim2.Init.Period);
 8003900:	4b06      	ldr	r3, [pc, #24]	; (800391c <brake+0x34>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a05      	ldr	r2, [pc, #20]	; (800391c <brake+0x34>)
 8003906:	68d2      	ldr	r2, [r2, #12]
 8003908:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, htim2.Init.Period);
 800390a:	4b04      	ldr	r3, [pc, #16]	; (800391c <brake+0x34>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a03      	ldr	r2, [pc, #12]	; (800391c <brake+0x34>)
 8003910:	68d2      	ldr	r2, [r2, #12]
 8003912:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003914:	bf00      	nop
 8003916:	46bd      	mov	sp, r7
 8003918:	bc80      	pop	{r7}
 800391a:	4770      	bx	lr
 800391c:	200003f4 	.word	0x200003f4

08003920 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003920:	f7ff fc92 	bl	8003248 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003924:	480b      	ldr	r0, [pc, #44]	; (8003954 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003926:	490c      	ldr	r1, [pc, #48]	; (8003958 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003928:	4a0c      	ldr	r2, [pc, #48]	; (800395c <LoopFillZerobss+0x16>)
  movs r3, #0
 800392a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800392c:	e002      	b.n	8003934 <LoopCopyDataInit>

0800392e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800392e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003930:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003932:	3304      	adds	r3, #4

08003934 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003934:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003936:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003938:	d3f9      	bcc.n	800392e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800393a:	4a09      	ldr	r2, [pc, #36]	; (8003960 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800393c:	4c09      	ldr	r4, [pc, #36]	; (8003964 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800393e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003940:	e001      	b.n	8003946 <LoopFillZerobss>

08003942 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003942:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003944:	3204      	adds	r2, #4

08003946 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003946:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003948:	d3fb      	bcc.n	8003942 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800394a:	f002 fdd9 	bl	8006500 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800394e:	f7fe ff03 	bl	8002758 <main>
  bx lr
 8003952:	4770      	bx	lr
  ldr r0, =_sdata
 8003954:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003958:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800395c:	0800663c 	.word	0x0800663c
  ldr r2, =_sbss
 8003960:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8003964:	20000694 	.word	0x20000694

08003968 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003968:	e7fe      	b.n	8003968 <ADC1_2_IRQHandler>
	...

0800396c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003970:	4b08      	ldr	r3, [pc, #32]	; (8003994 <HAL_Init+0x28>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a07      	ldr	r2, [pc, #28]	; (8003994 <HAL_Init+0x28>)
 8003976:	f043 0310 	orr.w	r3, r3, #16
 800397a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800397c:	2003      	movs	r0, #3
 800397e:	f000 fd13 	bl	80043a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003982:	200f      	movs	r0, #15
 8003984:	f000 f808 	bl	8003998 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003988:	f7ff f9e4 	bl	8002d54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	40022000 	.word	0x40022000

08003998 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80039a0:	4b12      	ldr	r3, [pc, #72]	; (80039ec <HAL_InitTick+0x54>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	4b12      	ldr	r3, [pc, #72]	; (80039f0 <HAL_InitTick+0x58>)
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	4619      	mov	r1, r3
 80039aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80039b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039b6:	4618      	mov	r0, r3
 80039b8:	f000 fd2b 	bl	8004412 <HAL_SYSTICK_Config>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d001      	beq.n	80039c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e00e      	b.n	80039e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2b0f      	cmp	r3, #15
 80039ca:	d80a      	bhi.n	80039e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80039cc:	2200      	movs	r2, #0
 80039ce:	6879      	ldr	r1, [r7, #4]
 80039d0:	f04f 30ff 	mov.w	r0, #4294967295
 80039d4:	f000 fcf3 	bl	80043be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80039d8:	4a06      	ldr	r2, [pc, #24]	; (80039f4 <HAL_InitTick+0x5c>)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80039de:	2300      	movs	r3, #0
 80039e0:	e000      	b.n	80039e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3708      	adds	r7, #8
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	20000000 	.word	0x20000000
 80039f0:	20000008 	.word	0x20000008
 80039f4:	20000004 	.word	0x20000004

080039f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039fc:	4b05      	ldr	r3, [pc, #20]	; (8003a14 <HAL_IncTick+0x1c>)
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	461a      	mov	r2, r3
 8003a02:	4b05      	ldr	r3, [pc, #20]	; (8003a18 <HAL_IncTick+0x20>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4413      	add	r3, r2
 8003a08:	4a03      	ldr	r2, [pc, #12]	; (8003a18 <HAL_IncTick+0x20>)
 8003a0a:	6013      	str	r3, [r2, #0]
}
 8003a0c:	bf00      	nop
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bc80      	pop	{r7}
 8003a12:	4770      	bx	lr
 8003a14:	20000008 	.word	0x20000008
 8003a18:	20000690 	.word	0x20000690

08003a1c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  return uwTick;
 8003a20:	4b02      	ldr	r3, [pc, #8]	; (8003a2c <HAL_GetTick+0x10>)
 8003a22:	681b      	ldr	r3, [r3, #0]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bc80      	pop	{r7}
 8003a2a:	4770      	bx	lr
 8003a2c:	20000690 	.word	0x20000690

08003a30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a38:	f7ff fff0 	bl	8003a1c <HAL_GetTick>
 8003a3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a48:	d005      	beq.n	8003a56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a4a:	4b0a      	ldr	r3, [pc, #40]	; (8003a74 <HAL_Delay+0x44>)
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	461a      	mov	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	4413      	add	r3, r2
 8003a54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a56:	bf00      	nop
 8003a58:	f7ff ffe0 	bl	8003a1c <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d8f7      	bhi.n	8003a58 <HAL_Delay+0x28>
  {
  }
}
 8003a68:	bf00      	nop
 8003a6a:	bf00      	nop
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	20000008 	.word	0x20000008

08003a78 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b086      	sub	sp, #24
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a80:	2300      	movs	r3, #0
 8003a82:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003a84:	2300      	movs	r3, #0
 8003a86:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e0be      	b.n	8003c18 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d109      	bne.n	8003abc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7ff f97e 	bl	8002db8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 faff 	bl	80040c0 <ADC_ConversionStop_Disable>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aca:	f003 0310 	and.w	r3, r3, #16
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	f040 8099 	bne.w	8003c06 <HAL_ADC_Init+0x18e>
 8003ad4:	7dfb      	ldrb	r3, [r7, #23]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	f040 8095 	bne.w	8003c06 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003ae4:	f023 0302 	bic.w	r3, r3, #2
 8003ae8:	f043 0202 	orr.w	r2, r3, #2
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003af8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	7b1b      	ldrb	r3, [r3, #12]
 8003afe:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003b00:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003b02:	68ba      	ldr	r2, [r7, #8]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b10:	d003      	beq.n	8003b1a <HAL_ADC_Init+0xa2>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d102      	bne.n	8003b20 <HAL_ADC_Init+0xa8>
 8003b1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b1e:	e000      	b.n	8003b22 <HAL_ADC_Init+0xaa>
 8003b20:	2300      	movs	r3, #0
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	7d1b      	ldrb	r3, [r3, #20]
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d119      	bne.n	8003b64 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	7b1b      	ldrb	r3, [r3, #12]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d109      	bne.n	8003b4c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	3b01      	subs	r3, #1
 8003b3e:	035a      	lsls	r2, r3, #13
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003b48:	613b      	str	r3, [r7, #16]
 8003b4a:	e00b      	b.n	8003b64 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b50:	f043 0220 	orr.w	r2, r3, #32
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5c:	f043 0201 	orr.w	r2, r3, #1
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	693a      	ldr	r2, [r7, #16]
 8003b74:	430a      	orrs	r2, r1
 8003b76:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	689a      	ldr	r2, [r3, #8]
 8003b7e:	4b28      	ldr	r3, [pc, #160]	; (8003c20 <HAL_ADC_Init+0x1a8>)
 8003b80:	4013      	ands	r3, r2
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	6812      	ldr	r2, [r2, #0]
 8003b86:	68b9      	ldr	r1, [r7, #8]
 8003b88:	430b      	orrs	r3, r1
 8003b8a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b94:	d003      	beq.n	8003b9e <HAL_ADC_Init+0x126>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d104      	bne.n	8003ba8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	051b      	lsls	r3, r3, #20
 8003ba6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bae:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	689a      	ldr	r2, [r3, #8]
 8003bc2:	4b18      	ldr	r3, [pc, #96]	; (8003c24 <HAL_ADC_Init+0x1ac>)
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	68ba      	ldr	r2, [r7, #8]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d10b      	bne.n	8003be4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd6:	f023 0303 	bic.w	r3, r3, #3
 8003bda:	f043 0201 	orr.w	r2, r3, #1
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003be2:	e018      	b.n	8003c16 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be8:	f023 0312 	bic.w	r3, r3, #18
 8003bec:	f043 0210 	orr.w	r2, r3, #16
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf8:	f043 0201 	orr.w	r2, r3, #1
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003c04:	e007      	b.n	8003c16 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c0a:	f043 0210 	orr.w	r2, r3, #16
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3718      	adds	r7, #24
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	ffe1f7fd 	.word	0xffe1f7fd
 8003c24:	ff1f0efe 	.word	0xff1f0efe

08003c28 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b086      	sub	sp, #24
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	60b9      	str	r1, [r7, #8]
 8003c32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c34:	2300      	movs	r3, #0
 8003c36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a64      	ldr	r2, [pc, #400]	; (8003dd0 <HAL_ADC_Start_DMA+0x1a8>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d004      	beq.n	8003c4c <HAL_ADC_Start_DMA+0x24>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a63      	ldr	r2, [pc, #396]	; (8003dd4 <HAL_ADC_Start_DMA+0x1ac>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d106      	bne.n	8003c5a <HAL_ADC_Start_DMA+0x32>
 8003c4c:	4b60      	ldr	r3, [pc, #384]	; (8003dd0 <HAL_ADC_Start_DMA+0x1a8>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	f040 80b3 	bne.w	8003dc0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d101      	bne.n	8003c68 <HAL_ADC_Start_DMA+0x40>
 8003c64:	2302      	movs	r3, #2
 8003c66:	e0ae      	b.n	8003dc6 <HAL_ADC_Start_DMA+0x19e>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003c70:	68f8      	ldr	r0, [r7, #12]
 8003c72:	f000 f9cb 	bl	800400c <ADC_Enable>
 8003c76:	4603      	mov	r3, r0
 8003c78:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003c7a:	7dfb      	ldrb	r3, [r7, #23]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f040 809a 	bne.w	8003db6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c86:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003c8a:	f023 0301 	bic.w	r3, r3, #1
 8003c8e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a4e      	ldr	r2, [pc, #312]	; (8003dd4 <HAL_ADC_Start_DMA+0x1ac>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d105      	bne.n	8003cac <HAL_ADC_Start_DMA+0x84>
 8003ca0:	4b4b      	ldr	r3, [pc, #300]	; (8003dd0 <HAL_ADC_Start_DMA+0x1a8>)
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d115      	bne.n	8003cd8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d026      	beq.n	8003d14 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003cce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003cd6:	e01d      	b.n	8003d14 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cdc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a39      	ldr	r2, [pc, #228]	; (8003dd0 <HAL_ADC_Start_DMA+0x1a8>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d004      	beq.n	8003cf8 <HAL_ADC_Start_DMA+0xd0>
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a38      	ldr	r2, [pc, #224]	; (8003dd4 <HAL_ADC_Start_DMA+0x1ac>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d10d      	bne.n	8003d14 <HAL_ADC_Start_DMA+0xec>
 8003cf8:	4b35      	ldr	r3, [pc, #212]	; (8003dd0 <HAL_ADC_Start_DMA+0x1a8>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d007      	beq.n	8003d14 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d08:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d0c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d006      	beq.n	8003d2e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d24:	f023 0206 	bic.w	r2, r3, #6
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	62da      	str	r2, [r3, #44]	; 0x2c
 8003d2c:	e002      	b.n	8003d34 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2200      	movs	r2, #0
 8003d32:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6a1b      	ldr	r3, [r3, #32]
 8003d40:	4a25      	ldr	r2, [pc, #148]	; (8003dd8 <HAL_ADC_Start_DMA+0x1b0>)
 8003d42:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6a1b      	ldr	r3, [r3, #32]
 8003d48:	4a24      	ldr	r2, [pc, #144]	; (8003ddc <HAL_ADC_Start_DMA+0x1b4>)
 8003d4a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6a1b      	ldr	r3, [r3, #32]
 8003d50:	4a23      	ldr	r2, [pc, #140]	; (8003de0 <HAL_ADC_Start_DMA+0x1b8>)
 8003d52:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f06f 0202 	mvn.w	r2, #2
 8003d5c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	689a      	ldr	r2, [r3, #8]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d6c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6a18      	ldr	r0, [r3, #32]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	334c      	adds	r3, #76	; 0x4c
 8003d78:	4619      	mov	r1, r3
 8003d7a:	68ba      	ldr	r2, [r7, #8]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f000 fbaf 	bl	80044e0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003d8c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003d90:	d108      	bne.n	8003da4 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003da0:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003da2:	e00f      	b.n	8003dc4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	689a      	ldr	r2, [r3, #8]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003db2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003db4:	e006      	b.n	8003dc4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003dbe:	e001      	b.n	8003dc4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003dc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3718      	adds	r7, #24
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	40012400 	.word	0x40012400
 8003dd4:	40012800 	.word	0x40012800
 8003dd8:	08004143 	.word	0x08004143
 8003ddc:	080041bf 	.word	0x080041bf
 8003de0:	080041db 	.word	0x080041db

08003de4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003dec:	bf00      	nop
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bc80      	pop	{r7}
 8003df4:	4770      	bx	lr

08003df6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003df6:	b480      	push	{r7}
 8003df8:	b083      	sub	sp, #12
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003dfe:	bf00      	nop
 8003e00:	370c      	adds	r7, #12
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bc80      	pop	{r7}
 8003e06:	4770      	bx	lr

08003e08 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bc80      	pop	{r7}
 8003e18:	4770      	bx	lr
	...

08003e1c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e26:	2300      	movs	r3, #0
 8003e28:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d101      	bne.n	8003e3c <HAL_ADC_ConfigChannel+0x20>
 8003e38:	2302      	movs	r3, #2
 8003e3a:	e0dc      	b.n	8003ff6 <HAL_ADC_ConfigChannel+0x1da>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	2b06      	cmp	r3, #6
 8003e4a:	d81c      	bhi.n	8003e86 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	4613      	mov	r3, r2
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	4413      	add	r3, r2
 8003e5c:	3b05      	subs	r3, #5
 8003e5e:	221f      	movs	r2, #31
 8003e60:	fa02 f303 	lsl.w	r3, r2, r3
 8003e64:	43db      	mvns	r3, r3
 8003e66:	4019      	ands	r1, r3
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	6818      	ldr	r0, [r3, #0]
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	4613      	mov	r3, r2
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	4413      	add	r3, r2
 8003e76:	3b05      	subs	r3, #5
 8003e78:	fa00 f203 	lsl.w	r2, r0, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	430a      	orrs	r2, r1
 8003e82:	635a      	str	r2, [r3, #52]	; 0x34
 8003e84:	e03c      	b.n	8003f00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	2b0c      	cmp	r3, #12
 8003e8c:	d81c      	bhi.n	8003ec8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685a      	ldr	r2, [r3, #4]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	4413      	add	r3, r2
 8003e9e:	3b23      	subs	r3, #35	; 0x23
 8003ea0:	221f      	movs	r2, #31
 8003ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea6:	43db      	mvns	r3, r3
 8003ea8:	4019      	ands	r1, r3
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	6818      	ldr	r0, [r3, #0]
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	685a      	ldr	r2, [r3, #4]
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	009b      	lsls	r3, r3, #2
 8003eb6:	4413      	add	r3, r2
 8003eb8:	3b23      	subs	r3, #35	; 0x23
 8003eba:	fa00 f203 	lsl.w	r2, r0, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	631a      	str	r2, [r3, #48]	; 0x30
 8003ec6:	e01b      	b.n	8003f00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	685a      	ldr	r2, [r3, #4]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	4413      	add	r3, r2
 8003ed8:	3b41      	subs	r3, #65	; 0x41
 8003eda:	221f      	movs	r2, #31
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	4019      	ands	r1, r3
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	6818      	ldr	r0, [r3, #0]
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685a      	ldr	r2, [r3, #4]
 8003eec:	4613      	mov	r3, r2
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	4413      	add	r3, r2
 8003ef2:	3b41      	subs	r3, #65	; 0x41
 8003ef4:	fa00 f203 	lsl.w	r2, r0, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	430a      	orrs	r2, r1
 8003efe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2b09      	cmp	r3, #9
 8003f06:	d91c      	bls.n	8003f42 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68d9      	ldr	r1, [r3, #12]
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	4613      	mov	r3, r2
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	4413      	add	r3, r2
 8003f18:	3b1e      	subs	r3, #30
 8003f1a:	2207      	movs	r2, #7
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	43db      	mvns	r3, r3
 8003f22:	4019      	ands	r1, r3
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	6898      	ldr	r0, [r3, #8]
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	005b      	lsls	r3, r3, #1
 8003f30:	4413      	add	r3, r2
 8003f32:	3b1e      	subs	r3, #30
 8003f34:	fa00 f203 	lsl.w	r2, r0, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	60da      	str	r2, [r3, #12]
 8003f40:	e019      	b.n	8003f76 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	6919      	ldr	r1, [r3, #16]
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	005b      	lsls	r3, r3, #1
 8003f50:	4413      	add	r3, r2
 8003f52:	2207      	movs	r2, #7
 8003f54:	fa02 f303 	lsl.w	r3, r2, r3
 8003f58:	43db      	mvns	r3, r3
 8003f5a:	4019      	ands	r1, r3
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	6898      	ldr	r0, [r3, #8]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	4613      	mov	r3, r2
 8003f66:	005b      	lsls	r3, r3, #1
 8003f68:	4413      	add	r3, r2
 8003f6a:	fa00 f203 	lsl.w	r2, r0, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	430a      	orrs	r2, r1
 8003f74:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2b10      	cmp	r3, #16
 8003f7c:	d003      	beq.n	8003f86 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003f82:	2b11      	cmp	r3, #17
 8003f84:	d132      	bne.n	8003fec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a1d      	ldr	r2, [pc, #116]	; (8004000 <HAL_ADC_ConfigChannel+0x1e4>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d125      	bne.n	8003fdc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d126      	bne.n	8003fec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	689a      	ldr	r2, [r3, #8]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003fac:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	2b10      	cmp	r3, #16
 8003fb4:	d11a      	bne.n	8003fec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003fb6:	4b13      	ldr	r3, [pc, #76]	; (8004004 <HAL_ADC_ConfigChannel+0x1e8>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a13      	ldr	r2, [pc, #76]	; (8004008 <HAL_ADC_ConfigChannel+0x1ec>)
 8003fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc0:	0c9a      	lsrs	r2, r3, #18
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	4413      	add	r3, r2
 8003fc8:	005b      	lsls	r3, r3, #1
 8003fca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003fcc:	e002      	b.n	8003fd4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1f9      	bne.n	8003fce <HAL_ADC_ConfigChannel+0x1b2>
 8003fda:	e007      	b.n	8003fec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe0:	f043 0220 	orr.w	r2, r3, #32
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3714      	adds	r7, #20
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bc80      	pop	{r7}
 8003ffe:	4770      	bx	lr
 8004000:	40012400 	.word	0x40012400
 8004004:	20000000 	.word	0x20000000
 8004008:	431bde83 	.word	0x431bde83

0800400c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004014:	2300      	movs	r3, #0
 8004016:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004018:	2300      	movs	r3, #0
 800401a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f003 0301 	and.w	r3, r3, #1
 8004026:	2b01      	cmp	r3, #1
 8004028:	d040      	beq.n	80040ac <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	689a      	ldr	r2, [r3, #8]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f042 0201 	orr.w	r2, r2, #1
 8004038:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800403a:	4b1f      	ldr	r3, [pc, #124]	; (80040b8 <ADC_Enable+0xac>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a1f      	ldr	r2, [pc, #124]	; (80040bc <ADC_Enable+0xb0>)
 8004040:	fba2 2303 	umull	r2, r3, r2, r3
 8004044:	0c9b      	lsrs	r3, r3, #18
 8004046:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004048:	e002      	b.n	8004050 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	3b01      	subs	r3, #1
 800404e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1f9      	bne.n	800404a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004056:	f7ff fce1 	bl	8003a1c <HAL_GetTick>
 800405a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800405c:	e01f      	b.n	800409e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800405e:	f7ff fcdd 	bl	8003a1c <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b02      	cmp	r3, #2
 800406a:	d918      	bls.n	800409e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f003 0301 	and.w	r3, r3, #1
 8004076:	2b01      	cmp	r3, #1
 8004078:	d011      	beq.n	800409e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407e:	f043 0210 	orr.w	r2, r3, #16
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800408a:	f043 0201 	orr.w	r2, r3, #1
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e007      	b.n	80040ae <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	f003 0301 	and.w	r3, r3, #1
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d1d8      	bne.n	800405e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80040ac:	2300      	movs	r3, #0
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3710      	adds	r7, #16
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	20000000 	.word	0x20000000
 80040bc:	431bde83 	.word	0x431bde83

080040c0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040c8:	2300      	movs	r3, #0
 80040ca:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d12e      	bne.n	8004138 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	689a      	ldr	r2, [r3, #8]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f022 0201 	bic.w	r2, r2, #1
 80040e8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80040ea:	f7ff fc97 	bl	8003a1c <HAL_GetTick>
 80040ee:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80040f0:	e01b      	b.n	800412a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80040f2:	f7ff fc93 	bl	8003a1c <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d914      	bls.n	800412a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	2b01      	cmp	r3, #1
 800410c:	d10d      	bne.n	800412a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004112:	f043 0210 	orr.w	r2, r3, #16
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800411e:	f043 0201 	orr.w	r2, r3, #1
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e007      	b.n	800413a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 0301 	and.w	r3, r3, #1
 8004134:	2b01      	cmp	r3, #1
 8004136:	d0dc      	beq.n	80040f2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004138:	2300      	movs	r3, #0
}
 800413a:	4618      	mov	r0, r3
 800413c:	3710      	adds	r7, #16
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}

08004142 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004142:	b580      	push	{r7, lr}
 8004144:	b084      	sub	sp, #16
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004154:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004158:	2b00      	cmp	r3, #0
 800415a:	d127      	bne.n	80041ac <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004160:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004172:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004176:	d115      	bne.n	80041a4 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800417c:	2b00      	cmp	r3, #0
 800417e:	d111      	bne.n	80041a4 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004184:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004190:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d105      	bne.n	80041a4 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800419c:	f043 0201 	orr.w	r2, r3, #1
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80041a4:	68f8      	ldr	r0, [r7, #12]
 80041a6:	f7ff fe1d 	bl	8003de4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80041aa:	e004      	b.n	80041b6 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	4798      	blx	r3
}
 80041b6:	bf00      	nop
 80041b8:	3710      	adds	r7, #16
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80041be:	b580      	push	{r7, lr}
 80041c0:	b084      	sub	sp, #16
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ca:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f7ff fe12 	bl	8003df6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80041d2:	bf00      	nop
 80041d4:	3710      	adds	r7, #16
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}

080041da <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80041da:	b580      	push	{r7, lr}
 80041dc:	b084      	sub	sp, #16
 80041de:	af00      	add	r7, sp, #0
 80041e0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f8:	f043 0204 	orr.w	r2, r3, #4
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004200:	68f8      	ldr	r0, [r7, #12]
 8004202:	f7ff fe01 	bl	8003e08 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004206:	bf00      	nop
 8004208:	3710      	adds	r7, #16
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
	...

08004210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004210:	b480      	push	{r7}
 8004212:	b085      	sub	sp, #20
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f003 0307 	and.w	r3, r3, #7
 800421e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004220:	4b0c      	ldr	r3, [pc, #48]	; (8004254 <__NVIC_SetPriorityGrouping+0x44>)
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004226:	68ba      	ldr	r2, [r7, #8]
 8004228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800422c:	4013      	ands	r3, r2
 800422e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800423c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004242:	4a04      	ldr	r2, [pc, #16]	; (8004254 <__NVIC_SetPriorityGrouping+0x44>)
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	60d3      	str	r3, [r2, #12]
}
 8004248:	bf00      	nop
 800424a:	3714      	adds	r7, #20
 800424c:	46bd      	mov	sp, r7
 800424e:	bc80      	pop	{r7}
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	e000ed00 	.word	0xe000ed00

08004258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800425c:	4b04      	ldr	r3, [pc, #16]	; (8004270 <__NVIC_GetPriorityGrouping+0x18>)
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	0a1b      	lsrs	r3, r3, #8
 8004262:	f003 0307 	and.w	r3, r3, #7
}
 8004266:	4618      	mov	r0, r3
 8004268:	46bd      	mov	sp, r7
 800426a:	bc80      	pop	{r7}
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop
 8004270:	e000ed00 	.word	0xe000ed00

08004274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	4603      	mov	r3, r0
 800427c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800427e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004282:	2b00      	cmp	r3, #0
 8004284:	db0b      	blt.n	800429e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004286:	79fb      	ldrb	r3, [r7, #7]
 8004288:	f003 021f 	and.w	r2, r3, #31
 800428c:	4906      	ldr	r1, [pc, #24]	; (80042a8 <__NVIC_EnableIRQ+0x34>)
 800428e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004292:	095b      	lsrs	r3, r3, #5
 8004294:	2001      	movs	r0, #1
 8004296:	fa00 f202 	lsl.w	r2, r0, r2
 800429a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800429e:	bf00      	nop
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bc80      	pop	{r7}
 80042a6:	4770      	bx	lr
 80042a8:	e000e100 	.word	0xe000e100

080042ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	4603      	mov	r3, r0
 80042b4:	6039      	str	r1, [r7, #0]
 80042b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	db0a      	blt.n	80042d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	b2da      	uxtb	r2, r3
 80042c4:	490c      	ldr	r1, [pc, #48]	; (80042f8 <__NVIC_SetPriority+0x4c>)
 80042c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ca:	0112      	lsls	r2, r2, #4
 80042cc:	b2d2      	uxtb	r2, r2
 80042ce:	440b      	add	r3, r1
 80042d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042d4:	e00a      	b.n	80042ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	b2da      	uxtb	r2, r3
 80042da:	4908      	ldr	r1, [pc, #32]	; (80042fc <__NVIC_SetPriority+0x50>)
 80042dc:	79fb      	ldrb	r3, [r7, #7]
 80042de:	f003 030f 	and.w	r3, r3, #15
 80042e2:	3b04      	subs	r3, #4
 80042e4:	0112      	lsls	r2, r2, #4
 80042e6:	b2d2      	uxtb	r2, r2
 80042e8:	440b      	add	r3, r1
 80042ea:	761a      	strb	r2, [r3, #24]
}
 80042ec:	bf00      	nop
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bc80      	pop	{r7}
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	e000e100 	.word	0xe000e100
 80042fc:	e000ed00 	.word	0xe000ed00

08004300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004300:	b480      	push	{r7}
 8004302:	b089      	sub	sp, #36	; 0x24
 8004304:	af00      	add	r7, sp, #0
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f003 0307 	and.w	r3, r3, #7
 8004312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	f1c3 0307 	rsb	r3, r3, #7
 800431a:	2b04      	cmp	r3, #4
 800431c:	bf28      	it	cs
 800431e:	2304      	movcs	r3, #4
 8004320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	3304      	adds	r3, #4
 8004326:	2b06      	cmp	r3, #6
 8004328:	d902      	bls.n	8004330 <NVIC_EncodePriority+0x30>
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	3b03      	subs	r3, #3
 800432e:	e000      	b.n	8004332 <NVIC_EncodePriority+0x32>
 8004330:	2300      	movs	r3, #0
 8004332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004334:	f04f 32ff 	mov.w	r2, #4294967295
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	fa02 f303 	lsl.w	r3, r2, r3
 800433e:	43da      	mvns	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	401a      	ands	r2, r3
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004348:	f04f 31ff 	mov.w	r1, #4294967295
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	fa01 f303 	lsl.w	r3, r1, r3
 8004352:	43d9      	mvns	r1, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004358:	4313      	orrs	r3, r2
         );
}
 800435a:	4618      	mov	r0, r3
 800435c:	3724      	adds	r7, #36	; 0x24
 800435e:	46bd      	mov	sp, r7
 8004360:	bc80      	pop	{r7}
 8004362:	4770      	bx	lr

08004364 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b082      	sub	sp, #8
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	3b01      	subs	r3, #1
 8004370:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004374:	d301      	bcc.n	800437a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004376:	2301      	movs	r3, #1
 8004378:	e00f      	b.n	800439a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800437a:	4a0a      	ldr	r2, [pc, #40]	; (80043a4 <SysTick_Config+0x40>)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	3b01      	subs	r3, #1
 8004380:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004382:	210f      	movs	r1, #15
 8004384:	f04f 30ff 	mov.w	r0, #4294967295
 8004388:	f7ff ff90 	bl	80042ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800438c:	4b05      	ldr	r3, [pc, #20]	; (80043a4 <SysTick_Config+0x40>)
 800438e:	2200      	movs	r2, #0
 8004390:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004392:	4b04      	ldr	r3, [pc, #16]	; (80043a4 <SysTick_Config+0x40>)
 8004394:	2207      	movs	r2, #7
 8004396:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3708      	adds	r7, #8
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	e000e010 	.word	0xe000e010

080043a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f7ff ff2d 	bl	8004210 <__NVIC_SetPriorityGrouping>
}
 80043b6:	bf00      	nop
 80043b8:	3708      	adds	r7, #8
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}

080043be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80043be:	b580      	push	{r7, lr}
 80043c0:	b086      	sub	sp, #24
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	4603      	mov	r3, r0
 80043c6:	60b9      	str	r1, [r7, #8]
 80043c8:	607a      	str	r2, [r7, #4]
 80043ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043cc:	2300      	movs	r3, #0
 80043ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043d0:	f7ff ff42 	bl	8004258 <__NVIC_GetPriorityGrouping>
 80043d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	68b9      	ldr	r1, [r7, #8]
 80043da:	6978      	ldr	r0, [r7, #20]
 80043dc:	f7ff ff90 	bl	8004300 <NVIC_EncodePriority>
 80043e0:	4602      	mov	r2, r0
 80043e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043e6:	4611      	mov	r1, r2
 80043e8:	4618      	mov	r0, r3
 80043ea:	f7ff ff5f 	bl	80042ac <__NVIC_SetPriority>
}
 80043ee:	bf00      	nop
 80043f0:	3718      	adds	r7, #24
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b082      	sub	sp, #8
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	4603      	mov	r3, r0
 80043fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004404:	4618      	mov	r0, r3
 8004406:	f7ff ff35 	bl	8004274 <__NVIC_EnableIRQ>
}
 800440a:	bf00      	nop
 800440c:	3708      	adds	r7, #8
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}

08004412 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	b082      	sub	sp, #8
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f7ff ffa2 	bl	8004364 <SysTick_Config>
 8004420:	4603      	mov	r3, r0
}
 8004422:	4618      	mov	r0, r3
 8004424:	3708      	adds	r7, #8
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
	...

0800442c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800442c:	b480      	push	{r7}
 800442e:	b085      	sub	sp, #20
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004434:	2300      	movs	r3, #0
 8004436:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d101      	bne.n	8004442 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e043      	b.n	80044ca <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	461a      	mov	r2, r3
 8004448:	4b22      	ldr	r3, [pc, #136]	; (80044d4 <HAL_DMA_Init+0xa8>)
 800444a:	4413      	add	r3, r2
 800444c:	4a22      	ldr	r2, [pc, #136]	; (80044d8 <HAL_DMA_Init+0xac>)
 800444e:	fba2 2303 	umull	r2, r3, r2, r3
 8004452:	091b      	lsrs	r3, r3, #4
 8004454:	009a      	lsls	r2, r3, #2
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a1f      	ldr	r2, [pc, #124]	; (80044dc <HAL_DMA_Init+0xb0>)
 800445e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2202      	movs	r2, #2
 8004464:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004476:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800447a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004484:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004490:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800449c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80044a4:	68fa      	ldr	r2, [r7, #12]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	68fa      	ldr	r2, [r7, #12]
 80044b0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80044c8:	2300      	movs	r3, #0
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3714      	adds	r7, #20
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bc80      	pop	{r7}
 80044d2:	4770      	bx	lr
 80044d4:	bffdfff8 	.word	0xbffdfff8
 80044d8:	cccccccd 	.word	0xcccccccd
 80044dc:	40020000 	.word	0x40020000

080044e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b086      	sub	sp, #24
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
 80044ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044ee:	2300      	movs	r3, #0
 80044f0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d101      	bne.n	8004500 <HAL_DMA_Start_IT+0x20>
 80044fc:	2302      	movs	r3, #2
 80044fe:	e04b      	b.n	8004598 <HAL_DMA_Start_IT+0xb8>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800450e:	b2db      	uxtb	r3, r3
 8004510:	2b01      	cmp	r3, #1
 8004512:	d13a      	bne.n	800458a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2202      	movs	r2, #2
 8004518:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 0201 	bic.w	r2, r2, #1
 8004530:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	68b9      	ldr	r1, [r7, #8]
 8004538:	68f8      	ldr	r0, [r7, #12]
 800453a:	f000 f937 	bl	80047ac <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004542:	2b00      	cmp	r3, #0
 8004544:	d008      	beq.n	8004558 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f042 020e 	orr.w	r2, r2, #14
 8004554:	601a      	str	r2, [r3, #0]
 8004556:	e00f      	b.n	8004578 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 0204 	bic.w	r2, r2, #4
 8004566:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f042 020a 	orr.w	r2, r2, #10
 8004576:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f042 0201 	orr.w	r2, r2, #1
 8004586:	601a      	str	r2, [r3, #0]
 8004588:	e005      	b.n	8004596 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004592:	2302      	movs	r3, #2
 8004594:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004596:	7dfb      	ldrb	r3, [r7, #23]
}
 8004598:	4618      	mov	r0, r3
 800459a:	3718      	adds	r7, #24
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045bc:	2204      	movs	r2, #4
 80045be:	409a      	lsls	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	4013      	ands	r3, r2
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d04f      	beq.n	8004668 <HAL_DMA_IRQHandler+0xc8>
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	f003 0304 	and.w	r3, r3, #4
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d04a      	beq.n	8004668 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0320 	and.w	r3, r3, #32
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d107      	bne.n	80045f0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f022 0204 	bic.w	r2, r2, #4
 80045ee:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a66      	ldr	r2, [pc, #408]	; (8004790 <HAL_DMA_IRQHandler+0x1f0>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d029      	beq.n	800464e <HAL_DMA_IRQHandler+0xae>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a65      	ldr	r2, [pc, #404]	; (8004794 <HAL_DMA_IRQHandler+0x1f4>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d022      	beq.n	800464a <HAL_DMA_IRQHandler+0xaa>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a63      	ldr	r2, [pc, #396]	; (8004798 <HAL_DMA_IRQHandler+0x1f8>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d01a      	beq.n	8004644 <HAL_DMA_IRQHandler+0xa4>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a62      	ldr	r2, [pc, #392]	; (800479c <HAL_DMA_IRQHandler+0x1fc>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d012      	beq.n	800463e <HAL_DMA_IRQHandler+0x9e>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a60      	ldr	r2, [pc, #384]	; (80047a0 <HAL_DMA_IRQHandler+0x200>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d00a      	beq.n	8004638 <HAL_DMA_IRQHandler+0x98>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a5f      	ldr	r2, [pc, #380]	; (80047a4 <HAL_DMA_IRQHandler+0x204>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d102      	bne.n	8004632 <HAL_DMA_IRQHandler+0x92>
 800462c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004630:	e00e      	b.n	8004650 <HAL_DMA_IRQHandler+0xb0>
 8004632:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004636:	e00b      	b.n	8004650 <HAL_DMA_IRQHandler+0xb0>
 8004638:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800463c:	e008      	b.n	8004650 <HAL_DMA_IRQHandler+0xb0>
 800463e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004642:	e005      	b.n	8004650 <HAL_DMA_IRQHandler+0xb0>
 8004644:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004648:	e002      	b.n	8004650 <HAL_DMA_IRQHandler+0xb0>
 800464a:	2340      	movs	r3, #64	; 0x40
 800464c:	e000      	b.n	8004650 <HAL_DMA_IRQHandler+0xb0>
 800464e:	2304      	movs	r3, #4
 8004650:	4a55      	ldr	r2, [pc, #340]	; (80047a8 <HAL_DMA_IRQHandler+0x208>)
 8004652:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004658:	2b00      	cmp	r3, #0
 800465a:	f000 8094 	beq.w	8004786 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004666:	e08e      	b.n	8004786 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466c:	2202      	movs	r2, #2
 800466e:	409a      	lsls	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	4013      	ands	r3, r2
 8004674:	2b00      	cmp	r3, #0
 8004676:	d056      	beq.n	8004726 <HAL_DMA_IRQHandler+0x186>
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b00      	cmp	r3, #0
 8004680:	d051      	beq.n	8004726 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0320 	and.w	r3, r3, #32
 800468c:	2b00      	cmp	r3, #0
 800468e:	d10b      	bne.n	80046a8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f022 020a 	bic.w	r2, r2, #10
 800469e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a38      	ldr	r2, [pc, #224]	; (8004790 <HAL_DMA_IRQHandler+0x1f0>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d029      	beq.n	8004706 <HAL_DMA_IRQHandler+0x166>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a37      	ldr	r2, [pc, #220]	; (8004794 <HAL_DMA_IRQHandler+0x1f4>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d022      	beq.n	8004702 <HAL_DMA_IRQHandler+0x162>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a35      	ldr	r2, [pc, #212]	; (8004798 <HAL_DMA_IRQHandler+0x1f8>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d01a      	beq.n	80046fc <HAL_DMA_IRQHandler+0x15c>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a34      	ldr	r2, [pc, #208]	; (800479c <HAL_DMA_IRQHandler+0x1fc>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d012      	beq.n	80046f6 <HAL_DMA_IRQHandler+0x156>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a32      	ldr	r2, [pc, #200]	; (80047a0 <HAL_DMA_IRQHandler+0x200>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d00a      	beq.n	80046f0 <HAL_DMA_IRQHandler+0x150>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a31      	ldr	r2, [pc, #196]	; (80047a4 <HAL_DMA_IRQHandler+0x204>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d102      	bne.n	80046ea <HAL_DMA_IRQHandler+0x14a>
 80046e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80046e8:	e00e      	b.n	8004708 <HAL_DMA_IRQHandler+0x168>
 80046ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80046ee:	e00b      	b.n	8004708 <HAL_DMA_IRQHandler+0x168>
 80046f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046f4:	e008      	b.n	8004708 <HAL_DMA_IRQHandler+0x168>
 80046f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80046fa:	e005      	b.n	8004708 <HAL_DMA_IRQHandler+0x168>
 80046fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004700:	e002      	b.n	8004708 <HAL_DMA_IRQHandler+0x168>
 8004702:	2320      	movs	r3, #32
 8004704:	e000      	b.n	8004708 <HAL_DMA_IRQHandler+0x168>
 8004706:	2302      	movs	r3, #2
 8004708:	4a27      	ldr	r2, [pc, #156]	; (80047a8 <HAL_DMA_IRQHandler+0x208>)
 800470a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004718:	2b00      	cmp	r3, #0
 800471a:	d034      	beq.n	8004786 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004724:	e02f      	b.n	8004786 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472a:	2208      	movs	r2, #8
 800472c:	409a      	lsls	r2, r3
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	4013      	ands	r3, r2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d028      	beq.n	8004788 <HAL_DMA_IRQHandler+0x1e8>
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	f003 0308 	and.w	r3, r3, #8
 800473c:	2b00      	cmp	r3, #0
 800473e:	d023      	beq.n	8004788 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 020e 	bic.w	r2, r2, #14
 800474e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004758:	2101      	movs	r1, #1
 800475a:	fa01 f202 	lsl.w	r2, r1, r2
 800475e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800477a:	2b00      	cmp	r3, #0
 800477c:	d004      	beq.n	8004788 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	4798      	blx	r3
    }
  }
  return;
 8004786:	bf00      	nop
 8004788:	bf00      	nop
}
 800478a:	3710      	adds	r7, #16
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	40020008 	.word	0x40020008
 8004794:	4002001c 	.word	0x4002001c
 8004798:	40020030 	.word	0x40020030
 800479c:	40020044 	.word	0x40020044
 80047a0:	40020058 	.word	0x40020058
 80047a4:	4002006c 	.word	0x4002006c
 80047a8:	40020000 	.word	0x40020000

080047ac <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	607a      	str	r2, [r7, #4]
 80047b8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047c2:	2101      	movs	r1, #1
 80047c4:	fa01 f202 	lsl.w	r2, r1, r2
 80047c8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	683a      	ldr	r2, [r7, #0]
 80047d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	2b10      	cmp	r3, #16
 80047d8:	d108      	bne.n	80047ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80047ea:	e007      	b.n	80047fc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	60da      	str	r2, [r3, #12]
}
 80047fc:	bf00      	nop
 80047fe:	3714      	adds	r7, #20
 8004800:	46bd      	mov	sp, r7
 8004802:	bc80      	pop	{r7}
 8004804:	4770      	bx	lr
	...

08004808 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004808:	b480      	push	{r7}
 800480a:	b08b      	sub	sp, #44	; 0x2c
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004812:	2300      	movs	r3, #0
 8004814:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004816:	2300      	movs	r3, #0
 8004818:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800481a:	e169      	b.n	8004af0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800481c:	2201      	movs	r2, #1
 800481e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004820:	fa02 f303 	lsl.w	r3, r2, r3
 8004824:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	69fa      	ldr	r2, [r7, #28]
 800482c:	4013      	ands	r3, r2
 800482e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004830:	69ba      	ldr	r2, [r7, #24]
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	429a      	cmp	r2, r3
 8004836:	f040 8158 	bne.w	8004aea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	4a9a      	ldr	r2, [pc, #616]	; (8004aa8 <HAL_GPIO_Init+0x2a0>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d05e      	beq.n	8004902 <HAL_GPIO_Init+0xfa>
 8004844:	4a98      	ldr	r2, [pc, #608]	; (8004aa8 <HAL_GPIO_Init+0x2a0>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d875      	bhi.n	8004936 <HAL_GPIO_Init+0x12e>
 800484a:	4a98      	ldr	r2, [pc, #608]	; (8004aac <HAL_GPIO_Init+0x2a4>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d058      	beq.n	8004902 <HAL_GPIO_Init+0xfa>
 8004850:	4a96      	ldr	r2, [pc, #600]	; (8004aac <HAL_GPIO_Init+0x2a4>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d86f      	bhi.n	8004936 <HAL_GPIO_Init+0x12e>
 8004856:	4a96      	ldr	r2, [pc, #600]	; (8004ab0 <HAL_GPIO_Init+0x2a8>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d052      	beq.n	8004902 <HAL_GPIO_Init+0xfa>
 800485c:	4a94      	ldr	r2, [pc, #592]	; (8004ab0 <HAL_GPIO_Init+0x2a8>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d869      	bhi.n	8004936 <HAL_GPIO_Init+0x12e>
 8004862:	4a94      	ldr	r2, [pc, #592]	; (8004ab4 <HAL_GPIO_Init+0x2ac>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d04c      	beq.n	8004902 <HAL_GPIO_Init+0xfa>
 8004868:	4a92      	ldr	r2, [pc, #584]	; (8004ab4 <HAL_GPIO_Init+0x2ac>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d863      	bhi.n	8004936 <HAL_GPIO_Init+0x12e>
 800486e:	4a92      	ldr	r2, [pc, #584]	; (8004ab8 <HAL_GPIO_Init+0x2b0>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d046      	beq.n	8004902 <HAL_GPIO_Init+0xfa>
 8004874:	4a90      	ldr	r2, [pc, #576]	; (8004ab8 <HAL_GPIO_Init+0x2b0>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d85d      	bhi.n	8004936 <HAL_GPIO_Init+0x12e>
 800487a:	2b12      	cmp	r3, #18
 800487c:	d82a      	bhi.n	80048d4 <HAL_GPIO_Init+0xcc>
 800487e:	2b12      	cmp	r3, #18
 8004880:	d859      	bhi.n	8004936 <HAL_GPIO_Init+0x12e>
 8004882:	a201      	add	r2, pc, #4	; (adr r2, 8004888 <HAL_GPIO_Init+0x80>)
 8004884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004888:	08004903 	.word	0x08004903
 800488c:	080048dd 	.word	0x080048dd
 8004890:	080048ef 	.word	0x080048ef
 8004894:	08004931 	.word	0x08004931
 8004898:	08004937 	.word	0x08004937
 800489c:	08004937 	.word	0x08004937
 80048a0:	08004937 	.word	0x08004937
 80048a4:	08004937 	.word	0x08004937
 80048a8:	08004937 	.word	0x08004937
 80048ac:	08004937 	.word	0x08004937
 80048b0:	08004937 	.word	0x08004937
 80048b4:	08004937 	.word	0x08004937
 80048b8:	08004937 	.word	0x08004937
 80048bc:	08004937 	.word	0x08004937
 80048c0:	08004937 	.word	0x08004937
 80048c4:	08004937 	.word	0x08004937
 80048c8:	08004937 	.word	0x08004937
 80048cc:	080048e5 	.word	0x080048e5
 80048d0:	080048f9 	.word	0x080048f9
 80048d4:	4a79      	ldr	r2, [pc, #484]	; (8004abc <HAL_GPIO_Init+0x2b4>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d013      	beq.n	8004902 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80048da:	e02c      	b.n	8004936 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	623b      	str	r3, [r7, #32]
          break;
 80048e2:	e029      	b.n	8004938 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	3304      	adds	r3, #4
 80048ea:	623b      	str	r3, [r7, #32]
          break;
 80048ec:	e024      	b.n	8004938 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	3308      	adds	r3, #8
 80048f4:	623b      	str	r3, [r7, #32]
          break;
 80048f6:	e01f      	b.n	8004938 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	330c      	adds	r3, #12
 80048fe:	623b      	str	r3, [r7, #32]
          break;
 8004900:	e01a      	b.n	8004938 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d102      	bne.n	8004910 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800490a:	2304      	movs	r3, #4
 800490c:	623b      	str	r3, [r7, #32]
          break;
 800490e:	e013      	b.n	8004938 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	2b01      	cmp	r3, #1
 8004916:	d105      	bne.n	8004924 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004918:	2308      	movs	r3, #8
 800491a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	69fa      	ldr	r2, [r7, #28]
 8004920:	611a      	str	r2, [r3, #16]
          break;
 8004922:	e009      	b.n	8004938 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004924:	2308      	movs	r3, #8
 8004926:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	69fa      	ldr	r2, [r7, #28]
 800492c:	615a      	str	r2, [r3, #20]
          break;
 800492e:	e003      	b.n	8004938 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004930:	2300      	movs	r3, #0
 8004932:	623b      	str	r3, [r7, #32]
          break;
 8004934:	e000      	b.n	8004938 <HAL_GPIO_Init+0x130>
          break;
 8004936:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	2bff      	cmp	r3, #255	; 0xff
 800493c:	d801      	bhi.n	8004942 <HAL_GPIO_Init+0x13a>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	e001      	b.n	8004946 <HAL_GPIO_Init+0x13e>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	3304      	adds	r3, #4
 8004946:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	2bff      	cmp	r3, #255	; 0xff
 800494c:	d802      	bhi.n	8004954 <HAL_GPIO_Init+0x14c>
 800494e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	e002      	b.n	800495a <HAL_GPIO_Init+0x152>
 8004954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004956:	3b08      	subs	r3, #8
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	210f      	movs	r1, #15
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	fa01 f303 	lsl.w	r3, r1, r3
 8004968:	43db      	mvns	r3, r3
 800496a:	401a      	ands	r2, r3
 800496c:	6a39      	ldr	r1, [r7, #32]
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	fa01 f303 	lsl.w	r3, r1, r3
 8004974:	431a      	orrs	r2, r3
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004982:	2b00      	cmp	r3, #0
 8004984:	f000 80b1 	beq.w	8004aea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004988:	4b4d      	ldr	r3, [pc, #308]	; (8004ac0 <HAL_GPIO_Init+0x2b8>)
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	4a4c      	ldr	r2, [pc, #304]	; (8004ac0 <HAL_GPIO_Init+0x2b8>)
 800498e:	f043 0301 	orr.w	r3, r3, #1
 8004992:	6193      	str	r3, [r2, #24]
 8004994:	4b4a      	ldr	r3, [pc, #296]	; (8004ac0 <HAL_GPIO_Init+0x2b8>)
 8004996:	699b      	ldr	r3, [r3, #24]
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	60bb      	str	r3, [r7, #8]
 800499e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80049a0:	4a48      	ldr	r2, [pc, #288]	; (8004ac4 <HAL_GPIO_Init+0x2bc>)
 80049a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a4:	089b      	lsrs	r3, r3, #2
 80049a6:	3302      	adds	r3, #2
 80049a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049ac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80049ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b0:	f003 0303 	and.w	r3, r3, #3
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	220f      	movs	r2, #15
 80049b8:	fa02 f303 	lsl.w	r3, r2, r3
 80049bc:	43db      	mvns	r3, r3
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	4013      	ands	r3, r2
 80049c2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	4a40      	ldr	r2, [pc, #256]	; (8004ac8 <HAL_GPIO_Init+0x2c0>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d013      	beq.n	80049f4 <HAL_GPIO_Init+0x1ec>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a3f      	ldr	r2, [pc, #252]	; (8004acc <HAL_GPIO_Init+0x2c4>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d00d      	beq.n	80049f0 <HAL_GPIO_Init+0x1e8>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a3e      	ldr	r2, [pc, #248]	; (8004ad0 <HAL_GPIO_Init+0x2c8>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d007      	beq.n	80049ec <HAL_GPIO_Init+0x1e4>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a3d      	ldr	r2, [pc, #244]	; (8004ad4 <HAL_GPIO_Init+0x2cc>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d101      	bne.n	80049e8 <HAL_GPIO_Init+0x1e0>
 80049e4:	2303      	movs	r3, #3
 80049e6:	e006      	b.n	80049f6 <HAL_GPIO_Init+0x1ee>
 80049e8:	2304      	movs	r3, #4
 80049ea:	e004      	b.n	80049f6 <HAL_GPIO_Init+0x1ee>
 80049ec:	2302      	movs	r3, #2
 80049ee:	e002      	b.n	80049f6 <HAL_GPIO_Init+0x1ee>
 80049f0:	2301      	movs	r3, #1
 80049f2:	e000      	b.n	80049f6 <HAL_GPIO_Init+0x1ee>
 80049f4:	2300      	movs	r3, #0
 80049f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049f8:	f002 0203 	and.w	r2, r2, #3
 80049fc:	0092      	lsls	r2, r2, #2
 80049fe:	4093      	lsls	r3, r2
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004a06:	492f      	ldr	r1, [pc, #188]	; (8004ac4 <HAL_GPIO_Init+0x2bc>)
 8004a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0a:	089b      	lsrs	r3, r3, #2
 8004a0c:	3302      	adds	r3, #2
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d006      	beq.n	8004a2e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004a20:	4b2d      	ldr	r3, [pc, #180]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a22:	689a      	ldr	r2, [r3, #8]
 8004a24:	492c      	ldr	r1, [pc, #176]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	608b      	str	r3, [r1, #8]
 8004a2c:	e006      	b.n	8004a3c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004a2e:	4b2a      	ldr	r3, [pc, #168]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a30:	689a      	ldr	r2, [r3, #8]
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	43db      	mvns	r3, r3
 8004a36:	4928      	ldr	r1, [pc, #160]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a38:	4013      	ands	r3, r2
 8004a3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d006      	beq.n	8004a56 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004a48:	4b23      	ldr	r3, [pc, #140]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a4a:	68da      	ldr	r2, [r3, #12]
 8004a4c:	4922      	ldr	r1, [pc, #136]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a4e:	69bb      	ldr	r3, [r7, #24]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	60cb      	str	r3, [r1, #12]
 8004a54:	e006      	b.n	8004a64 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004a56:	4b20      	ldr	r3, [pc, #128]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a58:	68da      	ldr	r2, [r3, #12]
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	43db      	mvns	r3, r3
 8004a5e:	491e      	ldr	r1, [pc, #120]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a60:	4013      	ands	r3, r2
 8004a62:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d006      	beq.n	8004a7e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004a70:	4b19      	ldr	r3, [pc, #100]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	4918      	ldr	r1, [pc, #96]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	604b      	str	r3, [r1, #4]
 8004a7c:	e006      	b.n	8004a8c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004a7e:	4b16      	ldr	r3, [pc, #88]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a80:	685a      	ldr	r2, [r3, #4]
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	43db      	mvns	r3, r3
 8004a86:	4914      	ldr	r1, [pc, #80]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a88:	4013      	ands	r3, r2
 8004a8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d021      	beq.n	8004adc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004a98:	4b0f      	ldr	r3, [pc, #60]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	490e      	ldr	r1, [pc, #56]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	600b      	str	r3, [r1, #0]
 8004aa4:	e021      	b.n	8004aea <HAL_GPIO_Init+0x2e2>
 8004aa6:	bf00      	nop
 8004aa8:	10320000 	.word	0x10320000
 8004aac:	10310000 	.word	0x10310000
 8004ab0:	10220000 	.word	0x10220000
 8004ab4:	10210000 	.word	0x10210000
 8004ab8:	10120000 	.word	0x10120000
 8004abc:	10110000 	.word	0x10110000
 8004ac0:	40021000 	.word	0x40021000
 8004ac4:	40010000 	.word	0x40010000
 8004ac8:	40010800 	.word	0x40010800
 8004acc:	40010c00 	.word	0x40010c00
 8004ad0:	40011000 	.word	0x40011000
 8004ad4:	40011400 	.word	0x40011400
 8004ad8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004adc:	4b0b      	ldr	r3, [pc, #44]	; (8004b0c <HAL_GPIO_Init+0x304>)
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	43db      	mvns	r3, r3
 8004ae4:	4909      	ldr	r1, [pc, #36]	; (8004b0c <HAL_GPIO_Init+0x304>)
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aec:	3301      	adds	r3, #1
 8004aee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af6:	fa22 f303 	lsr.w	r3, r2, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	f47f ae8e 	bne.w	800481c <HAL_GPIO_Init+0x14>
  }
}
 8004b00:	bf00      	nop
 8004b02:	bf00      	nop
 8004b04:	372c      	adds	r7, #44	; 0x2c
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bc80      	pop	{r7}
 8004b0a:	4770      	bx	lr
 8004b0c:	40010400 	.word	0x40010400

08004b10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	4603      	mov	r3, r0
 8004b18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004b1a:	4b08      	ldr	r3, [pc, #32]	; (8004b3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b1c:	695a      	ldr	r2, [r3, #20]
 8004b1e:	88fb      	ldrh	r3, [r7, #6]
 8004b20:	4013      	ands	r3, r2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d006      	beq.n	8004b34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b26:	4a05      	ldr	r2, [pc, #20]	; (8004b3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b28:	88fb      	ldrh	r3, [r7, #6]
 8004b2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b2c:	88fb      	ldrh	r3, [r7, #6]
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f000 f806 	bl	8004b40 <HAL_GPIO_EXTI_Callback>
  }
}
 8004b34:	bf00      	nop
 8004b36:	3708      	adds	r7, #8
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	40010400 	.word	0x40010400

08004b40 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	4603      	mov	r3, r0
 8004b48:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004b4a:	bf00      	nop
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bc80      	pop	{r7}
 8004b52:	4770      	bx	lr

08004b54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b086      	sub	sp, #24
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d101      	bne.n	8004b66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e272      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	f000 8087 	beq.w	8004c82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b74:	4b92      	ldr	r3, [pc, #584]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f003 030c 	and.w	r3, r3, #12
 8004b7c:	2b04      	cmp	r3, #4
 8004b7e:	d00c      	beq.n	8004b9a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004b80:	4b8f      	ldr	r3, [pc, #572]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f003 030c 	and.w	r3, r3, #12
 8004b88:	2b08      	cmp	r3, #8
 8004b8a:	d112      	bne.n	8004bb2 <HAL_RCC_OscConfig+0x5e>
 8004b8c:	4b8c      	ldr	r3, [pc, #560]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b98:	d10b      	bne.n	8004bb2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b9a:	4b89      	ldr	r3, [pc, #548]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d06c      	beq.n	8004c80 <HAL_RCC_OscConfig+0x12c>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d168      	bne.n	8004c80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e24c      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bba:	d106      	bne.n	8004bca <HAL_RCC_OscConfig+0x76>
 8004bbc:	4b80      	ldr	r3, [pc, #512]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a7f      	ldr	r2, [pc, #508]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004bc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bc6:	6013      	str	r3, [r2, #0]
 8004bc8:	e02e      	b.n	8004c28 <HAL_RCC_OscConfig+0xd4>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d10c      	bne.n	8004bec <HAL_RCC_OscConfig+0x98>
 8004bd2:	4b7b      	ldr	r3, [pc, #492]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a7a      	ldr	r2, [pc, #488]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004bd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bdc:	6013      	str	r3, [r2, #0]
 8004bde:	4b78      	ldr	r3, [pc, #480]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a77      	ldr	r2, [pc, #476]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004be4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004be8:	6013      	str	r3, [r2, #0]
 8004bea:	e01d      	b.n	8004c28 <HAL_RCC_OscConfig+0xd4>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004bf4:	d10c      	bne.n	8004c10 <HAL_RCC_OscConfig+0xbc>
 8004bf6:	4b72      	ldr	r3, [pc, #456]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a71      	ldr	r2, [pc, #452]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004bfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c00:	6013      	str	r3, [r2, #0]
 8004c02:	4b6f      	ldr	r3, [pc, #444]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a6e      	ldr	r2, [pc, #440]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004c08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c0c:	6013      	str	r3, [r2, #0]
 8004c0e:	e00b      	b.n	8004c28 <HAL_RCC_OscConfig+0xd4>
 8004c10:	4b6b      	ldr	r3, [pc, #428]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a6a      	ldr	r2, [pc, #424]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004c16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c1a:	6013      	str	r3, [r2, #0]
 8004c1c:	4b68      	ldr	r3, [pc, #416]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a67      	ldr	r2, [pc, #412]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004c22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c26:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d013      	beq.n	8004c58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c30:	f7fe fef4 	bl	8003a1c <HAL_GetTick>
 8004c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c36:	e008      	b.n	8004c4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c38:	f7fe fef0 	bl	8003a1c <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	2b64      	cmp	r3, #100	; 0x64
 8004c44:	d901      	bls.n	8004c4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e200      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c4a:	4b5d      	ldr	r3, [pc, #372]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d0f0      	beq.n	8004c38 <HAL_RCC_OscConfig+0xe4>
 8004c56:	e014      	b.n	8004c82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c58:	f7fe fee0 	bl	8003a1c <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c60:	f7fe fedc 	bl	8003a1c <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b64      	cmp	r3, #100	; 0x64
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e1ec      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c72:	4b53      	ldr	r3, [pc, #332]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1f0      	bne.n	8004c60 <HAL_RCC_OscConfig+0x10c>
 8004c7e:	e000      	b.n	8004c82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0302 	and.w	r3, r3, #2
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d063      	beq.n	8004d56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c8e:	4b4c      	ldr	r3, [pc, #304]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f003 030c 	and.w	r3, r3, #12
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d00b      	beq.n	8004cb2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004c9a:	4b49      	ldr	r3, [pc, #292]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f003 030c 	and.w	r3, r3, #12
 8004ca2:	2b08      	cmp	r3, #8
 8004ca4:	d11c      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x18c>
 8004ca6:	4b46      	ldr	r3, [pc, #280]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d116      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cb2:	4b43      	ldr	r3, [pc, #268]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d005      	beq.n	8004cca <HAL_RCC_OscConfig+0x176>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d001      	beq.n	8004cca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e1c0      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cca:	4b3d      	ldr	r3, [pc, #244]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	00db      	lsls	r3, r3, #3
 8004cd8:	4939      	ldr	r1, [pc, #228]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cde:	e03a      	b.n	8004d56 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d020      	beq.n	8004d2a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ce8:	4b36      	ldr	r3, [pc, #216]	; (8004dc4 <HAL_RCC_OscConfig+0x270>)
 8004cea:	2201      	movs	r2, #1
 8004cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cee:	f7fe fe95 	bl	8003a1c <HAL_GetTick>
 8004cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cf4:	e008      	b.n	8004d08 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cf6:	f7fe fe91 	bl	8003a1c <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d901      	bls.n	8004d08 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e1a1      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d08:	4b2d      	ldr	r3, [pc, #180]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0302 	and.w	r3, r3, #2
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d0f0      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d14:	4b2a      	ldr	r3, [pc, #168]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	695b      	ldr	r3, [r3, #20]
 8004d20:	00db      	lsls	r3, r3, #3
 8004d22:	4927      	ldr	r1, [pc, #156]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004d24:	4313      	orrs	r3, r2
 8004d26:	600b      	str	r3, [r1, #0]
 8004d28:	e015      	b.n	8004d56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d2a:	4b26      	ldr	r3, [pc, #152]	; (8004dc4 <HAL_RCC_OscConfig+0x270>)
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d30:	f7fe fe74 	bl	8003a1c <HAL_GetTick>
 8004d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d36:	e008      	b.n	8004d4a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d38:	f7fe fe70 	bl	8003a1c <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d901      	bls.n	8004d4a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e180      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d4a:	4b1d      	ldr	r3, [pc, #116]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0302 	and.w	r3, r3, #2
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1f0      	bne.n	8004d38 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0308 	and.w	r3, r3, #8
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d03a      	beq.n	8004dd8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d019      	beq.n	8004d9e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d6a:	4b17      	ldr	r3, [pc, #92]	; (8004dc8 <HAL_RCC_OscConfig+0x274>)
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d70:	f7fe fe54 	bl	8003a1c <HAL_GetTick>
 8004d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d76:	e008      	b.n	8004d8a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d78:	f7fe fe50 	bl	8003a1c <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d901      	bls.n	8004d8a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e160      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d8a:	4b0d      	ldr	r3, [pc, #52]	; (8004dc0 <HAL_RCC_OscConfig+0x26c>)
 8004d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d8e:	f003 0302 	and.w	r3, r3, #2
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d0f0      	beq.n	8004d78 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004d96:	2001      	movs	r0, #1
 8004d98:	f000 fa9c 	bl	80052d4 <RCC_Delay>
 8004d9c:	e01c      	b.n	8004dd8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d9e:	4b0a      	ldr	r3, [pc, #40]	; (8004dc8 <HAL_RCC_OscConfig+0x274>)
 8004da0:	2200      	movs	r2, #0
 8004da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004da4:	f7fe fe3a 	bl	8003a1c <HAL_GetTick>
 8004da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004daa:	e00f      	b.n	8004dcc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dac:	f7fe fe36 	bl	8003a1c <HAL_GetTick>
 8004db0:	4602      	mov	r2, r0
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d908      	bls.n	8004dcc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e146      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
 8004dbe:	bf00      	nop
 8004dc0:	40021000 	.word	0x40021000
 8004dc4:	42420000 	.word	0x42420000
 8004dc8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dcc:	4b92      	ldr	r3, [pc, #584]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd0:	f003 0302 	and.w	r3, r3, #2
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1e9      	bne.n	8004dac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0304 	and.w	r3, r3, #4
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	f000 80a6 	beq.w	8004f32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004de6:	2300      	movs	r3, #0
 8004de8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004dea:	4b8b      	ldr	r3, [pc, #556]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004dec:	69db      	ldr	r3, [r3, #28]
 8004dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10d      	bne.n	8004e12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004df6:	4b88      	ldr	r3, [pc, #544]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004df8:	69db      	ldr	r3, [r3, #28]
 8004dfa:	4a87      	ldr	r2, [pc, #540]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004dfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e00:	61d3      	str	r3, [r2, #28]
 8004e02:	4b85      	ldr	r3, [pc, #532]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e0a:	60bb      	str	r3, [r7, #8]
 8004e0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e12:	4b82      	ldr	r3, [pc, #520]	; (800501c <HAL_RCC_OscConfig+0x4c8>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d118      	bne.n	8004e50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e1e:	4b7f      	ldr	r3, [pc, #508]	; (800501c <HAL_RCC_OscConfig+0x4c8>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a7e      	ldr	r2, [pc, #504]	; (800501c <HAL_RCC_OscConfig+0x4c8>)
 8004e24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e2a:	f7fe fdf7 	bl	8003a1c <HAL_GetTick>
 8004e2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e30:	e008      	b.n	8004e44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e32:	f7fe fdf3 	bl	8003a1c <HAL_GetTick>
 8004e36:	4602      	mov	r2, r0
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	2b64      	cmp	r3, #100	; 0x64
 8004e3e:	d901      	bls.n	8004e44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	e103      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e44:	4b75      	ldr	r3, [pc, #468]	; (800501c <HAL_RCC_OscConfig+0x4c8>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d0f0      	beq.n	8004e32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d106      	bne.n	8004e66 <HAL_RCC_OscConfig+0x312>
 8004e58:	4b6f      	ldr	r3, [pc, #444]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004e5a:	6a1b      	ldr	r3, [r3, #32]
 8004e5c:	4a6e      	ldr	r2, [pc, #440]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004e5e:	f043 0301 	orr.w	r3, r3, #1
 8004e62:	6213      	str	r3, [r2, #32]
 8004e64:	e02d      	b.n	8004ec2 <HAL_RCC_OscConfig+0x36e>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d10c      	bne.n	8004e88 <HAL_RCC_OscConfig+0x334>
 8004e6e:	4b6a      	ldr	r3, [pc, #424]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004e70:	6a1b      	ldr	r3, [r3, #32]
 8004e72:	4a69      	ldr	r2, [pc, #420]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004e74:	f023 0301 	bic.w	r3, r3, #1
 8004e78:	6213      	str	r3, [r2, #32]
 8004e7a:	4b67      	ldr	r3, [pc, #412]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	4a66      	ldr	r2, [pc, #408]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004e80:	f023 0304 	bic.w	r3, r3, #4
 8004e84:	6213      	str	r3, [r2, #32]
 8004e86:	e01c      	b.n	8004ec2 <HAL_RCC_OscConfig+0x36e>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	2b05      	cmp	r3, #5
 8004e8e:	d10c      	bne.n	8004eaa <HAL_RCC_OscConfig+0x356>
 8004e90:	4b61      	ldr	r3, [pc, #388]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004e92:	6a1b      	ldr	r3, [r3, #32]
 8004e94:	4a60      	ldr	r2, [pc, #384]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004e96:	f043 0304 	orr.w	r3, r3, #4
 8004e9a:	6213      	str	r3, [r2, #32]
 8004e9c:	4b5e      	ldr	r3, [pc, #376]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004e9e:	6a1b      	ldr	r3, [r3, #32]
 8004ea0:	4a5d      	ldr	r2, [pc, #372]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004ea2:	f043 0301 	orr.w	r3, r3, #1
 8004ea6:	6213      	str	r3, [r2, #32]
 8004ea8:	e00b      	b.n	8004ec2 <HAL_RCC_OscConfig+0x36e>
 8004eaa:	4b5b      	ldr	r3, [pc, #364]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	4a5a      	ldr	r2, [pc, #360]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004eb0:	f023 0301 	bic.w	r3, r3, #1
 8004eb4:	6213      	str	r3, [r2, #32]
 8004eb6:	4b58      	ldr	r3, [pc, #352]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004eb8:	6a1b      	ldr	r3, [r3, #32]
 8004eba:	4a57      	ldr	r2, [pc, #348]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004ebc:	f023 0304 	bic.w	r3, r3, #4
 8004ec0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	68db      	ldr	r3, [r3, #12]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d015      	beq.n	8004ef6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eca:	f7fe fda7 	bl	8003a1c <HAL_GetTick>
 8004ece:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ed0:	e00a      	b.n	8004ee8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ed2:	f7fe fda3 	bl	8003a1c <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d901      	bls.n	8004ee8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004ee4:	2303      	movs	r3, #3
 8004ee6:	e0b1      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ee8:	4b4b      	ldr	r3, [pc, #300]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004eea:	6a1b      	ldr	r3, [r3, #32]
 8004eec:	f003 0302 	and.w	r3, r3, #2
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d0ee      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x37e>
 8004ef4:	e014      	b.n	8004f20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ef6:	f7fe fd91 	bl	8003a1c <HAL_GetTick>
 8004efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004efc:	e00a      	b.n	8004f14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004efe:	f7fe fd8d 	bl	8003a1c <HAL_GetTick>
 8004f02:	4602      	mov	r2, r0
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	1ad3      	subs	r3, r2, r3
 8004f08:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d901      	bls.n	8004f14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e09b      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f14:	4b40      	ldr	r3, [pc, #256]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004f16:	6a1b      	ldr	r3, [r3, #32]
 8004f18:	f003 0302 	and.w	r3, r3, #2
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d1ee      	bne.n	8004efe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004f20:	7dfb      	ldrb	r3, [r7, #23]
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d105      	bne.n	8004f32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f26:	4b3c      	ldr	r3, [pc, #240]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004f28:	69db      	ldr	r3, [r3, #28]
 8004f2a:	4a3b      	ldr	r2, [pc, #236]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004f2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	69db      	ldr	r3, [r3, #28]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f000 8087 	beq.w	800504a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f3c:	4b36      	ldr	r3, [pc, #216]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f003 030c 	and.w	r3, r3, #12
 8004f44:	2b08      	cmp	r3, #8
 8004f46:	d061      	beq.n	800500c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	69db      	ldr	r3, [r3, #28]
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d146      	bne.n	8004fde <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f50:	4b33      	ldr	r3, [pc, #204]	; (8005020 <HAL_RCC_OscConfig+0x4cc>)
 8004f52:	2200      	movs	r2, #0
 8004f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f56:	f7fe fd61 	bl	8003a1c <HAL_GetTick>
 8004f5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f5c:	e008      	b.n	8004f70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f5e:	f7fe fd5d 	bl	8003a1c <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d901      	bls.n	8004f70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e06d      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f70:	4b29      	ldr	r3, [pc, #164]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d1f0      	bne.n	8004f5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f84:	d108      	bne.n	8004f98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004f86:	4b24      	ldr	r3, [pc, #144]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	4921      	ldr	r1, [pc, #132]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004f94:	4313      	orrs	r3, r2
 8004f96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f98:	4b1f      	ldr	r3, [pc, #124]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a19      	ldr	r1, [r3, #32]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa8:	430b      	orrs	r3, r1
 8004faa:	491b      	ldr	r1, [pc, #108]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fb0:	4b1b      	ldr	r3, [pc, #108]	; (8005020 <HAL_RCC_OscConfig+0x4cc>)
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb6:	f7fe fd31 	bl	8003a1c <HAL_GetTick>
 8004fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004fbc:	e008      	b.n	8004fd0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fbe:	f7fe fd2d 	bl	8003a1c <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d901      	bls.n	8004fd0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e03d      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004fd0:	4b11      	ldr	r3, [pc, #68]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d0f0      	beq.n	8004fbe <HAL_RCC_OscConfig+0x46a>
 8004fdc:	e035      	b.n	800504a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fde:	4b10      	ldr	r3, [pc, #64]	; (8005020 <HAL_RCC_OscConfig+0x4cc>)
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fe4:	f7fe fd1a 	bl	8003a1c <HAL_GetTick>
 8004fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fea:	e008      	b.n	8004ffe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fec:	f7fe fd16 	bl	8003a1c <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	2b02      	cmp	r3, #2
 8004ff8:	d901      	bls.n	8004ffe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e026      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ffe:	4b06      	ldr	r3, [pc, #24]	; (8005018 <HAL_RCC_OscConfig+0x4c4>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d1f0      	bne.n	8004fec <HAL_RCC_OscConfig+0x498>
 800500a:	e01e      	b.n	800504a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	69db      	ldr	r3, [r3, #28]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d107      	bne.n	8005024 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e019      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
 8005018:	40021000 	.word	0x40021000
 800501c:	40007000 	.word	0x40007000
 8005020:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005024:	4b0b      	ldr	r3, [pc, #44]	; (8005054 <HAL_RCC_OscConfig+0x500>)
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6a1b      	ldr	r3, [r3, #32]
 8005034:	429a      	cmp	r2, r3
 8005036:	d106      	bne.n	8005046 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005042:	429a      	cmp	r2, r3
 8005044:	d001      	beq.n	800504a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e000      	b.n	800504c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800504a:	2300      	movs	r3, #0
}
 800504c:	4618      	mov	r0, r3
 800504e:	3718      	adds	r7, #24
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	40021000 	.word	0x40021000

08005058 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d101      	bne.n	800506c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e0d0      	b.n	800520e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800506c:	4b6a      	ldr	r3, [pc, #424]	; (8005218 <HAL_RCC_ClockConfig+0x1c0>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0307 	and.w	r3, r3, #7
 8005074:	683a      	ldr	r2, [r7, #0]
 8005076:	429a      	cmp	r2, r3
 8005078:	d910      	bls.n	800509c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800507a:	4b67      	ldr	r3, [pc, #412]	; (8005218 <HAL_RCC_ClockConfig+0x1c0>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f023 0207 	bic.w	r2, r3, #7
 8005082:	4965      	ldr	r1, [pc, #404]	; (8005218 <HAL_RCC_ClockConfig+0x1c0>)
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	4313      	orrs	r3, r2
 8005088:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800508a:	4b63      	ldr	r3, [pc, #396]	; (8005218 <HAL_RCC_ClockConfig+0x1c0>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0307 	and.w	r3, r3, #7
 8005092:	683a      	ldr	r2, [r7, #0]
 8005094:	429a      	cmp	r2, r3
 8005096:	d001      	beq.n	800509c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e0b8      	b.n	800520e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0302 	and.w	r3, r3, #2
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d020      	beq.n	80050ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0304 	and.w	r3, r3, #4
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d005      	beq.n	80050c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050b4:	4b59      	ldr	r3, [pc, #356]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	4a58      	ldr	r2, [pc, #352]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 80050ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80050be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0308 	and.w	r3, r3, #8
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d005      	beq.n	80050d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050cc:	4b53      	ldr	r3, [pc, #332]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	4a52      	ldr	r2, [pc, #328]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 80050d2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80050d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050d8:	4b50      	ldr	r3, [pc, #320]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	494d      	ldr	r1, [pc, #308]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 80050e6:	4313      	orrs	r3, r2
 80050e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 0301 	and.w	r3, r3, #1
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d040      	beq.n	8005178 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d107      	bne.n	800510e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050fe:	4b47      	ldr	r3, [pc, #284]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d115      	bne.n	8005136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e07f      	b.n	800520e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	2b02      	cmp	r3, #2
 8005114:	d107      	bne.n	8005126 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005116:	4b41      	ldr	r3, [pc, #260]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d109      	bne.n	8005136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e073      	b.n	800520e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005126:	4b3d      	ldr	r3, [pc, #244]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b00      	cmp	r3, #0
 8005130:	d101      	bne.n	8005136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e06b      	b.n	800520e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005136:	4b39      	ldr	r3, [pc, #228]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f023 0203 	bic.w	r2, r3, #3
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	4936      	ldr	r1, [pc, #216]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 8005144:	4313      	orrs	r3, r2
 8005146:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005148:	f7fe fc68 	bl	8003a1c <HAL_GetTick>
 800514c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800514e:	e00a      	b.n	8005166 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005150:	f7fe fc64 	bl	8003a1c <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	f241 3288 	movw	r2, #5000	; 0x1388
 800515e:	4293      	cmp	r3, r2
 8005160:	d901      	bls.n	8005166 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e053      	b.n	800520e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005166:	4b2d      	ldr	r3, [pc, #180]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f003 020c 	and.w	r2, r3, #12
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	429a      	cmp	r2, r3
 8005176:	d1eb      	bne.n	8005150 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005178:	4b27      	ldr	r3, [pc, #156]	; (8005218 <HAL_RCC_ClockConfig+0x1c0>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 0307 	and.w	r3, r3, #7
 8005180:	683a      	ldr	r2, [r7, #0]
 8005182:	429a      	cmp	r2, r3
 8005184:	d210      	bcs.n	80051a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005186:	4b24      	ldr	r3, [pc, #144]	; (8005218 <HAL_RCC_ClockConfig+0x1c0>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f023 0207 	bic.w	r2, r3, #7
 800518e:	4922      	ldr	r1, [pc, #136]	; (8005218 <HAL_RCC_ClockConfig+0x1c0>)
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	4313      	orrs	r3, r2
 8005194:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005196:	4b20      	ldr	r3, [pc, #128]	; (8005218 <HAL_RCC_ClockConfig+0x1c0>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0307 	and.w	r3, r3, #7
 800519e:	683a      	ldr	r2, [r7, #0]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d001      	beq.n	80051a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e032      	b.n	800520e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 0304 	and.w	r3, r3, #4
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d008      	beq.n	80051c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051b4:	4b19      	ldr	r3, [pc, #100]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	4916      	ldr	r1, [pc, #88]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 80051c2:	4313      	orrs	r3, r2
 80051c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0308 	and.w	r3, r3, #8
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d009      	beq.n	80051e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80051d2:	4b12      	ldr	r3, [pc, #72]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	00db      	lsls	r3, r3, #3
 80051e0:	490e      	ldr	r1, [pc, #56]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80051e6:	f000 f821 	bl	800522c <HAL_RCC_GetSysClockFreq>
 80051ea:	4602      	mov	r2, r0
 80051ec:	4b0b      	ldr	r3, [pc, #44]	; (800521c <HAL_RCC_ClockConfig+0x1c4>)
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	091b      	lsrs	r3, r3, #4
 80051f2:	f003 030f 	and.w	r3, r3, #15
 80051f6:	490a      	ldr	r1, [pc, #40]	; (8005220 <HAL_RCC_ClockConfig+0x1c8>)
 80051f8:	5ccb      	ldrb	r3, [r1, r3]
 80051fa:	fa22 f303 	lsr.w	r3, r2, r3
 80051fe:	4a09      	ldr	r2, [pc, #36]	; (8005224 <HAL_RCC_ClockConfig+0x1cc>)
 8005200:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005202:	4b09      	ldr	r3, [pc, #36]	; (8005228 <HAL_RCC_ClockConfig+0x1d0>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4618      	mov	r0, r3
 8005208:	f7fe fbc6 	bl	8003998 <HAL_InitTick>

  return HAL_OK;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	3710      	adds	r7, #16
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	40022000 	.word	0x40022000
 800521c:	40021000 	.word	0x40021000
 8005220:	08006610 	.word	0x08006610
 8005224:	20000000 	.word	0x20000000
 8005228:	20000004 	.word	0x20000004

0800522c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800522c:	b480      	push	{r7}
 800522e:	b087      	sub	sp, #28
 8005230:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005232:	2300      	movs	r3, #0
 8005234:	60fb      	str	r3, [r7, #12]
 8005236:	2300      	movs	r3, #0
 8005238:	60bb      	str	r3, [r7, #8]
 800523a:	2300      	movs	r3, #0
 800523c:	617b      	str	r3, [r7, #20]
 800523e:	2300      	movs	r3, #0
 8005240:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005242:	2300      	movs	r3, #0
 8005244:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005246:	4b1e      	ldr	r3, [pc, #120]	; (80052c0 <HAL_RCC_GetSysClockFreq+0x94>)
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f003 030c 	and.w	r3, r3, #12
 8005252:	2b04      	cmp	r3, #4
 8005254:	d002      	beq.n	800525c <HAL_RCC_GetSysClockFreq+0x30>
 8005256:	2b08      	cmp	r3, #8
 8005258:	d003      	beq.n	8005262 <HAL_RCC_GetSysClockFreq+0x36>
 800525a:	e027      	b.n	80052ac <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800525c:	4b19      	ldr	r3, [pc, #100]	; (80052c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800525e:	613b      	str	r3, [r7, #16]
      break;
 8005260:	e027      	b.n	80052b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	0c9b      	lsrs	r3, r3, #18
 8005266:	f003 030f 	and.w	r3, r3, #15
 800526a:	4a17      	ldr	r2, [pc, #92]	; (80052c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800526c:	5cd3      	ldrb	r3, [r2, r3]
 800526e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d010      	beq.n	800529c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800527a:	4b11      	ldr	r3, [pc, #68]	; (80052c0 <HAL_RCC_GetSysClockFreq+0x94>)
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	0c5b      	lsrs	r3, r3, #17
 8005280:	f003 0301 	and.w	r3, r3, #1
 8005284:	4a11      	ldr	r2, [pc, #68]	; (80052cc <HAL_RCC_GetSysClockFreq+0xa0>)
 8005286:	5cd3      	ldrb	r3, [r2, r3]
 8005288:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	4a0d      	ldr	r2, [pc, #52]	; (80052c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800528e:	fb03 f202 	mul.w	r2, r3, r2
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	fbb2 f3f3 	udiv	r3, r2, r3
 8005298:	617b      	str	r3, [r7, #20]
 800529a:	e004      	b.n	80052a6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a0c      	ldr	r2, [pc, #48]	; (80052d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80052a0:	fb02 f303 	mul.w	r3, r2, r3
 80052a4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	613b      	str	r3, [r7, #16]
      break;
 80052aa:	e002      	b.n	80052b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80052ac:	4b05      	ldr	r3, [pc, #20]	; (80052c4 <HAL_RCC_GetSysClockFreq+0x98>)
 80052ae:	613b      	str	r3, [r7, #16]
      break;
 80052b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052b2:	693b      	ldr	r3, [r7, #16]
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	371c      	adds	r7, #28
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bc80      	pop	{r7}
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	40021000 	.word	0x40021000
 80052c4:	007a1200 	.word	0x007a1200
 80052c8:	08006620 	.word	0x08006620
 80052cc:	08006630 	.word	0x08006630
 80052d0:	003d0900 	.word	0x003d0900

080052d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b085      	sub	sp, #20
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80052dc:	4b0a      	ldr	r3, [pc, #40]	; (8005308 <RCC_Delay+0x34>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a0a      	ldr	r2, [pc, #40]	; (800530c <RCC_Delay+0x38>)
 80052e2:	fba2 2303 	umull	r2, r3, r2, r3
 80052e6:	0a5b      	lsrs	r3, r3, #9
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	fb02 f303 	mul.w	r3, r2, r3
 80052ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80052f0:	bf00      	nop
  }
  while (Delay --);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	1e5a      	subs	r2, r3, #1
 80052f6:	60fa      	str	r2, [r7, #12]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d1f9      	bne.n	80052f0 <RCC_Delay+0x1c>
}
 80052fc:	bf00      	nop
 80052fe:	bf00      	nop
 8005300:	3714      	adds	r7, #20
 8005302:	46bd      	mov	sp, r7
 8005304:	bc80      	pop	{r7}
 8005306:	4770      	bx	lr
 8005308:	20000000 	.word	0x20000000
 800530c:	10624dd3 	.word	0x10624dd3

08005310 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005318:	2300      	movs	r3, #0
 800531a:	613b      	str	r3, [r7, #16]
 800531c:	2300      	movs	r3, #0
 800531e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0301 	and.w	r3, r3, #1
 8005328:	2b00      	cmp	r3, #0
 800532a:	d07d      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800532c:	2300      	movs	r3, #0
 800532e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005330:	4b4f      	ldr	r3, [pc, #316]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005332:	69db      	ldr	r3, [r3, #28]
 8005334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d10d      	bne.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800533c:	4b4c      	ldr	r3, [pc, #304]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800533e:	69db      	ldr	r3, [r3, #28]
 8005340:	4a4b      	ldr	r2, [pc, #300]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005342:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005346:	61d3      	str	r3, [r2, #28]
 8005348:	4b49      	ldr	r3, [pc, #292]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800534a:	69db      	ldr	r3, [r3, #28]
 800534c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005350:	60bb      	str	r3, [r7, #8]
 8005352:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005354:	2301      	movs	r3, #1
 8005356:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005358:	4b46      	ldr	r3, [pc, #280]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005360:	2b00      	cmp	r3, #0
 8005362:	d118      	bne.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005364:	4b43      	ldr	r3, [pc, #268]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a42      	ldr	r2, [pc, #264]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800536a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800536e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005370:	f7fe fb54 	bl	8003a1c <HAL_GetTick>
 8005374:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005376:	e008      	b.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005378:	f7fe fb50 	bl	8003a1c <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	2b64      	cmp	r3, #100	; 0x64
 8005384:	d901      	bls.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	e06d      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800538a:	4b3a      	ldr	r3, [pc, #232]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005392:	2b00      	cmp	r3, #0
 8005394:	d0f0      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005396:	4b36      	ldr	r3, [pc, #216]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005398:	6a1b      	ldr	r3, [r3, #32]
 800539a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800539e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d02e      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d027      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80053b4:	4b2e      	ldr	r3, [pc, #184]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053b6:	6a1b      	ldr	r3, [r3, #32]
 80053b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053bc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80053be:	4b2e      	ldr	r3, [pc, #184]	; (8005478 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80053c0:	2201      	movs	r2, #1
 80053c2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80053c4:	4b2c      	ldr	r3, [pc, #176]	; (8005478 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80053ca:	4a29      	ldr	r2, [pc, #164]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f003 0301 	and.w	r3, r3, #1
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d014      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053da:	f7fe fb1f 	bl	8003a1c <HAL_GetTick>
 80053de:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053e0:	e00a      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053e2:	f7fe fb1b 	bl	8003a1c <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d901      	bls.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	e036      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053f8:	4b1d      	ldr	r3, [pc, #116]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	f003 0302 	and.w	r3, r3, #2
 8005400:	2b00      	cmp	r3, #0
 8005402:	d0ee      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005404:	4b1a      	ldr	r3, [pc, #104]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005406:	6a1b      	ldr	r3, [r3, #32]
 8005408:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	4917      	ldr	r1, [pc, #92]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005412:	4313      	orrs	r3, r2
 8005414:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005416:	7dfb      	ldrb	r3, [r7, #23]
 8005418:	2b01      	cmp	r3, #1
 800541a:	d105      	bne.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800541c:	4b14      	ldr	r3, [pc, #80]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800541e:	69db      	ldr	r3, [r3, #28]
 8005420:	4a13      	ldr	r2, [pc, #76]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005422:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005426:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0302 	and.w	r3, r3, #2
 8005430:	2b00      	cmp	r3, #0
 8005432:	d008      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005434:	4b0e      	ldr	r3, [pc, #56]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	490b      	ldr	r1, [pc, #44]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005442:	4313      	orrs	r3, r2
 8005444:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0310 	and.w	r3, r3, #16
 800544e:	2b00      	cmp	r3, #0
 8005450:	d008      	beq.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005452:	4b07      	ldr	r3, [pc, #28]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	4904      	ldr	r1, [pc, #16]	; (8005470 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005460:	4313      	orrs	r3, r2
 8005462:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3718      	adds	r7, #24
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	40021000 	.word	0x40021000
 8005474:	40007000 	.word	0x40007000
 8005478:	42420440 	.word	0x42420440

0800547c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d101      	bne.n	800548e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e041      	b.n	8005512 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005494:	b2db      	uxtb	r3, r3
 8005496:	2b00      	cmp	r3, #0
 8005498:	d106      	bne.n	80054a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f7fd fcf0 	bl	8002e88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2202      	movs	r2, #2
 80054ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	3304      	adds	r3, #4
 80054b8:	4619      	mov	r1, r3
 80054ba:	4610      	mov	r0, r2
 80054bc:	f000 fc7a 	bl	8005db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3708      	adds	r7, #8
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
	...

0800551c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800552a:	b2db      	uxtb	r3, r3
 800552c:	2b01      	cmp	r3, #1
 800552e:	d001      	beq.n	8005534 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e03a      	b.n	80055aa <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2202      	movs	r2, #2
 8005538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68da      	ldr	r2, [r3, #12]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f042 0201 	orr.w	r2, r2, #1
 800554a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a18      	ldr	r2, [pc, #96]	; (80055b4 <HAL_TIM_Base_Start_IT+0x98>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d00e      	beq.n	8005574 <HAL_TIM_Base_Start_IT+0x58>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800555e:	d009      	beq.n	8005574 <HAL_TIM_Base_Start_IT+0x58>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a14      	ldr	r2, [pc, #80]	; (80055b8 <HAL_TIM_Base_Start_IT+0x9c>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d004      	beq.n	8005574 <HAL_TIM_Base_Start_IT+0x58>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a13      	ldr	r2, [pc, #76]	; (80055bc <HAL_TIM_Base_Start_IT+0xa0>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d111      	bne.n	8005598 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	f003 0307 	and.w	r3, r3, #7
 800557e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2b06      	cmp	r3, #6
 8005584:	d010      	beq.n	80055a8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f042 0201 	orr.w	r2, r2, #1
 8005594:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005596:	e007      	b.n	80055a8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f042 0201 	orr.w	r2, r2, #1
 80055a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3714      	adds	r7, #20
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bc80      	pop	{r7}
 80055b2:	4770      	bx	lr
 80055b4:	40012c00 	.word	0x40012c00
 80055b8:	40000400 	.word	0x40000400
 80055bc:	40000800 	.word	0x40000800

080055c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d101      	bne.n	80055d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e041      	b.n	8005656 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d106      	bne.n	80055ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f839 	bl	800565e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2202      	movs	r2, #2
 80055f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	3304      	adds	r3, #4
 80055fc:	4619      	mov	r1, r3
 80055fe:	4610      	mov	r0, r2
 8005600:	f000 fbd8 	bl	8005db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005654:	2300      	movs	r3, #0
}
 8005656:	4618      	mov	r0, r3
 8005658:	3708      	adds	r7, #8
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}

0800565e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800565e:	b480      	push	{r7}
 8005660:	b083      	sub	sp, #12
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005666:	bf00      	nop
 8005668:	370c      	adds	r7, #12
 800566a:	46bd      	mov	sp, r7
 800566c:	bc80      	pop	{r7}
 800566e:	4770      	bx	lr

08005670 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d109      	bne.n	8005694 <HAL_TIM_PWM_Start+0x24>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005686:	b2db      	uxtb	r3, r3
 8005688:	2b01      	cmp	r3, #1
 800568a:	bf14      	ite	ne
 800568c:	2301      	movne	r3, #1
 800568e:	2300      	moveq	r3, #0
 8005690:	b2db      	uxtb	r3, r3
 8005692:	e022      	b.n	80056da <HAL_TIM_PWM_Start+0x6a>
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	2b04      	cmp	r3, #4
 8005698:	d109      	bne.n	80056ae <HAL_TIM_PWM_Start+0x3e>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	bf14      	ite	ne
 80056a6:	2301      	movne	r3, #1
 80056a8:	2300      	moveq	r3, #0
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	e015      	b.n	80056da <HAL_TIM_PWM_Start+0x6a>
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	2b08      	cmp	r3, #8
 80056b2:	d109      	bne.n	80056c8 <HAL_TIM_PWM_Start+0x58>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80056ba:	b2db      	uxtb	r3, r3
 80056bc:	2b01      	cmp	r3, #1
 80056be:	bf14      	ite	ne
 80056c0:	2301      	movne	r3, #1
 80056c2:	2300      	moveq	r3, #0
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	e008      	b.n	80056da <HAL_TIM_PWM_Start+0x6a>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	bf14      	ite	ne
 80056d4:	2301      	movne	r3, #1
 80056d6:	2300      	moveq	r3, #0
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d001      	beq.n	80056e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e05e      	b.n	80057a0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d104      	bne.n	80056f2 <HAL_TIM_PWM_Start+0x82>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2202      	movs	r2, #2
 80056ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056f0:	e013      	b.n	800571a <HAL_TIM_PWM_Start+0xaa>
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	2b04      	cmp	r3, #4
 80056f6:	d104      	bne.n	8005702 <HAL_TIM_PWM_Start+0x92>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2202      	movs	r2, #2
 80056fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005700:	e00b      	b.n	800571a <HAL_TIM_PWM_Start+0xaa>
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	2b08      	cmp	r3, #8
 8005706:	d104      	bne.n	8005712 <HAL_TIM_PWM_Start+0xa2>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2202      	movs	r2, #2
 800570c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005710:	e003      	b.n	800571a <HAL_TIM_PWM_Start+0xaa>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2202      	movs	r2, #2
 8005716:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2201      	movs	r2, #1
 8005720:	6839      	ldr	r1, [r7, #0]
 8005722:	4618      	mov	r0, r3
 8005724:	f000 fe57 	bl	80063d6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a1e      	ldr	r2, [pc, #120]	; (80057a8 <HAL_TIM_PWM_Start+0x138>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d107      	bne.n	8005742 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005740:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a18      	ldr	r2, [pc, #96]	; (80057a8 <HAL_TIM_PWM_Start+0x138>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d00e      	beq.n	800576a <HAL_TIM_PWM_Start+0xfa>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005754:	d009      	beq.n	800576a <HAL_TIM_PWM_Start+0xfa>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a14      	ldr	r2, [pc, #80]	; (80057ac <HAL_TIM_PWM_Start+0x13c>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d004      	beq.n	800576a <HAL_TIM_PWM_Start+0xfa>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a12      	ldr	r2, [pc, #72]	; (80057b0 <HAL_TIM_PWM_Start+0x140>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d111      	bne.n	800578e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	f003 0307 	and.w	r3, r3, #7
 8005774:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2b06      	cmp	r3, #6
 800577a:	d010      	beq.n	800579e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f042 0201 	orr.w	r2, r2, #1
 800578a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800578c:	e007      	b.n	800579e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f042 0201 	orr.w	r2, r2, #1
 800579c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800579e:	2300      	movs	r3, #0
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3710      	adds	r7, #16
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	40012c00 	.word	0x40012c00
 80057ac:	40000400 	.word	0x40000400
 80057b0:	40000800 	.word	0x40000800

080057b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b082      	sub	sp, #8
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	f003 0302 	and.w	r3, r3, #2
 80057c6:	2b02      	cmp	r3, #2
 80057c8:	d122      	bne.n	8005810 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	f003 0302 	and.w	r3, r3, #2
 80057d4:	2b02      	cmp	r3, #2
 80057d6:	d11b      	bne.n	8005810 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f06f 0202 	mvn.w	r2, #2
 80057e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2201      	movs	r2, #1
 80057e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	699b      	ldr	r3, [r3, #24]
 80057ee:	f003 0303 	and.w	r3, r3, #3
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d003      	beq.n	80057fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f000 fac1 	bl	8005d7e <HAL_TIM_IC_CaptureCallback>
 80057fc:	e005      	b.n	800580a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 fab4 	bl	8005d6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 fac3 	bl	8005d90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	f003 0304 	and.w	r3, r3, #4
 800581a:	2b04      	cmp	r3, #4
 800581c:	d122      	bne.n	8005864 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	f003 0304 	and.w	r3, r3, #4
 8005828:	2b04      	cmp	r3, #4
 800582a:	d11b      	bne.n	8005864 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f06f 0204 	mvn.w	r2, #4
 8005834:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2202      	movs	r2, #2
 800583a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	699b      	ldr	r3, [r3, #24]
 8005842:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005846:	2b00      	cmp	r3, #0
 8005848:	d003      	beq.n	8005852 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 fa97 	bl	8005d7e <HAL_TIM_IC_CaptureCallback>
 8005850:	e005      	b.n	800585e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 fa8a 	bl	8005d6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 fa99 	bl	8005d90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2200      	movs	r2, #0
 8005862:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	f003 0308 	and.w	r3, r3, #8
 800586e:	2b08      	cmp	r3, #8
 8005870:	d122      	bne.n	80058b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	f003 0308 	and.w	r3, r3, #8
 800587c:	2b08      	cmp	r3, #8
 800587e:	d11b      	bne.n	80058b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f06f 0208 	mvn.w	r2, #8
 8005888:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2204      	movs	r2, #4
 800588e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	69db      	ldr	r3, [r3, #28]
 8005896:	f003 0303 	and.w	r3, r3, #3
 800589a:	2b00      	cmp	r3, #0
 800589c:	d003      	beq.n	80058a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 fa6d 	bl	8005d7e <HAL_TIM_IC_CaptureCallback>
 80058a4:	e005      	b.n	80058b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 fa60 	bl	8005d6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 fa6f 	bl	8005d90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	f003 0310 	and.w	r3, r3, #16
 80058c2:	2b10      	cmp	r3, #16
 80058c4:	d122      	bne.n	800590c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	f003 0310 	and.w	r3, r3, #16
 80058d0:	2b10      	cmp	r3, #16
 80058d2:	d11b      	bne.n	800590c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f06f 0210 	mvn.w	r2, #16
 80058dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2208      	movs	r2, #8
 80058e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	69db      	ldr	r3, [r3, #28]
 80058ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d003      	beq.n	80058fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 fa43 	bl	8005d7e <HAL_TIM_IC_CaptureCallback>
 80058f8:	e005      	b.n	8005906 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f000 fa36 	bl	8005d6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 fa45 	bl	8005d90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2200      	movs	r2, #0
 800590a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	691b      	ldr	r3, [r3, #16]
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b01      	cmp	r3, #1
 8005918:	d10e      	bne.n	8005938 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	f003 0301 	and.w	r3, r3, #1
 8005924:	2b01      	cmp	r3, #1
 8005926:	d107      	bne.n	8005938 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f06f 0201 	mvn.w	r2, #1
 8005930:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 fa11 	bl	8005d5a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005942:	2b80      	cmp	r3, #128	; 0x80
 8005944:	d10e      	bne.n	8005964 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005950:	2b80      	cmp	r3, #128	; 0x80
 8005952:	d107      	bne.n	8005964 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800595c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f000 fdc5 	bl	80064ee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	691b      	ldr	r3, [r3, #16]
 800596a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800596e:	2b40      	cmp	r3, #64	; 0x40
 8005970:	d10e      	bne.n	8005990 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800597c:	2b40      	cmp	r3, #64	; 0x40
 800597e:	d107      	bne.n	8005990 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 fa09 	bl	8005da2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	691b      	ldr	r3, [r3, #16]
 8005996:	f003 0320 	and.w	r3, r3, #32
 800599a:	2b20      	cmp	r3, #32
 800599c:	d10e      	bne.n	80059bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	f003 0320 	and.w	r3, r3, #32
 80059a8:	2b20      	cmp	r3, #32
 80059aa:	d107      	bne.n	80059bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f06f 0220 	mvn.w	r2, #32
 80059b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 fd90 	bl	80064dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059bc:	bf00      	nop
 80059be:	3708      	adds	r7, #8
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059d0:	2300      	movs	r3, #0
 80059d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d101      	bne.n	80059e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80059de:	2302      	movs	r3, #2
 80059e0:	e0ae      	b.n	8005b40 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2201      	movs	r2, #1
 80059e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b0c      	cmp	r3, #12
 80059ee:	f200 809f 	bhi.w	8005b30 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80059f2:	a201      	add	r2, pc, #4	; (adr r2, 80059f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80059f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f8:	08005a2d 	.word	0x08005a2d
 80059fc:	08005b31 	.word	0x08005b31
 8005a00:	08005b31 	.word	0x08005b31
 8005a04:	08005b31 	.word	0x08005b31
 8005a08:	08005a6d 	.word	0x08005a6d
 8005a0c:	08005b31 	.word	0x08005b31
 8005a10:	08005b31 	.word	0x08005b31
 8005a14:	08005b31 	.word	0x08005b31
 8005a18:	08005aaf 	.word	0x08005aaf
 8005a1c:	08005b31 	.word	0x08005b31
 8005a20:	08005b31 	.word	0x08005b31
 8005a24:	08005b31 	.word	0x08005b31
 8005a28:	08005aef 	.word	0x08005aef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	68b9      	ldr	r1, [r7, #8]
 8005a32:	4618      	mov	r0, r3
 8005a34:	f000 fa20 	bl	8005e78 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	699a      	ldr	r2, [r3, #24]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f042 0208 	orr.w	r2, r2, #8
 8005a46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	699a      	ldr	r2, [r3, #24]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f022 0204 	bic.w	r2, r2, #4
 8005a56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	6999      	ldr	r1, [r3, #24]
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	691a      	ldr	r2, [r3, #16]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	430a      	orrs	r2, r1
 8005a68:	619a      	str	r2, [r3, #24]
      break;
 8005a6a:	e064      	b.n	8005b36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68b9      	ldr	r1, [r7, #8]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f000 fa66 	bl	8005f44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	699a      	ldr	r2, [r3, #24]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	699a      	ldr	r2, [r3, #24]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	6999      	ldr	r1, [r3, #24]
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	021a      	lsls	r2, r3, #8
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	430a      	orrs	r2, r1
 8005aaa:	619a      	str	r2, [r3, #24]
      break;
 8005aac:	e043      	b.n	8005b36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68b9      	ldr	r1, [r7, #8]
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f000 faaf 	bl	8006018 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	69da      	ldr	r2, [r3, #28]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f042 0208 	orr.w	r2, r2, #8
 8005ac8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	69da      	ldr	r2, [r3, #28]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f022 0204 	bic.w	r2, r2, #4
 8005ad8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	69d9      	ldr	r1, [r3, #28]
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	691a      	ldr	r2, [r3, #16]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	61da      	str	r2, [r3, #28]
      break;
 8005aec:	e023      	b.n	8005b36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68b9      	ldr	r1, [r7, #8]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f000 faf9 	bl	80060ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	69da      	ldr	r2, [r3, #28]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	69da      	ldr	r2, [r3, #28]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	69d9      	ldr	r1, [r3, #28]
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	021a      	lsls	r2, r3, #8
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	61da      	str	r2, [r3, #28]
      break;
 8005b2e:	e002      	b.n	8005b36 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	75fb      	strb	r3, [r7, #23]
      break;
 8005b34:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3718      	adds	r7, #24
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b084      	sub	sp, #16
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b52:	2300      	movs	r3, #0
 8005b54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d101      	bne.n	8005b64 <HAL_TIM_ConfigClockSource+0x1c>
 8005b60:	2302      	movs	r3, #2
 8005b62:	e0b4      	b.n	8005cce <HAL_TIM_ConfigClockSource+0x186>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2202      	movs	r2, #2
 8005b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005b82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68ba      	ldr	r2, [r7, #8]
 8005b92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b9c:	d03e      	beq.n	8005c1c <HAL_TIM_ConfigClockSource+0xd4>
 8005b9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ba2:	f200 8087 	bhi.w	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ba6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005baa:	f000 8086 	beq.w	8005cba <HAL_TIM_ConfigClockSource+0x172>
 8005bae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bb2:	d87f      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bb4:	2b70      	cmp	r3, #112	; 0x70
 8005bb6:	d01a      	beq.n	8005bee <HAL_TIM_ConfigClockSource+0xa6>
 8005bb8:	2b70      	cmp	r3, #112	; 0x70
 8005bba:	d87b      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bbc:	2b60      	cmp	r3, #96	; 0x60
 8005bbe:	d050      	beq.n	8005c62 <HAL_TIM_ConfigClockSource+0x11a>
 8005bc0:	2b60      	cmp	r3, #96	; 0x60
 8005bc2:	d877      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bc4:	2b50      	cmp	r3, #80	; 0x50
 8005bc6:	d03c      	beq.n	8005c42 <HAL_TIM_ConfigClockSource+0xfa>
 8005bc8:	2b50      	cmp	r3, #80	; 0x50
 8005bca:	d873      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bcc:	2b40      	cmp	r3, #64	; 0x40
 8005bce:	d058      	beq.n	8005c82 <HAL_TIM_ConfigClockSource+0x13a>
 8005bd0:	2b40      	cmp	r3, #64	; 0x40
 8005bd2:	d86f      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bd4:	2b30      	cmp	r3, #48	; 0x30
 8005bd6:	d064      	beq.n	8005ca2 <HAL_TIM_ConfigClockSource+0x15a>
 8005bd8:	2b30      	cmp	r3, #48	; 0x30
 8005bda:	d86b      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bdc:	2b20      	cmp	r3, #32
 8005bde:	d060      	beq.n	8005ca2 <HAL_TIM_ConfigClockSource+0x15a>
 8005be0:	2b20      	cmp	r3, #32
 8005be2:	d867      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d05c      	beq.n	8005ca2 <HAL_TIM_ConfigClockSource+0x15a>
 8005be8:	2b10      	cmp	r3, #16
 8005bea:	d05a      	beq.n	8005ca2 <HAL_TIM_ConfigClockSource+0x15a>
 8005bec:	e062      	b.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6818      	ldr	r0, [r3, #0]
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	6899      	ldr	r1, [r3, #8]
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	685a      	ldr	r2, [r3, #4]
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	f000 fbcb 	bl	8006398 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	68ba      	ldr	r2, [r7, #8]
 8005c18:	609a      	str	r2, [r3, #8]
      break;
 8005c1a:	e04f      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6818      	ldr	r0, [r3, #0]
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	6899      	ldr	r1, [r3, #8]
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	685a      	ldr	r2, [r3, #4]
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	68db      	ldr	r3, [r3, #12]
 8005c2c:	f000 fbb4 	bl	8006398 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	689a      	ldr	r2, [r3, #8]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c3e:	609a      	str	r2, [r3, #8]
      break;
 8005c40:	e03c      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6818      	ldr	r0, [r3, #0]
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	6859      	ldr	r1, [r3, #4]
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	461a      	mov	r2, r3
 8005c50:	f000 fb2b 	bl	80062aa <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2150      	movs	r1, #80	; 0x50
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 fb82 	bl	8006364 <TIM_ITRx_SetConfig>
      break;
 8005c60:	e02c      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6818      	ldr	r0, [r3, #0]
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	6859      	ldr	r1, [r3, #4]
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	461a      	mov	r2, r3
 8005c70:	f000 fb49 	bl	8006306 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2160      	movs	r1, #96	; 0x60
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f000 fb72 	bl	8006364 <TIM_ITRx_SetConfig>
      break;
 8005c80:	e01c      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6818      	ldr	r0, [r3, #0]
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	6859      	ldr	r1, [r3, #4]
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	f000 fb0b 	bl	80062aa <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2140      	movs	r1, #64	; 0x40
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f000 fb62 	bl	8006364 <TIM_ITRx_SetConfig>
      break;
 8005ca0:	e00c      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4619      	mov	r1, r3
 8005cac:	4610      	mov	r0, r2
 8005cae:	f000 fb59 	bl	8006364 <TIM_ITRx_SetConfig>
      break;
 8005cb2:	e003      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	73fb      	strb	r3, [r7, #15]
      break;
 8005cb8:	e000      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005cba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3710      	adds	r7, #16
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}

08005cd6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005cd6:	b580      	push	{r7, lr}
 8005cd8:	b082      	sub	sp, #8
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
 8005cde:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d101      	bne.n	8005cee <HAL_TIM_SlaveConfigSynchro+0x18>
 8005cea:	2302      	movs	r3, #2
 8005cec:	e031      	b.n	8005d52 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005cfe:	6839      	ldr	r1, [r7, #0]
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 fa41 	bl	8006188 <TIM_SlaveTimer_SetConfig>
 8005d06:	4603      	mov	r3, r0
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d009      	beq.n	8005d20 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e018      	b.n	8005d52 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	68da      	ldr	r2, [r3, #12]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d2e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68da      	ldr	r2, [r3, #12]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005d3e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3708      	adds	r7, #8
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}

08005d5a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d5a:	b480      	push	{r7}
 8005d5c:	b083      	sub	sp, #12
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005d62:	bf00      	nop
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bc80      	pop	{r7}
 8005d6a:	4770      	bx	lr

08005d6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bc80      	pop	{r7}
 8005d7c:	4770      	bx	lr

08005d7e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d7e:	b480      	push	{r7}
 8005d80:	b083      	sub	sp, #12
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d86:	bf00      	nop
 8005d88:	370c      	adds	r7, #12
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bc80      	pop	{r7}
 8005d8e:	4770      	bx	lr

08005d90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bc80      	pop	{r7}
 8005da0:	4770      	bx	lr

08005da2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005da2:	b480      	push	{r7}
 8005da4:	b083      	sub	sp, #12
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005daa:	bf00      	nop
 8005dac:	370c      	adds	r7, #12
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bc80      	pop	{r7}
 8005db2:	4770      	bx	lr

08005db4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b085      	sub	sp, #20
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a29      	ldr	r2, [pc, #164]	; (8005e6c <TIM_Base_SetConfig+0xb8>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d00b      	beq.n	8005de4 <TIM_Base_SetConfig+0x30>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dd2:	d007      	beq.n	8005de4 <TIM_Base_SetConfig+0x30>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a26      	ldr	r2, [pc, #152]	; (8005e70 <TIM_Base_SetConfig+0xbc>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d003      	beq.n	8005de4 <TIM_Base_SetConfig+0x30>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a25      	ldr	r2, [pc, #148]	; (8005e74 <TIM_Base_SetConfig+0xc0>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d108      	bne.n	8005df6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	4313      	orrs	r3, r2
 8005df4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a1c      	ldr	r2, [pc, #112]	; (8005e6c <TIM_Base_SetConfig+0xb8>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d00b      	beq.n	8005e16 <TIM_Base_SetConfig+0x62>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e04:	d007      	beq.n	8005e16 <TIM_Base_SetConfig+0x62>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a19      	ldr	r2, [pc, #100]	; (8005e70 <TIM_Base_SetConfig+0xbc>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d003      	beq.n	8005e16 <TIM_Base_SetConfig+0x62>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a18      	ldr	r2, [pc, #96]	; (8005e74 <TIM_Base_SetConfig+0xc0>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d108      	bne.n	8005e28 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	695b      	ldr	r3, [r3, #20]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	689a      	ldr	r2, [r3, #8]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	4a07      	ldr	r2, [pc, #28]	; (8005e6c <TIM_Base_SetConfig+0xb8>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d103      	bne.n	8005e5c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	691a      	ldr	r2, [r3, #16]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	615a      	str	r2, [r3, #20]
}
 8005e62:	bf00      	nop
 8005e64:	3714      	adds	r7, #20
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bc80      	pop	{r7}
 8005e6a:	4770      	bx	lr
 8005e6c:	40012c00 	.word	0x40012c00
 8005e70:	40000400 	.word	0x40000400
 8005e74:	40000800 	.word	0x40000800

08005e78 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b087      	sub	sp, #28
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6a1b      	ldr	r3, [r3, #32]
 8005e8c:	f023 0201 	bic.w	r2, r3, #1
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	699b      	ldr	r3, [r3, #24]
 8005e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f023 0303 	bic.w	r3, r3, #3
 8005eae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	f023 0302 	bic.w	r3, r3, #2
 8005ec0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4a1c      	ldr	r2, [pc, #112]	; (8005f40 <TIM_OC1_SetConfig+0xc8>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d10c      	bne.n	8005eee <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	f023 0308 	bic.w	r3, r3, #8
 8005eda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	697a      	ldr	r2, [r7, #20]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	f023 0304 	bic.w	r3, r3, #4
 8005eec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a13      	ldr	r2, [pc, #76]	; (8005f40 <TIM_OC1_SetConfig+0xc8>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d111      	bne.n	8005f1a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005efc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	695b      	ldr	r3, [r3, #20]
 8005f0a:	693a      	ldr	r2, [r7, #16]
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	693a      	ldr	r2, [r7, #16]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	68fa      	ldr	r2, [r7, #12]
 8005f24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	685a      	ldr	r2, [r3, #4]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	697a      	ldr	r2, [r7, #20]
 8005f32:	621a      	str	r2, [r3, #32]
}
 8005f34:	bf00      	nop
 8005f36:	371c      	adds	r7, #28
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bc80      	pop	{r7}
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	40012c00 	.word	0x40012c00

08005f44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b087      	sub	sp, #28
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a1b      	ldr	r3, [r3, #32]
 8005f52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6a1b      	ldr	r3, [r3, #32]
 8005f58:	f023 0210 	bic.w	r2, r3, #16
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	699b      	ldr	r3, [r3, #24]
 8005f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	021b      	lsls	r3, r3, #8
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	4313      	orrs	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	f023 0320 	bic.w	r3, r3, #32
 8005f8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	011b      	lsls	r3, r3, #4
 8005f96:	697a      	ldr	r2, [r7, #20]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	4a1d      	ldr	r2, [pc, #116]	; (8006014 <TIM_OC2_SetConfig+0xd0>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d10d      	bne.n	8005fc0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005faa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	697a      	ldr	r2, [r7, #20]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fbe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4a14      	ldr	r2, [pc, #80]	; (8006014 <TIM_OC2_SetConfig+0xd0>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d113      	bne.n	8005ff0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	695b      	ldr	r3, [r3, #20]
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	693a      	ldr	r2, [r7, #16]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	699b      	ldr	r3, [r3, #24]
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	693a      	ldr	r2, [r7, #16]
 8005ff4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	68fa      	ldr	r2, [r7, #12]
 8005ffa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	685a      	ldr	r2, [r3, #4]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	697a      	ldr	r2, [r7, #20]
 8006008:	621a      	str	r2, [r3, #32]
}
 800600a:	bf00      	nop
 800600c:	371c      	adds	r7, #28
 800600e:	46bd      	mov	sp, r7
 8006010:	bc80      	pop	{r7}
 8006012:	4770      	bx	lr
 8006014:	40012c00 	.word	0x40012c00

08006018 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006018:	b480      	push	{r7}
 800601a:	b087      	sub	sp, #28
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a1b      	ldr	r3, [r3, #32]
 800602c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	69db      	ldr	r3, [r3, #28]
 800603e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006046:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f023 0303 	bic.w	r3, r3, #3
 800604e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	68fa      	ldr	r2, [r7, #12]
 8006056:	4313      	orrs	r3, r2
 8006058:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006060:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	021b      	lsls	r3, r3, #8
 8006068:	697a      	ldr	r2, [r7, #20]
 800606a:	4313      	orrs	r3, r2
 800606c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a1d      	ldr	r2, [pc, #116]	; (80060e8 <TIM_OC3_SetConfig+0xd0>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d10d      	bne.n	8006092 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800607c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	021b      	lsls	r3, r3, #8
 8006084:	697a      	ldr	r2, [r7, #20]
 8006086:	4313      	orrs	r3, r2
 8006088:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006090:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a14      	ldr	r2, [pc, #80]	; (80060e8 <TIM_OC3_SetConfig+0xd0>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d113      	bne.n	80060c2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	011b      	lsls	r3, r3, #4
 80060b0:	693a      	ldr	r2, [r7, #16]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	011b      	lsls	r3, r3, #4
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	4313      	orrs	r3, r2
 80060c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	685a      	ldr	r2, [r3, #4]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	697a      	ldr	r2, [r7, #20]
 80060da:	621a      	str	r2, [r3, #32]
}
 80060dc:	bf00      	nop
 80060de:	371c      	adds	r7, #28
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bc80      	pop	{r7}
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop
 80060e8:	40012c00 	.word	0x40012c00

080060ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b087      	sub	sp, #28
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a1b      	ldr	r3, [r3, #32]
 80060fa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6a1b      	ldr	r3, [r3, #32]
 8006100:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	69db      	ldr	r3, [r3, #28]
 8006112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800611a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006122:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	021b      	lsls	r3, r3, #8
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	4313      	orrs	r3, r2
 800612e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006136:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	031b      	lsls	r3, r3, #12
 800613e:	693a      	ldr	r2, [r7, #16]
 8006140:	4313      	orrs	r3, r2
 8006142:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a0f      	ldr	r2, [pc, #60]	; (8006184 <TIM_OC4_SetConfig+0x98>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d109      	bne.n	8006160 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006152:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	695b      	ldr	r3, [r3, #20]
 8006158:	019b      	lsls	r3, r3, #6
 800615a:	697a      	ldr	r2, [r7, #20]
 800615c:	4313      	orrs	r3, r2
 800615e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	697a      	ldr	r2, [r7, #20]
 8006164:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	68fa      	ldr	r2, [r7, #12]
 800616a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	685a      	ldr	r2, [r3, #4]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	693a      	ldr	r2, [r7, #16]
 8006178:	621a      	str	r2, [r3, #32]
}
 800617a:	bf00      	nop
 800617c:	371c      	adds	r7, #28
 800617e:	46bd      	mov	sp, r7
 8006180:	bc80      	pop	{r7}
 8006182:	4770      	bx	lr
 8006184:	40012c00 	.word	0x40012c00

08006188 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b086      	sub	sp, #24
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006192:	2300      	movs	r3, #0
 8006194:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061a4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	693a      	ldr	r2, [r7, #16]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	f023 0307 	bic.w	r3, r3, #7
 80061b6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	693a      	ldr	r2, [r7, #16]
 80061be:	4313      	orrs	r3, r2
 80061c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	2b70      	cmp	r3, #112	; 0x70
 80061d0:	d01a      	beq.n	8006208 <TIM_SlaveTimer_SetConfig+0x80>
 80061d2:	2b70      	cmp	r3, #112	; 0x70
 80061d4:	d860      	bhi.n	8006298 <TIM_SlaveTimer_SetConfig+0x110>
 80061d6:	2b60      	cmp	r3, #96	; 0x60
 80061d8:	d054      	beq.n	8006284 <TIM_SlaveTimer_SetConfig+0xfc>
 80061da:	2b60      	cmp	r3, #96	; 0x60
 80061dc:	d85c      	bhi.n	8006298 <TIM_SlaveTimer_SetConfig+0x110>
 80061de:	2b50      	cmp	r3, #80	; 0x50
 80061e0:	d046      	beq.n	8006270 <TIM_SlaveTimer_SetConfig+0xe8>
 80061e2:	2b50      	cmp	r3, #80	; 0x50
 80061e4:	d858      	bhi.n	8006298 <TIM_SlaveTimer_SetConfig+0x110>
 80061e6:	2b40      	cmp	r3, #64	; 0x40
 80061e8:	d019      	beq.n	800621e <TIM_SlaveTimer_SetConfig+0x96>
 80061ea:	2b40      	cmp	r3, #64	; 0x40
 80061ec:	d854      	bhi.n	8006298 <TIM_SlaveTimer_SetConfig+0x110>
 80061ee:	2b30      	cmp	r3, #48	; 0x30
 80061f0:	d055      	beq.n	800629e <TIM_SlaveTimer_SetConfig+0x116>
 80061f2:	2b30      	cmp	r3, #48	; 0x30
 80061f4:	d850      	bhi.n	8006298 <TIM_SlaveTimer_SetConfig+0x110>
 80061f6:	2b20      	cmp	r3, #32
 80061f8:	d051      	beq.n	800629e <TIM_SlaveTimer_SetConfig+0x116>
 80061fa:	2b20      	cmp	r3, #32
 80061fc:	d84c      	bhi.n	8006298 <TIM_SlaveTimer_SetConfig+0x110>
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d04d      	beq.n	800629e <TIM_SlaveTimer_SetConfig+0x116>
 8006202:	2b10      	cmp	r3, #16
 8006204:	d04b      	beq.n	800629e <TIM_SlaveTimer_SetConfig+0x116>
 8006206:	e047      	b.n	8006298 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6818      	ldr	r0, [r3, #0]
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	68d9      	ldr	r1, [r3, #12]
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	689a      	ldr	r2, [r3, #8]
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	691b      	ldr	r3, [r3, #16]
 8006218:	f000 f8be 	bl	8006398 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 800621c:	e040      	b.n	80062a0 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2b05      	cmp	r3, #5
 8006224:	d101      	bne.n	800622a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e03b      	b.n	80062a2 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	6a1b      	ldr	r3, [r3, #32]
 8006230:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	6a1a      	ldr	r2, [r3, #32]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f022 0201 	bic.w	r2, r2, #1
 8006240:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006250:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	691b      	ldr	r3, [r3, #16]
 8006256:	011b      	lsls	r3, r3, #4
 8006258:	68ba      	ldr	r2, [r7, #8]
 800625a:	4313      	orrs	r3, r2
 800625c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	68ba      	ldr	r2, [r7, #8]
 8006264:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	68fa      	ldr	r2, [r7, #12]
 800626c:	621a      	str	r2, [r3, #32]
      break;
 800626e:	e017      	b.n	80062a0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6818      	ldr	r0, [r3, #0]
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	6899      	ldr	r1, [r3, #8]
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	691b      	ldr	r3, [r3, #16]
 800627c:	461a      	mov	r2, r3
 800627e:	f000 f814 	bl	80062aa <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006282:	e00d      	b.n	80062a0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6818      	ldr	r0, [r3, #0]
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	6899      	ldr	r1, [r3, #8]
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	691b      	ldr	r3, [r3, #16]
 8006290:	461a      	mov	r2, r3
 8006292:	f000 f838 	bl	8006306 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006296:	e003      	b.n	80062a0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	75fb      	strb	r3, [r7, #23]
      break;
 800629c:	e000      	b.n	80062a0 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800629e:	bf00      	nop
  }

  return status;
 80062a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3718      	adds	r7, #24
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}

080062aa <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062aa:	b480      	push	{r7}
 80062ac:	b087      	sub	sp, #28
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	60f8      	str	r0, [r7, #12]
 80062b2:	60b9      	str	r1, [r7, #8]
 80062b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6a1b      	ldr	r3, [r3, #32]
 80062ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6a1b      	ldr	r3, [r3, #32]
 80062c0:	f023 0201 	bic.w	r2, r3, #1
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	011b      	lsls	r3, r3, #4
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	4313      	orrs	r3, r2
 80062de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	f023 030a 	bic.w	r3, r3, #10
 80062e6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062e8:	697a      	ldr	r2, [r7, #20]
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	693a      	ldr	r2, [r7, #16]
 80062f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	697a      	ldr	r2, [r7, #20]
 80062fa:	621a      	str	r2, [r3, #32]
}
 80062fc:	bf00      	nop
 80062fe:	371c      	adds	r7, #28
 8006300:	46bd      	mov	sp, r7
 8006302:	bc80      	pop	{r7}
 8006304:	4770      	bx	lr

08006306 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006306:	b480      	push	{r7}
 8006308:	b087      	sub	sp, #28
 800630a:	af00      	add	r7, sp, #0
 800630c:	60f8      	str	r0, [r7, #12]
 800630e:	60b9      	str	r1, [r7, #8]
 8006310:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	6a1b      	ldr	r3, [r3, #32]
 8006316:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6a1b      	ldr	r3, [r3, #32]
 800631c:	f023 0210 	bic.w	r2, r3, #16
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006330:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	031b      	lsls	r3, r3, #12
 8006336:	693a      	ldr	r2, [r7, #16]
 8006338:	4313      	orrs	r3, r2
 800633a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006342:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	011b      	lsls	r3, r3, #4
 8006348:	697a      	ldr	r2, [r7, #20]
 800634a:	4313      	orrs	r3, r2
 800634c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	693a      	ldr	r2, [r7, #16]
 8006352:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	697a      	ldr	r2, [r7, #20]
 8006358:	621a      	str	r2, [r3, #32]
}
 800635a:	bf00      	nop
 800635c:	371c      	adds	r7, #28
 800635e:	46bd      	mov	sp, r7
 8006360:	bc80      	pop	{r7}
 8006362:	4770      	bx	lr

08006364 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006364:	b480      	push	{r7}
 8006366:	b085      	sub	sp, #20
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
 800636c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800637a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800637c:	683a      	ldr	r2, [r7, #0]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	4313      	orrs	r3, r2
 8006382:	f043 0307 	orr.w	r3, r3, #7
 8006386:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	609a      	str	r2, [r3, #8]
}
 800638e:	bf00      	nop
 8006390:	3714      	adds	r7, #20
 8006392:	46bd      	mov	sp, r7
 8006394:	bc80      	pop	{r7}
 8006396:	4770      	bx	lr

08006398 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006398:	b480      	push	{r7}
 800639a:	b087      	sub	sp, #28
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
 80063a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	021a      	lsls	r2, r3, #8
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	431a      	orrs	r2, r3
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	4313      	orrs	r3, r2
 80063c0:	697a      	ldr	r2, [r7, #20]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	697a      	ldr	r2, [r7, #20]
 80063ca:	609a      	str	r2, [r3, #8]
}
 80063cc:	bf00      	nop
 80063ce:	371c      	adds	r7, #28
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bc80      	pop	{r7}
 80063d4:	4770      	bx	lr

080063d6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80063d6:	b480      	push	{r7}
 80063d8:	b087      	sub	sp, #28
 80063da:	af00      	add	r7, sp, #0
 80063dc:	60f8      	str	r0, [r7, #12]
 80063de:	60b9      	str	r1, [r7, #8]
 80063e0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	f003 031f 	and.w	r3, r3, #31
 80063e8:	2201      	movs	r2, #1
 80063ea:	fa02 f303 	lsl.w	r3, r2, r3
 80063ee:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6a1a      	ldr	r2, [r3, #32]
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	43db      	mvns	r3, r3
 80063f8:	401a      	ands	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6a1a      	ldr	r2, [r3, #32]
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	f003 031f 	and.w	r3, r3, #31
 8006408:	6879      	ldr	r1, [r7, #4]
 800640a:	fa01 f303 	lsl.w	r3, r1, r3
 800640e:	431a      	orrs	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	621a      	str	r2, [r3, #32]
}
 8006414:	bf00      	nop
 8006416:	371c      	adds	r7, #28
 8006418:	46bd      	mov	sp, r7
 800641a:	bc80      	pop	{r7}
 800641c:	4770      	bx	lr
	...

08006420 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006420:	b480      	push	{r7}
 8006422:	b085      	sub	sp, #20
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006430:	2b01      	cmp	r3, #1
 8006432:	d101      	bne.n	8006438 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006434:	2302      	movs	r3, #2
 8006436:	e046      	b.n	80064c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2202      	movs	r2, #2
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800645e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	4313      	orrs	r3, r2
 8006468:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a16      	ldr	r2, [pc, #88]	; (80064d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d00e      	beq.n	800649a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006484:	d009      	beq.n	800649a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a12      	ldr	r2, [pc, #72]	; (80064d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d004      	beq.n	800649a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a10      	ldr	r2, [pc, #64]	; (80064d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d10c      	bne.n	80064b4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	68ba      	ldr	r2, [r7, #8]
 80064a8:	4313      	orrs	r3, r2
 80064aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	68ba      	ldr	r2, [r7, #8]
 80064b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2201      	movs	r2, #1
 80064b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064c4:	2300      	movs	r3, #0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3714      	adds	r7, #20
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bc80      	pop	{r7}
 80064ce:	4770      	bx	lr
 80064d0:	40012c00 	.word	0x40012c00
 80064d4:	40000400 	.word	0x40000400
 80064d8:	40000800 	.word	0x40000800

080064dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bc80      	pop	{r7}
 80064ec:	4770      	bx	lr

080064ee <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064ee:	b480      	push	{r7}
 80064f0:	b083      	sub	sp, #12
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064f6:	bf00      	nop
 80064f8:	370c      	adds	r7, #12
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bc80      	pop	{r7}
 80064fe:	4770      	bx	lr

08006500 <__libc_init_array>:
 8006500:	b570      	push	{r4, r5, r6, lr}
 8006502:	2600      	movs	r6, #0
 8006504:	4d0c      	ldr	r5, [pc, #48]	; (8006538 <__libc_init_array+0x38>)
 8006506:	4c0d      	ldr	r4, [pc, #52]	; (800653c <__libc_init_array+0x3c>)
 8006508:	1b64      	subs	r4, r4, r5
 800650a:	10a4      	asrs	r4, r4, #2
 800650c:	42a6      	cmp	r6, r4
 800650e:	d109      	bne.n	8006524 <__libc_init_array+0x24>
 8006510:	f000 f86a 	bl	80065e8 <_init>
 8006514:	2600      	movs	r6, #0
 8006516:	4d0a      	ldr	r5, [pc, #40]	; (8006540 <__libc_init_array+0x40>)
 8006518:	4c0a      	ldr	r4, [pc, #40]	; (8006544 <__libc_init_array+0x44>)
 800651a:	1b64      	subs	r4, r4, r5
 800651c:	10a4      	asrs	r4, r4, #2
 800651e:	42a6      	cmp	r6, r4
 8006520:	d105      	bne.n	800652e <__libc_init_array+0x2e>
 8006522:	bd70      	pop	{r4, r5, r6, pc}
 8006524:	f855 3b04 	ldr.w	r3, [r5], #4
 8006528:	4798      	blx	r3
 800652a:	3601      	adds	r6, #1
 800652c:	e7ee      	b.n	800650c <__libc_init_array+0xc>
 800652e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006532:	4798      	blx	r3
 8006534:	3601      	adds	r6, #1
 8006536:	e7f2      	b.n	800651e <__libc_init_array+0x1e>
 8006538:	08006634 	.word	0x08006634
 800653c:	08006634 	.word	0x08006634
 8006540:	08006634 	.word	0x08006634
 8006544:	08006638 	.word	0x08006638

08006548 <memset>:
 8006548:	4603      	mov	r3, r0
 800654a:	4402      	add	r2, r0
 800654c:	4293      	cmp	r3, r2
 800654e:	d100      	bne.n	8006552 <memset+0xa>
 8006550:	4770      	bx	lr
 8006552:	f803 1b01 	strb.w	r1, [r3], #1
 8006556:	e7f9      	b.n	800654c <memset+0x4>

08006558 <round>:
 8006558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800655a:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800655e:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 8006562:	2c13      	cmp	r4, #19
 8006564:	4602      	mov	r2, r0
 8006566:	460b      	mov	r3, r1
 8006568:	4606      	mov	r6, r0
 800656a:	460d      	mov	r5, r1
 800656c:	dc19      	bgt.n	80065a2 <round+0x4a>
 800656e:	2c00      	cmp	r4, #0
 8006570:	da09      	bge.n	8006586 <round+0x2e>
 8006572:	3401      	adds	r4, #1
 8006574:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8006578:	d103      	bne.n	8006582 <round+0x2a>
 800657a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800657e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006582:	2200      	movs	r2, #0
 8006584:	e02a      	b.n	80065dc <round+0x84>
 8006586:	4917      	ldr	r1, [pc, #92]	; (80065e4 <round+0x8c>)
 8006588:	4121      	asrs	r1, r4
 800658a:	ea03 0001 	and.w	r0, r3, r1
 800658e:	4302      	orrs	r2, r0
 8006590:	d010      	beq.n	80065b4 <round+0x5c>
 8006592:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006596:	fa42 f404 	asr.w	r4, r2, r4
 800659a:	4423      	add	r3, r4
 800659c:	ea23 0301 	bic.w	r3, r3, r1
 80065a0:	e7ef      	b.n	8006582 <round+0x2a>
 80065a2:	2c33      	cmp	r4, #51	; 0x33
 80065a4:	dd09      	ble.n	80065ba <round+0x62>
 80065a6:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80065aa:	d103      	bne.n	80065b4 <round+0x5c>
 80065ac:	f7f9 fe88 	bl	80002c0 <__adddf3>
 80065b0:	4606      	mov	r6, r0
 80065b2:	460d      	mov	r5, r1
 80065b4:	4630      	mov	r0, r6
 80065b6:	4629      	mov	r1, r5
 80065b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065ba:	f04f 31ff 	mov.w	r1, #4294967295
 80065be:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80065c2:	40f9      	lsrs	r1, r7
 80065c4:	4208      	tst	r0, r1
 80065c6:	d0f5      	beq.n	80065b4 <round+0x5c>
 80065c8:	2001      	movs	r0, #1
 80065ca:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80065ce:	fa00 f404 	lsl.w	r4, r0, r4
 80065d2:	1912      	adds	r2, r2, r4
 80065d4:	bf28      	it	cs
 80065d6:	181b      	addcs	r3, r3, r0
 80065d8:	ea22 0201 	bic.w	r2, r2, r1
 80065dc:	4619      	mov	r1, r3
 80065de:	4610      	mov	r0, r2
 80065e0:	e7e6      	b.n	80065b0 <round+0x58>
 80065e2:	bf00      	nop
 80065e4:	000fffff 	.word	0x000fffff

080065e8 <_init>:
 80065e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ea:	bf00      	nop
 80065ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ee:	bc08      	pop	{r3}
 80065f0:	469e      	mov	lr, r3
 80065f2:	4770      	bx	lr

080065f4 <_fini>:
 80065f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f6:	bf00      	nop
 80065f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065fa:	bc08      	pop	{r3}
 80065fc:	469e      	mov	lr, r3
 80065fe:	4770      	bx	lr
