#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec 13 23:32:39 2022
# Process ID: 744
# Current directory: D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21660 D:\data\func_test\soc_sram_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 930.801 ; gain = 223.512
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance tb_top.soc_lite.pll.clk_pll.inst.plle2_adv_inst are not same.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1045.273 ; gain = 0.000
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1045.273 ; gain = 4.055
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1045.273 ; gain = 20.285
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance tb_top.soc_lite.pll.clk_pll.inst.plle2_adv_inst are not same.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1045.273 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.273 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1045.273 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_int_o' is not allowed [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:180]
INFO: [VRFC 10-2458] undeclared symbol stallreq_exe, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:250]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2458] undeclared symbol div_temp0, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance tb_top.soc_lite.pll.clk_pll.inst.plle2_adv_inst are not same.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1095.070 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.070 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1095.070 ; gain = 0.000
save_wave_config {D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg}
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance tb_top.soc_lite.pll.clk_pll.inst.plle2_adv_inst are not same.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1164.391 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1164.391 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1164.391 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1ns} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance tb_top.soc_lite.pll.clk_pll.inst.plle2_adv_inst are not same.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1170.773 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1170.773 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1170.773 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {20s} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance tb_top.soc_lite.pll.clk_pll.inst.plle2_adv_inst are not same.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1443.867 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1443.867 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1443.867 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance tb_top.soc_lite.pll.clk_pll.inst.plle2_adv_inst are not same.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1443.867 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1443.867 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1443.867 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\data\func_test\soc_sram_func\rtl\myCPU\id_stage.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\data\func_test\soc_sram_func\rtl\myCPU\mycpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\data\func_test\soc_sram_func\rtl\soc_lite_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg}
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_int_o' is not allowed [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:180]
INFO: [VRFC 10-2458] undeclared symbol stallreq_exe, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:250]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2458] undeclared symbol div_temp0, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1443.867 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1443.867 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1443.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/data/func_test/soft_c/build/add_inst.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft_c/build/add_inst.coe'
set_property -dict [list CONFIG.Coe_File {D:/data/func_test/soft_c/build/add_inst.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/data/func_test/soft_c/build/add_inst.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft_c/build/add_inst.coe'
generate_target all [get_files  D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/inst_ram_synth_1

launch_runs -jobs 8 inst_ram_synth_1
[Wed Dec 14 00:02:44 2022] Launched inst_ram_synth_1...
Run output will be captured here: D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/inst_ram_synth_1/runme.log
export_simulation -of_objects [get_files D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/inst_ram.xci] -directory D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/modelsim} {questa=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/data/func_test/soft_c/build/add_data.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft_c/build/add_data.coe'
set_property -dict [list CONFIG.Coe_File {D:/data/func_test/soft_c/build/add_data.coe}] [get_ips data_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/data/func_test/soft_c/build/add_data.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft_c/build/add_data.coe'
generate_target all [get_files  D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
reset_run data_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/data_ram_synth_1

launch_runs -jobs 8 data_ram_synth_1
[Wed Dec 14 00:02:58 2022] Launched data_ram_synth_1...
Run output will be captured here: D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/data_ram_synth_1/runme.log
export_simulation -of_objects [get_files D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/data_ram.xci] -directory D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/modelsim} {questa=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_int_o' is not allowed [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:180]
INFO: [VRFC 10-2458] undeclared symbol stallreq_exe, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:250]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2458] undeclared symbol div_temp0, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1443.867 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 1443.867 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:01:09 . Memory (MB): peak = 1443.867 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_int_o' is not allowed [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:180]
INFO: [VRFC 10-2458] undeclared symbol stallreq_exe, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:250]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2458] undeclared symbol div_temp0, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:28 ; elapsed = 00:01:05 . Memory (MB): peak = 1443.867 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:30 ; elapsed = 00:01:08 . Memory (MB): peak = 1443.867 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
set_property -name {xsim.simulate.runtime} -value {1ns} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1469.270 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1469.270 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.270 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.270 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1469.270 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.270 ; gain = 0.000
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1469.270 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1469.270 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_int_o' is not allowed [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:180]
INFO: [VRFC 10-2458] undeclared symbol stallreq_exe, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:250]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2458] undeclared symbol div_temp0, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2458] undeclared symbol dm1, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:72]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'dm1' [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:75]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'dm1' [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:76]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'dm1' [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:77]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'dm1' [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:78]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'dm1' [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:79]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'dm1' [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:80]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'dm1' [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:81]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'dm1' [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:82]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'dm1' [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:83]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'dm1' [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:84]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'dm1' [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:85]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'dm1' [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:86]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'dm1' [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:87]
ERROR: [VRFC 10-2865] module 'wb_stage' ignored due to previous errors [D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_int_o' is not allowed [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:180]
INFO: [VRFC 10-2458] undeclared symbol stallreq_exe, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:250]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2458] undeclared symbol div_temp0, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.270 ; gain = 0.000
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1469.270 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1469.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_int_o' is not allowed [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:180]
INFO: [VRFC 10-2458] undeclared symbol stallreq_exe, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:250]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2458] undeclared symbol div_temp0, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.270 ; gain = 0.000
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1469.270 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1469.270 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {200us} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.270 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1469.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/data/func_test/soft_c/build/add_inst.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft_c/build/add_inst.coe'
set_property -dict [list CONFIG.Coe_File {D:/data/func_test/soft_c/build/add_inst.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/data/func_test/soft_c/build/add_inst.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft_c/build/add_inst.coe'
generate_target all [get_files  D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/inst_ram_synth_1

launch_runs -jobs 8 inst_ram_synth_1
[Wed Dec 14 01:12:57 2022] Launched inst_ram_synth_1...
Run output will be captured here: D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/inst_ram_synth_1/runme.log
export_simulation -of_objects [get_files D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/inst_ram.xci] -directory D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/modelsim} {questa=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/data/func_test/soft_c/build/add_data.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft_c/build/add_data.coe'
set_property -dict [list CONFIG.Coe_File {D:/data/func_test/soft_c/build/add_data.coe}] [get_ips data_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/data/func_test/soft_c/build/add_data.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft_c/build/add_data.coe'
generate_target all [get_files  D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
reset_run data_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/data_ram_synth_1

launch_runs -jobs 8 data_ram_synth_1
[Wed Dec 14 01:13:11 2022] Launched data_ram_synth_1...
Run output will be captured here: D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/data_ram_synth_1/runme.log
export_simulation -of_objects [get_files D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/data_ram.xci] -directory D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/modelsim} {questa=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_int_o' is not allowed [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:180]
INFO: [VRFC 10-2458] undeclared symbol stallreq_exe, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:250]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2458] undeclared symbol div_temp0, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.270 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1469.270 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_int_o' is not allowed [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:180]
INFO: [VRFC 10-2458] undeclared symbol stallreq_exe, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:250]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2458] undeclared symbol div_temp0, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1473.438 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {2ms} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_data.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/add_inst.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_int_o' is not allowed [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:180]
INFO: [VRFC 10-2458] undeclared symbol stallreq_exe, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:250]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2458] undeclared symbol div_temp0, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0129d9fad9364410a74438b039718332 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'int_i' [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:350]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.hilo
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.scu
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.MiniMIPS32
Compiling module xil_defaultlib.mycpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/test.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.441 ; gain = 0.000
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.441 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1562.441 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.xci' is already up-to-date
[Wed Dec 14 01:22:25 2022] Launched synth_1...
Run output will be captured here: D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.xci' is already up-to-date
[Wed Dec 14 01:26:04 2022] Launched impl_1...
Run output will be captured here: D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.xci' is already up-to-date
[Wed Dec 14 01:31:06 2022] Launched impl_1...
Run output will be captured here: D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 14 01:32:59 2022...
