$date
	Fri Feb 20 21:26:20 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_fifo_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # dout [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % din [7:0] $end
$var reg 1 & rd_en $end
$var reg 1 ' rst_n $end
$var reg 1 ( wr_en $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 8 ) din [7:0] $end
$var wire 1 & rd_en $end
$var wire 1 ' rst_n $end
$var wire 1 ( wr_en $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var reg 3 * count [2:0] $end
$var reg 8 + dout [7:0] $end
$var reg 3 , rd_ptr [2:0] $end
$var reg 3 - wr_ptr [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
0'
0&
b0 %
0$
b0 #
1"
0!
$end
#5
1$
#10
0$
#15
1$
#20
0$
1'
#25
0"
b1 *
b1 -
b100100 %
b100100 )
1(
1$
#30
0$
#35
b10 *
b10 -
b10000001 %
b10000001 )
1$
#40
0$
#45
b11 *
b11 -
b1001 %
b1001 )
1$
#50
0$
#55
1!
b100 *
b100 -
b1100011 %
b1100011 )
1$
#60
0$
#65
0(
1$
#70
0$
#75
0!
b11 *
b1 ,
b100100 #
b100100 +
1&
1$
#80
0$
#85
b10 *
b10 ,
b10000001 #
b10000001 +
1$
#90
0$
#95
b1 *
b11 ,
b1001 #
b1001 +
1$
#100
0$
#105
1"
b0 *
b100 ,
b1100011 #
b1100011 +
1$
#110
0$
#115
0&
1$
#120
0$
#125
1$
#130
0$
#135
1$
