ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_TIM17_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM17_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM17_Init:
  26              	.LFB147:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim17;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM17 init function */
  30:Core/Src/tim.c **** void MX_TIM17_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s 			page 2


  28              		.loc 1 31 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 1 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 1 */
  40:Core/Src/tim.c ****   htim17.Instance = TIM17;
  36              		.loc 1 40 3 view .LVU1
  37              		.loc 1 40 19 is_stmt 0 view .LVU2
  38 0002 0A48     		ldr	r0, .L5
  39 0004 0A4B     		ldr	r3, .L5+4
  40 0006 0360     		str	r3, [r0]
  41:Core/Src/tim.c ****   htim17.Init.Prescaler = 240-1;
  41              		.loc 1 41 3 is_stmt 1 view .LVU3
  42              		.loc 1 41 25 is_stmt 0 view .LVU4
  43 0008 EF23     		movs	r3, #239
  44 000a 4360     		str	r3, [r0, #4]
  42:Core/Src/tim.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
  45              		.loc 1 42 3 is_stmt 1 view .LVU5
  46              		.loc 1 42 27 is_stmt 0 view .LVU6
  47 000c 0023     		movs	r3, #0
  48 000e 8360     		str	r3, [r0, #8]
  43:Core/Src/tim.c ****   htim17.Init.Period = 1000-1;
  49              		.loc 1 43 3 is_stmt 1 view .LVU7
  50              		.loc 1 43 22 is_stmt 0 view .LVU8
  51 0010 40F2E732 		movw	r2, #999
  52 0014 C260     		str	r2, [r0, #12]
  44:Core/Src/tim.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  53              		.loc 1 44 3 is_stmt 1 view .LVU9
  54              		.loc 1 44 29 is_stmt 0 view .LVU10
  55 0016 0361     		str	r3, [r0, #16]
  45:Core/Src/tim.c ****   htim17.Init.RepetitionCounter = 0;
  56              		.loc 1 45 3 is_stmt 1 view .LVU11
  57              		.loc 1 45 33 is_stmt 0 view .LVU12
  58 0018 4361     		str	r3, [r0, #20]
  46:Core/Src/tim.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  59              		.loc 1 46 3 is_stmt 1 view .LVU13
  60              		.loc 1 46 33 is_stmt 0 view .LVU14
  61 001a 8361     		str	r3, [r0, #24]
  47:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
  62              		.loc 1 47 3 is_stmt 1 view .LVU15
  63              		.loc 1 47 7 is_stmt 0 view .LVU16
  64 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
  65              	.LVL0:
  66              		.loc 1 47 6 view .LVU17
  67 0020 00B9     		cbnz	r0, .L4
  68              	.L1:
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s 			page 3


  48:Core/Src/tim.c ****   {
  49:Core/Src/tim.c ****     Error_Handler();
  50:Core/Src/tim.c ****   }
  51:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_Init 2 */
  52:Core/Src/tim.c **** 
  53:Core/Src/tim.c ****   /* USER CODE END TIM17_Init 2 */
  54:Core/Src/tim.c **** 
  55:Core/Src/tim.c **** }
  69              		.loc 1 55 1 view .LVU18
  70 0022 08BD     		pop	{r3, pc}
  71              	.L4:
  49:Core/Src/tim.c ****   }
  72              		.loc 1 49 5 is_stmt 1 view .LVU19
  73 0024 FFF7FEFF 		bl	Error_Handler
  74              	.LVL1:
  75              		.loc 1 55 1 is_stmt 0 view .LVU20
  76 0028 FBE7     		b	.L1
  77              	.L6:
  78 002a 00BF     		.align	2
  79              	.L5:
  80 002c 00000000 		.word	.LANCHOR0
  81 0030 00480140 		.word	1073825792
  82              		.cfi_endproc
  83              	.LFE147:
  85              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  86              		.align	1
  87              		.global	HAL_TIM_Base_MspInit
  88              		.syntax unified
  89              		.thumb
  90              		.thumb_func
  92              	HAL_TIM_Base_MspInit:
  93              	.LVL2:
  94              	.LFB148:
  56:Core/Src/tim.c **** 
  57:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  58:Core/Src/tim.c **** {
  95              		.loc 1 58 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 8
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  59:Core/Src/tim.c **** 
  60:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM17)
  99              		.loc 1 60 3 view .LVU22
 100              		.loc 1 60 20 is_stmt 0 view .LVU23
 101 0000 0268     		ldr	r2, [r0]
 102              		.loc 1 60 5 view .LVU24
 103 0002 0F4B     		ldr	r3, .L14
 104 0004 9A42     		cmp	r2, r3
 105 0006 00D0     		beq	.L13
 106 0008 7047     		bx	lr
 107              	.L13:
  58:Core/Src/tim.c **** 
 108              		.loc 1 58 1 view .LVU25
 109 000a 00B5     		push	{lr}
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 14, -4
 112 000c 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s 			page 4


 113              		.cfi_def_cfa_offset 16
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
  63:Core/Src/tim.c **** 
  64:Core/Src/tim.c ****   /* USER CODE END TIM17_MspInit 0 */
  65:Core/Src/tim.c ****     /* TIM17 clock enable */
  66:Core/Src/tim.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 114              		.loc 1 66 5 is_stmt 1 view .LVU26
 115              	.LBB2:
 116              		.loc 1 66 5 view .LVU27
 117              		.loc 1 66 5 view .LVU28
 118 000e 0D4B     		ldr	r3, .L14+4
 119 0010 D3F8F020 		ldr	r2, [r3, #240]
 120 0014 42F48022 		orr	r2, r2, #262144
 121 0018 C3F8F020 		str	r2, [r3, #240]
 122              		.loc 1 66 5 view .LVU29
 123 001c D3F8F030 		ldr	r3, [r3, #240]
 124 0020 03F48023 		and	r3, r3, #262144
 125 0024 0193     		str	r3, [sp, #4]
 126              		.loc 1 66 5 view .LVU30
 127 0026 019B     		ldr	r3, [sp, #4]
 128              	.LBE2:
 129              		.loc 1 66 5 view .LVU31
  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c ****     /* TIM17 interrupt Init */
  69:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 130              		.loc 1 69 5 view .LVU32
 131 0028 0022     		movs	r2, #0
 132 002a 1146     		mov	r1, r2
 133 002c 7620     		movs	r0, #118
 134              	.LVL3:
 135              		.loc 1 69 5 is_stmt 0 view .LVU33
 136 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 137              	.LVL4:
  70:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 138              		.loc 1 70 5 is_stmt 1 view .LVU34
 139 0032 7620     		movs	r0, #118
 140 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 141              	.LVL5:
  71:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   /* USER CODE END TIM17_MspInit 1 */
  74:Core/Src/tim.c ****   }
  75:Core/Src/tim.c **** }
 142              		.loc 1 75 1 is_stmt 0 view .LVU35
 143 0038 03B0     		add	sp, sp, #12
 144              		.cfi_def_cfa_offset 4
 145              		@ sp needed
 146 003a 5DF804FB 		ldr	pc, [sp], #4
 147              	.L15:
 148 003e 00BF     		.align	2
 149              	.L14:
 150 0040 00480140 		.word	1073825792
 151 0044 00440258 		.word	1476543488
 152              		.cfi_endproc
 153              	.LFE148:
 155              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s 			page 5


 156              		.align	1
 157              		.global	HAL_TIM_Base_MspDeInit
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 162              	HAL_TIM_Base_MspDeInit:
 163              	.LVL6:
 164              	.LFB149:
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  78:Core/Src/tim.c **** {
 165              		.loc 1 78 1 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		.loc 1 78 1 is_stmt 0 view .LVU37
 170 0000 08B5     		push	{r3, lr}
 171              		.cfi_def_cfa_offset 8
 172              		.cfi_offset 3, -8
 173              		.cfi_offset 14, -4
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM17)
 174              		.loc 1 80 3 is_stmt 1 view .LVU38
 175              		.loc 1 80 20 is_stmt 0 view .LVU39
 176 0002 0268     		ldr	r2, [r0]
 177              		.loc 1 80 5 view .LVU40
 178 0004 074B     		ldr	r3, .L20
 179 0006 9A42     		cmp	r2, r3
 180 0008 00D0     		beq	.L19
 181              	.LVL7:
 182              	.L16:
  81:Core/Src/tim.c ****   {
  82:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   /* USER CODE END TIM17_MspDeInit 0 */
  85:Core/Src/tim.c ****     /* Peripheral clock disable */
  86:Core/Src/tim.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****     /* TIM17 interrupt Deinit */
  89:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM17_IRQn);
  90:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   /* USER CODE END TIM17_MspDeInit 1 */
  93:Core/Src/tim.c ****   }
  94:Core/Src/tim.c **** }
 183              		.loc 1 94 1 view .LVU41
 184 000a 08BD     		pop	{r3, pc}
 185              	.LVL8:
 186              	.L19:
  86:Core/Src/tim.c **** 
 187              		.loc 1 86 5 is_stmt 1 view .LVU42
 188 000c 064A     		ldr	r2, .L20+4
 189 000e D2F8F030 		ldr	r3, [r2, #240]
 190 0012 23F48023 		bic	r3, r3, #262144
 191 0016 C2F8F030 		str	r3, [r2, #240]
  89:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 192              		.loc 1 89 5 view .LVU43
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s 			page 6


 193 001a 7620     		movs	r0, #118
 194              	.LVL9:
  89:Core/Src/tim.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 195              		.loc 1 89 5 is_stmt 0 view .LVU44
 196 001c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 197              	.LVL10:
 198              		.loc 1 94 1 view .LVU45
 199 0020 F3E7     		b	.L16
 200              	.L21:
 201 0022 00BF     		.align	2
 202              	.L20:
 203 0024 00480140 		.word	1073825792
 204 0028 00440258 		.word	1476543488
 205              		.cfi_endproc
 206              	.LFE149:
 208              		.global	htim17
 209              		.section	.bss.htim17,"aw",%nobits
 210              		.align	2
 211              		.set	.LANCHOR0,. + 0
 214              	htim17:
 215 0000 00000000 		.space	76
 215      00000000 
 215      00000000 
 215      00000000 
 215      00000000 
 216              		.text
 217              	.Letext0:
 218              		.file 2 "c:\\tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_default_types.h"
 219              		.file 3 "c:\\tools\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 220              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 221              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 222              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 223              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 224              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 225              		.file 9 "Core/Inc/main.h"
 226              		.file 10 "Core/Inc/tim.h"
ARM GAS  C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s:19     .text.MX_TIM17_Init:00000000 $t
C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s:25     .text.MX_TIM17_Init:00000000 MX_TIM17_Init
C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s:80     .text.MX_TIM17_Init:0000002c $d
C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s:86     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s:92     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s:150    .text.HAL_TIM_Base_MspInit:00000040 $d
C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s:156    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s:162    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s:203    .text.HAL_TIM_Base_MspDeInit:00000024 $d
C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s:214    .bss.htim17:00000000 htim17
C:\Users\OSD\AppData\Local\Temp\ccdFIzuU.s:210    .bss.htim17:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
