

================================================================
== Vitis HLS Report for 'round_fixed_29_24_s'
================================================================
* Date:           Sun Nov 10 15:13:25 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.17 ns|  2.561 ns|     1.13 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  8.334 ns|  8.334 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    148|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|      92|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      92|    148|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |r_fu_69_p2          |         +|   0|  0|  30|          30|           5|
    |sub_ln152_fu_36_p2  |         -|   0|  0|  29|           1|          29|
    |sub_ln188_fu_91_p2  |         -|   0|  0|  29|           1|          29|
    |ap_return           |    select|   0|  0|  29|           1|          29|
    |x_pos_fu_59_p3      |    select|   0|  0|  29|           1|          29|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 148|          35|         123|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |sub_ln152_reg_107            |  29|   0|   29|          0|
    |tmp_1_reg_112                |   1|   0|    1|          0|
    |tmp_1_reg_112_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln188_reg_118          |  29|   0|   29|          0|
    |x_read_reg_102               |  29|   0|   29|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  92|   0|   92|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|ap_return  |  out|   29|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|x          |   in|   29|     ap_none|                    x|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

