arch                                                          	circuit             	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml          	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	7.55                 	     	0.10           	16840       	2        	0.09          	-1          	-1          	33972      	-1      	-1         	29     	311   	15          	0       	aed1b2472   	success   	65552      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.44     	7975                 	1.48      	3.64634       	-3378.15            	-3.64634            	40            	14355            	15                                    	4.25198e+07           	9.78293e+06          	2.15488e+06                      	2748.57                             	3.08                     	13286                      	13                               	2847                       	3292                              	3848100                    	1425233                  	3.99103            	-4217.17 	-3.99103 	-289.531	-1.07448 	2.69199e+06                 	3433.66                        	0.79                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	11.29                	     	0.10           	16768       	2        	0.08          	-1          	-1          	34028      	-1      	-1         	29     	311   	15          	0       	aed1b2472   	success   	65016      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.46     	7933                 	1.44      	4.00229       	-3680.73            	-4.00229            	40            	14747            	29                                    	4.25198e+07           	9.78293e+06          	2.18945e+06                      	2792.66                             	6.91                     	13277                      	16                               	3087                       	3483                              	3954296                    	1366603                  	4.43527            	-4396.34 	-4.43527 	-302.986	-1.74947 	2.74222e+06                 	3497.72                        	0.79                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml     	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	7.39                 	     	0.09           	16768       	2        	0.12          	-1          	-1          	33972      	-1      	-1         	29     	311   	15          	0       	aed1b2472   	success   	62316      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.43     	7975                 	1.40      	3.64634       	-3378.15            	-3.64634            	40            	15287            	15                                    	4.25198e+07           	9.78293e+06          	2.15029e+06                      	2742.71                             	3.00                     	14172                      	14                               	2827                       	3217                              	3677471                    	1385125                  	3.99103            	-4283.41 	-3.99103 	-215.671	-0.930321	2.68740e+06                 	3427.80                        	0.70                	15             	950            
