#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 18 12:13:53 2018
# Process ID: 24894
# Current directory: /home/brennan/Documents/pynq-copter
# Command line: vivado pynqcopter/pwm_test/pwm_test/pwm_test.xpr
# Log file: /home/brennan/Documents/pynq-copter/vivado.log
# Journal file: /home/brennan/Documents/pynq-copter/vivado.jou
#-----------------------------------------------------------
start_gui
open_project pynqcopter/pwm_test/pwm_test/pwm_test.xpr
INFO: [Project 1-313] Project file moved from '/home/brennan/Dropbox/Documents/UCSD_Research/pynq-copter/pynqcopter/pwm_test/pwm_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brennan/Documents/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/brennan/Vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 6121.930 ; gain = 87.602 ; free physical = 3490 ; free virtual = 13084
open_bd_design {/home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.srcs/sources_1/bd/pwm_test/pwm_test.bd}
Adding cell -- xilinx.com:user:wire_distributor:1.0 - arduinoGpioBreakout
Adding cell -- UCSD:hlsip:ctrlloop:1.0 - ctrlLoop
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - ctrlLoopUart
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - plClk
Adding cell -- xilinx.com:ip:axi_intc:4.1 - plIntrController
Adding cell -- xilinx.com:ip:xlconcat:2.1 - plIrqConcat
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - userReset
Adding cell -- xilinx.com:ip:xlslice:1.0 - userResetSlice
WARNING: [BD 41-1731] Type mismatch between connected pins: /plIntrController/irq(undef) and /processing_system7_0/IRQ_F2P(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ctrlLoopUart/interrupt(intr) and /ctrlLoop/interrupt_V(data)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <pwm_test> from BD file </home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.srcs/sources_1/bd/pwm_test/pwm_test.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 6203.527 ; gain = 51.668 ; free physical = 3412 ; free virtual = 13042
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets resetSlice_Dout] [get_bd_cells userReset]
delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O] [get_bd_cells userResetSlice]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_cells plClk]
delete_bd_objs [get_bd_intf_nets S00_AXI_1] [get_bd_intf_nets psInterconnect_M00_AXI] [get_bd_intf_nets psInterconnect_M01_AXI] [get_bd_nets S00_ARESETN_1] [get_bd_cells psInterconnect]
delete_bd_objs [get_bd_intf_nets ctrlLoop_m_axi_IOMEM] [get_bd_nets ctrlloop_0_interrupt] [get_bd_nets pb_i_1] [get_bd_nets ctrlLoopUart_interrupt] [get_bd_nets ctrlloop_leds_V] [get_bd_cells ctrlLoop]
delete_bd_objs [get_bd_nets plIrqConcat_dout] [get_bd_cells plIrqConcat]
delete_bd_objs [get_bd_nets axi_intc_0_irq] [get_bd_cells plIntrController]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_nets S00_ARESETN_2] [get_bd_cells ctrlLoopInterconnect]
delete_bd_objs [get_bd_nets ctrlLoopUart_tx] [get_bd_cells ctrlLoopUart]
startgroup
create_bd_cell -type ip -vlnv UCSD:hlsip:pwm:1.0 pwm_0
endgroup
set_property location {2.5 1579 280} [get_bd_cells pwm_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {2.5 746 338} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins pwm_0/out_V] [get_bd_pins xlslice_0/Din]
startgroup
set_property -dict [list CONFIG.DIN_FROM {3} CONFIG.DIN_WIDTH {6} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
endgroup
connect_bd_net [get_bd_ports led_o] [get_bd_pins xlslice_0/Dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
delete_bd_objs [get_bd_cells xlslice_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {2 563 453} [get_bd_cells xlconcat_0]
set_property location {2 856 499} [get_bd_cells arduinoGpioBreakout]
set_property -dict [list CONFIG.IN2_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {15} CONFIG.IN2_WIDTH {6}] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins arduinoGpioBreakout/wire_i_o]
connect_bd_net [get_bd_pins xlconcat_0/In2] [get_bd_pins pwm_0/out_V]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins pwm_0/s_axi_AXILiteS]
</pwm_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {2 571 112} [get_bd_cells rst_ps7_0_100M]
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : </home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.srcs/sources_1/bd/pwm_test/pwm_test.bd> 
Wrote  : </home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.srcs/sources_1/bd/pwm_test/ui/bd_979ee22b.ui> 
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 4
Wrote  : </home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.srcs/sources_1/bd/pwm_test/pwm_test.bd> 
VHDL Output written to : /home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.srcs/sources_1/bd/pwm_test/synth/pwm_test.v
VHDL Output written to : /home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.srcs/sources_1/bd/pwm_test/sim/pwm_test.v
VHDL Output written to : /home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.srcs/sources_1/bd/pwm_test/hdl/pwm_test_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block arduinoGpioBreakout .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.srcs/sources_1/bd/pwm_test/ip/pwm_test_auto_pc_2/pwm_test_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.srcs/sources_1/bd/pwm_test/hw_handoff/pwm_test.hwh
Generated Block Design Tcl file /home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.srcs/sources_1/bd/pwm_test/hw_handoff/pwm_test_bd.tcl
Generated Hardware Definition File /home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.srcs/sources_1/bd/pwm_test/synth/pwm_test.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pwm_test_rst_ps7_0_100M_0, cache-ID = e1e3a73157a58e8e; cache size = 5.085 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pwm_test_auto_pc_2, cache-ID = 302ee2a81716e9c8; cache size = 5.085 MB.
[Wed Jul 18 12:23:21 2018] Launched pwm_test_pwm_0_0_synth_1, pwm_test_xlconcat_0_0_synth_1, pwm_test_xlslice_0_0_synth_1, synth_1...
Run output will be captured here:
pwm_test_pwm_0_0_synth_1: /home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.runs/pwm_test_pwm_0_0_synth_1/runme.log
pwm_test_xlconcat_0_0_synth_1: /home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.runs/pwm_test_xlconcat_0_0_synth_1/runme.log
pwm_test_xlslice_0_0_synth_1: /home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.runs/pwm_test_xlslice_0_0_synth_1/runme.log
synth_1: /home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.runs/synth_1/runme.log
[Wed Jul 18 12:23:21 2018] Launched impl_1...
Run output will be captured here: /home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6592.328 ; gain = 98.383 ; free physical = 3206 ; free virtual = 12840
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 18 12:28:04 2018] Launched impl_1...
Run output will be captured here: /home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 18 12:52:38 2018] Launched impl_1...
Run output will be captured here: /home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 18 12:57:01 2018...
