<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4829781636</Best-caseLatency>
            <Average-caseLatency>4829781636</Average-caseLatency>
            <Worst-caseLatency>4829781636</Worst-caseLatency>
            <Best-caseRealTimeLatency>48.298 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>48.298 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>48.298 sec</Worst-caseRealTimeLatency>
            <Interval-min>4829781637</Interval-min>
            <Interval-max>4829781637</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_18_1>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>3142040832</Latency>
                <AbsoluteTimeLatency>31420408320</AbsoluteTimeLatency>
                <IterationLatency>49094388</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_22_2>
                    <Slack>7.30</Slack>
                    <TripCount>255</TripCount>
                    <Latency>49094385</Latency>
                    <AbsoluteTimeLatency>490943850</AbsoluteTimeLatency>
                    <IterationLatency>192527</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_23_3>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>192525</Latency>
                        <AbsoluteTimeLatency>1925250</AbsoluteTimeLatency>
                        <IterationLatency>755</IterationLatency>
                        <InstanceList/>
                        <VITIS_LOOP_26_4>
                            <Slack>7.30</Slack>
                            <TripCount>9</TripCount>
                            <Latency>747</Latency>
                            <AbsoluteTimeLatency>7470</AbsoluteTimeLatency>
                            <IterationLatency>83</IterationLatency>
                            <InstanceList/>
                            <VITIS_LOOP_27_5>
                                <Slack>7.30</Slack>
                                <TripCount>9</TripCount>
                                <Latency>81</Latency>
                                <AbsoluteTimeLatency>810</AbsoluteTimeLatency>
                                <IterationLatency>9</IterationLatency>
                                <InstanceList/>
                            </VITIS_LOOP_27_5>
                        </VITIS_LOOP_26_4>
                    </VITIS_LOOP_23_3>
                </VITIS_LOOP_22_2>
            </VITIS_LOOP_18_1>
            <VITIS_LOOP_17_1>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>1215203616</Latency>
                <AbsoluteTimeLatency>12152036160</AbsoluteTimeLatency>
                <IterationLatency>37975113</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_21_2>
                    <Slack>7.30</Slack>
                    <TripCount>255</TripCount>
                    <Latency>37975110</Latency>
                    <AbsoluteTimeLatency>379751100</AbsoluteTimeLatency>
                    <IterationLatency>148922</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_22_3>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>148920</Latency>
                        <AbsoluteTimeLatency>1489200</AbsoluteTimeLatency>
                        <IterationLatency>584</IterationLatency>
                        <InstanceList/>
                        <VITIS_LOOP_33_6>
                            <Slack>7.30</Slack>
                            <TripCount>64</TripCount>
                            <Latency>576</Latency>
                            <AbsoluteTimeLatency>5760</AbsoluteTimeLatency>
                            <IterationLatency>9</IterationLatency>
                            <InstanceList/>
                        </VITIS_LOOP_33_6>
                    </VITIS_LOOP_22_3>
                </VITIS_LOOP_21_2>
            </VITIS_LOOP_17_1>
            <VITIS_LOOP_21_2>
                <Slack>7.30</Slack>
                <TripCount>255</TripCount>
                <Latency>472537185</Latency>
                <AbsoluteTimeLatency>4725371850</AbsoluteTimeLatency>
                <IterationLatency>1853087</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_22_3>
                    <Slack>7.30</Slack>
                    <TripCount>255</TripCount>
                    <Latency>1853085</Latency>
                    <AbsoluteTimeLatency>18530850</AbsoluteTimeLatency>
                    <IterationLatency>7267</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_25_4>
                        <Slack>7.30</Slack>
                        <TripCount>5</TripCount>
                        <Latency>7260</Latency>
                        <AbsoluteTimeLatency>72600</AbsoluteTimeLatency>
                        <IterationLatency>1452</IterationLatency>
                        <InstanceList/>
                        <VITIS_LOOP_26_5>
                            <Slack>7.30</Slack>
                            <TripCount>5</TripCount>
                            <Latency>1450</Latency>
                            <AbsoluteTimeLatency>14500</AbsoluteTimeLatency>
                            <IterationLatency>290</IterationLatency>
                            <InstanceList/>
                            <VITIS_LOOP_33_6>
                                <Slack>7.30</Slack>
                                <TripCount>32</TripCount>
                                <Latency>288</Latency>
                                <AbsoluteTimeLatency>2880</AbsoluteTimeLatency>
                                <IterationLatency>9</IterationLatency>
                                <InstanceList/>
                            </VITIS_LOOP_33_6>
                        </VITIS_LOOP_26_5>
                    </VITIS_LOOP_25_4>
                </VITIS_LOOP_22_3>
            </VITIS_LOOP_21_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>11064</BRAM_18K>
            <DSP>5</DSP>
            <FF>1420</FF>
            <LUT>2394</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_address0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_ce0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_q0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_address0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_ce0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_q0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_address0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_ce0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_q0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_address0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_ce0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_q0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_address0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_ce0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_q0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_address0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_ce0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_q0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_biases</name>
            <Object>conv3_biases</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_address0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_ce0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_we0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_d0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_q0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>srcnn</ModuleName>
            <BindInstances>empty_fu_576_p2 add_ln35_fu_598_p2 add_ln18_fu_610_p2 empty_20_fu_629_p2 empty_22_fu_650_p2 add_ln22_fu_666_p2 empty_23_fu_680_p2 add_ln23_fu_700_p2 add_ln35_1_fu_710_p2 add_ln35_2_fu_731_p2 add_ln26_fu_743_p2 tmp_fu_749_p2 empty_24_fu_759_p2 add_ln84_fu_782_p2 sub_ln35_fu_822_p2 add_ln35_3_fu_832_p2 add_ln27_fu_848_p2 add_ln31_fu_854_p2 add_ln31_1_fu_864_p2 add_ln35_4_fu_917_p2 fmul_32ns_32ns_32_3_max_dsp_1_U2 fadd_32ns_32ns_32_4_full_dsp_1_U1 fadd_32ns_32ns_32_4_full_dsp_1_U1 empty_25_fu_1014_p2 add_ln17_fu_1038_p2 empty_27_fu_1065_p2 empty_29_fu_1086_p2 add_ln21_1_fu_1098_p2 empty_30_fu_1116_p2 add_ln22_2_fu_1132_p2 sub_ln34_1_fu_1158_p2 add_ln34_1_fu_1168_p2 add_ln34_3_fu_1205_p2 add_ln33_fu_1221_p2 fmul_32ns_32ns_32_3_max_dsp_1_U2 fadd_32ns_32ns_32_4_full_dsp_1_U1 fadd_32ns_32ns_32_4_full_dsp_1_U1 sub_ln34_fu_1297_p2 add_ln21_fu_1313_p2 add_ln34_fu_1323_p2 add_ln22_1_fu_1343_p2 add_ln25_fu_1367_p2 tmp4_fu_1373_p2 empty_32_fu_1383_p2 add_ln26_1_fu_1446_p2 add_ln30_fu_1452_p2 add_ln30_1_fu_1462_p2 sub_ln34_3_fu_1535_p2 add_ln34_4_fu_1545_p2 add_ln33_1_fu_1643_p2 fmul_32ns_32ns_32_3_max_dsp_1_U2 fadd_32ns_32ns_32_4_full_dsp_1_U1 fadd_32ns_32ns_32_4_full_dsp_1_U1 conv1_output_ftmap_U conv2_output_ftmap_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>srcnn</Name>
            <Loops>
                <VITIS_LOOP_18_1>
                    <VITIS_LOOP_22_2>
                        <VITIS_LOOP_23_3>
                            <VITIS_LOOP_26_4>
                                <VITIS_LOOP_27_5/>
                            </VITIS_LOOP_26_4>
                        </VITIS_LOOP_23_3>
                    </VITIS_LOOP_22_2>
                </VITIS_LOOP_18_1>
                <VITIS_LOOP_17_1>
                    <VITIS_LOOP_21_2>
                        <VITIS_LOOP_22_3>
                            <VITIS_LOOP_33_6/>
                        </VITIS_LOOP_22_3>
                    </VITIS_LOOP_21_2>
                </VITIS_LOOP_17_1>
                <VITIS_LOOP_21_2>
                    <VITIS_LOOP_22_3>
                        <VITIS_LOOP_25_4>
                            <VITIS_LOOP_26_5>
                                <VITIS_LOOP_33_6/>
                            </VITIS_LOOP_26_5>
                        </VITIS_LOOP_25_4>
                    </VITIS_LOOP_22_3>
                </VITIS_LOOP_21_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4829781636</Best-caseLatency>
                    <Average-caseLatency>4829781636</Average-caseLatency>
                    <Worst-caseLatency>4829781636</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.298 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.298 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.298 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4829781637</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1>
                        <Name>VITIS_LOOP_18_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>3142040832</Latency>
                        <AbsoluteTimeLatency>31.420 sec</AbsoluteTimeLatency>
                        <IterationLatency>49094388</IterationLatency>
                        <PipelineDepth>49094388</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_22_2>
                            <Name>VITIS_LOOP_22_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>49094385</Latency>
                            <AbsoluteTimeLatency>0.491 sec</AbsoluteTimeLatency>
                            <IterationLatency>192527</IterationLatency>
                            <PipelineDepth>192527</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_23_3>
                                <Name>VITIS_LOOP_23_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>192525</Latency>
                                <AbsoluteTimeLatency>1.925 ms</AbsoluteTimeLatency>
                                <IterationLatency>755</IterationLatency>
                                <PipelineDepth>755</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_26_4>
                                    <Name>VITIS_LOOP_26_4</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>9</TripCount>
                                    <Latency>747</Latency>
                                    <AbsoluteTimeLatency>7.470 us</AbsoluteTimeLatency>
                                    <IterationLatency>83</IterationLatency>
                                    <PipelineDepth>83</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_27_5>
                                        <Name>VITIS_LOOP_27_5</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>9</TripCount>
                                        <Latency>81</Latency>
                                        <AbsoluteTimeLatency>0.810 us</AbsoluteTimeLatency>
                                        <IterationLatency>9</IterationLatency>
                                        <PipelineDepth>9</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_27_5>
                                </VITIS_LOOP_26_4>
                            </VITIS_LOOP_23_3>
                        </VITIS_LOOP_22_2>
                    </VITIS_LOOP_18_1>
                    <VITIS_LOOP_17_1>
                        <Name>VITIS_LOOP_17_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>1215203616</Latency>
                        <AbsoluteTimeLatency>12.152 sec</AbsoluteTimeLatency>
                        <IterationLatency>37975113</IterationLatency>
                        <PipelineDepth>37975113</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_21_2>
                            <Name>VITIS_LOOP_21_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>37975110</Latency>
                            <AbsoluteTimeLatency>0.380 sec</AbsoluteTimeLatency>
                            <IterationLatency>148922</IterationLatency>
                            <PipelineDepth>148922</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_22_3>
                                <Name>VITIS_LOOP_22_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>148920</Latency>
                                <AbsoluteTimeLatency>1.489 ms</AbsoluteTimeLatency>
                                <IterationLatency>584</IterationLatency>
                                <PipelineDepth>584</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_33_6>
                                    <Name>VITIS_LOOP_33_6</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>64</TripCount>
                                    <Latency>576</Latency>
                                    <AbsoluteTimeLatency>5.760 us</AbsoluteTimeLatency>
                                    <IterationLatency>9</IterationLatency>
                                    <PipelineDepth>9</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </VITIS_LOOP_33_6>
                            </VITIS_LOOP_22_3>
                        </VITIS_LOOP_21_2>
                    </VITIS_LOOP_17_1>
                    <VITIS_LOOP_21_2>
                        <Name>VITIS_LOOP_21_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>472537185</Latency>
                        <AbsoluteTimeLatency>4.725 sec</AbsoluteTimeLatency>
                        <IterationLatency>1853087</IterationLatency>
                        <PipelineDepth>1853087</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_22_3>
                            <Name>VITIS_LOOP_22_3</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>1853085</Latency>
                            <AbsoluteTimeLatency>18.531 ms</AbsoluteTimeLatency>
                            <IterationLatency>7267</IterationLatency>
                            <PipelineDepth>7267</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_25_4>
                                <Name>VITIS_LOOP_25_4</Name>
                                <Slack>7.30</Slack>
                                <TripCount>5</TripCount>
                                <Latency>7260</Latency>
                                <AbsoluteTimeLatency>72.600 us</AbsoluteTimeLatency>
                                <IterationLatency>1452</IterationLatency>
                                <PipelineDepth>1452</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_26_5>
                                    <Name>VITIS_LOOP_26_5</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>5</TripCount>
                                    <Latency>1450</Latency>
                                    <AbsoluteTimeLatency>14.500 us</AbsoluteTimeLatency>
                                    <IterationLatency>290</IterationLatency>
                                    <PipelineDepth>290</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_33_6>
                                        <Name>VITIS_LOOP_33_6</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>32</TripCount>
                                        <Latency>288</Latency>
                                        <AbsoluteTimeLatency>2.880 us</AbsoluteTimeLatency>
                                        <IterationLatency>9</IterationLatency>
                                        <PipelineDepth>9</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_33_6>
                                </VITIS_LOOP_26_5>
                            </VITIS_LOOP_25_4>
                        </VITIS_LOOP_22_3>
                    </VITIS_LOOP_21_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>11064</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>3841</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1420</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2394</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_576_p2" SOURCE="src/conv1.cpp:18" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_598_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_610_p2" SOURCE="src/conv1.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_20_fu_629_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_22_fu_650_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_666_p2" SOURCE="src/conv1.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_23_fu_680_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_700_p2" SOURCE="src/conv1.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_710_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_2_fu_731_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="add_ln35_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_743_p2" SOURCE="src/conv1.cpp:26" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_749_p2" SOURCE="src/conv1.cpp:26" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_24_fu_759_p2" SOURCE="src/conv1.cpp:26" URAM="0" VARIABLE="empty_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_782_p2" SOURCE="src/util.cpp:84" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_fu_822_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="sub_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_3_fu_832_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="add_ln35_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_848_p2" SOURCE="src/conv1.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_854_p2" SOURCE="src/conv1.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_864_p2" SOURCE="src/conv1.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_4_fu_917_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="add_ln35_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_27_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_27_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="add42_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_23_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="add57_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_25_fu_1014_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="empty_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_1038_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_27_fu_1065_p2" SOURCE="src/conv2.cpp:34" URAM="0" VARIABLE="empty_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_29_fu_1086_p2" SOURCE="src/conv2.cpp:34" URAM="0" VARIABLE="empty_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_1098_p2" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_1116_p2" SOURCE="src/conv2.cpp:34" URAM="0" VARIABLE="empty_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_2_fu_1132_p2" SOURCE="src/conv2.cpp:22" URAM="0" VARIABLE="add_ln22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_1_fu_1158_p2" SOURCE="src/conv2.cpp:34" URAM="0" VARIABLE="sub_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_1168_p2" SOURCE="src/conv2.cpp:34" URAM="0" VARIABLE="add_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_3_fu_1205_p2" SOURCE="src/conv2.cpp:34" URAM="0" VARIABLE="add_ln34_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1221_p2" SOURCE="src/conv2.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_33_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2" SOURCE="src/conv2.cpp:34" URAM="0" VARIABLE="mul_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_33_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1" SOURCE="src/conv2.cpp:34" URAM="0" VARIABLE="add42_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_22_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1" SOURCE="src/conv2.cpp:40" URAM="0" VARIABLE="add57_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_fu_1297_p2" SOURCE="src/conv3.cpp:34" URAM="0" VARIABLE="sub_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_1313_p2" SOURCE="src/conv3.cpp:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_1323_p2" SOURCE="src/conv3.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_1343_p2" SOURCE="src/conv3.cpp:22" URAM="0" VARIABLE="add_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_1367_p2" SOURCE="src/conv3.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_1373_p2" SOURCE="src/conv3.cpp:25" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_1383_p2" SOURCE="src/conv3.cpp:25" URAM="0" VARIABLE="empty_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_1446_p2" SOURCE="src/conv3.cpp:26" URAM="0" VARIABLE="add_ln26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_1452_p2" SOURCE="src/conv3.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_1462_p2" SOURCE="src/conv3.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_3_fu_1535_p2" SOURCE="src/conv3.cpp:34" URAM="0" VARIABLE="sub_ln34_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_4_fu_1545_p2" SOURCE="src/conv3.cpp:34" URAM="0" VARIABLE="add_ln34_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_1643_p2" SOURCE="src/conv3.cpp:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_33_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U2" SOURCE="src/conv3.cpp:34" URAM="0" VARIABLE="mul_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_33_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1" SOURCE="src/conv3.cpp:34" URAM="0" VARIABLE="add42_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_22_3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1" SOURCE="src/conv3.cpp:40" URAM="0" VARIABLE="add57_i1"/>
                <BindNode BINDTYPE="storage" BRAM="7374" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_output_ftmap_U" SOURCE="" URAM="0" VARIABLE="conv1_output_ftmap"/>
                <BindNode BINDTYPE="storage" BRAM="3690" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_output_ftmap_U" SOURCE="" URAM="0" VARIABLE="conv2_output_ftmap"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_ftmap_address0" name="input_ftmap_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_ftmap_ce0" name="input_ftmap_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_ftmap_q0" name="input_ftmap_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_weights_address0" name="conv1_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_weights_ce0" name="conv1_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_weights_q0" name="conv1_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_biases_address0" name="conv1_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_biases_ce0" name="conv1_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_biases_q0" name="conv1_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_weights_address0" name="conv2_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_weights_ce0" name="conv2_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_weights_q0" name="conv2_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_biases_address0" name="conv2_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_biases_ce0" name="conv2_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_biases_q0" name="conv2_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_weights_address0" name="conv3_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv3_weights_ce0" name="conv3_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv3_weights_q0" name="conv3_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_biases" name="conv3_biases" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="7" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_ftmap_address0" name="output_ftmap_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_ftmap_ce0" name="output_ftmap_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_ftmap_we0" name="output_ftmap_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_ftmap_d0" name="output_ftmap_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_ftmap_q0" name="output_ftmap_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_ftmap_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_ftmap_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_ftmap_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_ftmap_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_ftmap_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_ftmap_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="conv1_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="conv1_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="conv2_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="conv2_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="conv3_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_biases" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_biases">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_biases</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv3_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_ftmap_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_ftmap_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_ftmap_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_ftmap_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_ftmap_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_ftmap_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_ftmap_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_ftmap_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_ftmap_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_ftmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="conv1_biases_address0">out, 6</column>
                    <column name="conv1_biases_q0">in, 32</column>
                    <column name="conv1_weights_address0">out, 13</column>
                    <column name="conv1_weights_q0">in, 32</column>
                    <column name="conv2_biases_address0">out, 5</column>
                    <column name="conv2_biases_q0">in, 32</column>
                    <column name="conv2_weights_address0">out, 11</column>
                    <column name="conv2_weights_q0">in, 32</column>
                    <column name="conv3_weights_address0">out, 10</column>
                    <column name="conv3_weights_q0">in, 32</column>
                    <column name="input_ftmap_address0">out, 16</column>
                    <column name="input_ftmap_q0">in, 32</column>
                    <column name="output_ftmap_address0">out, 16</column>
                    <column name="output_ftmap_d0">out, 32</column>
                    <column name="output_ftmap_q0">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="conv3_biases">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, float*</column>
                    <column name="conv1_weights">in, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv2_weights">in, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv3_weights">in, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input_ftmap">input_ftmap_address0, port, offset</column>
                    <column name="input_ftmap">input_ftmap_ce0, port, </column>
                    <column name="input_ftmap">input_ftmap_q0, port, </column>
                    <column name="conv1_weights">conv1_weights_address0, port, offset</column>
                    <column name="conv1_weights">conv1_weights_ce0, port, </column>
                    <column name="conv1_weights">conv1_weights_q0, port, </column>
                    <column name="conv1_biases">conv1_biases_address0, port, offset</column>
                    <column name="conv1_biases">conv1_biases_ce0, port, </column>
                    <column name="conv1_biases">conv1_biases_q0, port, </column>
                    <column name="conv2_weights">conv2_weights_address0, port, offset</column>
                    <column name="conv2_weights">conv2_weights_ce0, port, </column>
                    <column name="conv2_weights">conv2_weights_q0, port, </column>
                    <column name="conv2_biases">conv2_biases_address0, port, offset</column>
                    <column name="conv2_biases">conv2_biases_ce0, port, </column>
                    <column name="conv2_biases">conv2_biases_q0, port, </column>
                    <column name="conv3_weights">conv3_weights_address0, port, offset</column>
                    <column name="conv3_weights">conv3_weights_ce0, port, </column>
                    <column name="conv3_weights">conv3_weights_q0, port, </column>
                    <column name="conv3_biases">conv3_biases, port, </column>
                    <column name="output_ftmap">output_ftmap_address0, port, offset</column>
                    <column name="output_ftmap">output_ftmap_ce0, port, </column>
                    <column name="output_ftmap">output_ftmap_we0, port, </column>
                    <column name="output_ftmap">output_ftmap_d0, port, </column>
                    <column name="output_ftmap">output_ftmap_q0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="src/srcnn.cpp:15" status="valid" parentFunction="srcnn" variable="" isDirective="0" options="OFF"/>
    </PragmaReport>
</profile>

