
sim: ** simulation statistics **
sim_num_insn              100000001 # total number of instructions committed
sim_num_refs                8995270 # total number of loads and stores committed
sim_num_loads               5266201 # total number of loads committed
sim_num_stores         3729069.0000 # total number of stores committed
sim_num_branches           10094222 # total number of branches committed
sim_elapsed_time                 47 # total simulation time in seconds
sim_inst_rate          2127659.5957 # simulation speed (in insts/sec)
sim_total_insn            101164913 # total number of instructions executed
sim_total_refs              9362033 # total number of loads and stores executed
sim_total_loads             5454700 # total number of loads executed
sim_total_stores       3907333.0000 # total number of stores executed
sim_total_branches         10192860 # total number of branches executed
sim_cycle                  68555023 # total simulation time in cycles
sim_IPC                      1.4587 # instructions per cycle
sim_CPI                      0.6856 # cycles per instruction
sim_exec_BW                  1.4757 # total instructions (mis-spec + committed) per cycle
sim_IPB                      9.9067 # instruction per branch
IFQ_count                 268311879 # cumulative IFQ occupancy
IFQ_fcount                 65655983 # cumulative IFQ full count
ifq_occupancy                3.9138 # avg IFQ occupancy (insn's)
ifq_rate                     1.4757 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  2.6522 # avg IFQ occupant latency (cycle's)
ifq_full                     0.9577 # fraction of time (cycle's) IFQ was full
RUU_count                1081532205 # cumulative RUU occupancy
RUU_fcount                 66277862 # cumulative RUU full count
ruu_occupancy               15.7761 # avg RUU occupancy (insn's)
ruu_rate                     1.4757 # avg RUU dispatch rate (insn/cycle)
ruu_latency                 10.6908 # avg RUU occupant latency (cycle's)
ruu_full                     0.9668 # fraction of time (cycle's) RUU was full
LSQ_count                 130700876 # cumulative LSQ occupancy
LSQ_fcount                   358546 # cumulative LSQ full count
lsq_occupancy                1.9065 # avg LSQ occupancy (insn's)
lsq_rate                     1.4757 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  1.2920 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0052 # fraction of time (cycle's) LSQ was full
sim_slip                 1317963861 # total number of slip cycles
avg_sim_slip                13.1796 # the average slip between issue and retirement
bpred_bimod.lookups        10209901 # total number of bpred lookups
bpred_bimod.updates        10094222 # total number of updates
bpred_bimod.addr_hits       9839133 # total number of address-predicted hits
bpred_bimod.dir_hits        9839173 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses           255049 # total number of misses
bpred_bimod.jr_hits         1987671 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen         1987674 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP            0 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP            0 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.9747 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9747 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    1.0000 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP <error: divide by zero> # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes      1987673 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops      2020235 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP      1987674 # total number of RAS predictions used
bpred_bimod.ras_hits.PP      1987671 # total number of RAS hits
bpred_bimod.ras_rate.PP    1.0000 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses              102161586 # total number of accesses
il1.hits                  102161322 # total number of hits
il1.misses                      264 # total number of misses
il1.replacements                 44 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                6219868 # total number of accesses
dl1.hits                    6002350 # total number of hits
dl1.misses                   217518 # total number of misses
dl1.replacements             217390 # total number of replacements
dl1.writebacks                93042 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0350 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0350 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0150 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                 310824 # total number of accesses
ul2.hits                     291342 # total number of hits
ul2.misses                    19482 # total number of misses
ul2.replacements              15386 # total number of replacements
ul2.writebacks                12609 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.0627 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0495 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0406 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             102161586 # total number of accesses
itlb.hits                 102161582 # total number of hits
itlb.misses                       4 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses               9068990 # total number of accesses
dtlb.hits                   9055999 # total number of hits
dtlb.misses                   12991 # total number of misses
dtlb.replacements             12863 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0014 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0014 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1048576 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              138670480 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120016cf0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  838 # total number of pages allocated
mem.page_mem                  6704k # total size of memory pages allocated
mem.ptab_misses                2968 # total first level page table misses
mem.ptab_accesses         563670614 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

