
# SPDX-License-Identifier: MIT

#include "cpu/isr.h"
#include "cpu/riscv.h"
    .global __global_pointer$



    # Entry code for an ISR or trap handler; save tempregs and swap out SP/GP/TP.
    # Assumes valid `kernel_ctx_t *` in CSR mscratch.
    .macro isr_entry
    # Save tempregs t0/t1.
    csrrw t0, mscratch, t0
    sw t1, kernel_ctx_t_scratch1(t0)
    csrrw t1, mscratch, t0
    sw t1, kernel_ctx_t_scratch0(t0)
    
    sw t2, kernel_ctx_t_regs+cpu_regs_t_t2(t0)
    sw t3, kernel_ctx_t_regs+cpu_regs_t_t3(t0)
    
    sw ra, kernel_ctx_t_regs+cpu_regs_t_ra(t0)
    sw sp, kernel_ctx_t_regs+cpu_regs_t_sp(t0)
    sw gp, kernel_ctx_t_regs+cpu_regs_t_gp(t0)
    sw tp, kernel_ctx_t_regs+cpu_regs_t_tp(t0)
    
    # Clear context to switch field.
    sw x0, kernel_ctx_t_ctxswitch(t0)
    
    # Move tempregs.
    lw t1, kernel_ctx_t_scratch0(t0)
    sw t1, kernel_ctx_t_regs+cpu_regs_t_t0(t0)
    lw t1, kernel_ctx_t_scratch1(t0)
    sw t1, kernel_ctx_t_regs+cpu_regs_t_t1(t0)
    
    # Save PC.
    csrr t1, mepc
    sw t1, kernel_ctx_t_regs+cpu_regs_t_pc(t0)
    
    # Set up special regs.
    li tp, 0
    .option push
    .option norvc
    la gp, __global_pointer$
    .option pop
    la sp, __interrupt_stack_hi
    .endm



    # Exit code for an ISR or trap handler; restores tempregs and SP/GP/TP.
    # Assumes `kernel_ctx_t *` in t0.
    .macro isr_exit
    # Restore PC.
    lw t1, kernel_ctx_t_regs+cpu_regs_t_pc(t0)
    csrw mepc, t1
    
    lw ra, kernel_ctx_t_regs+cpu_regs_t_ra(t0)
    lw sp, kernel_ctx_t_regs+cpu_regs_t_sp(t0)
    lw gp, kernel_ctx_t_regs+cpu_regs_t_gp(t0)
    lw tp, kernel_ctx_t_regs+cpu_regs_t_tp(t0)
    
    # Restore tempregs t0-t3.
    lw t1, kernel_ctx_t_regs+cpu_regs_t_t0(t0)
    csrw mscratch, t1
    lw t3, kernel_ctx_t_regs+cpu_regs_t_t3(t0)
    lw t2, kernel_ctx_t_regs+cpu_regs_t_t2(t0)
    lw t1, kernel_ctx_t_regs+cpu_regs_t_t1(t0)
    csrrw t0, mscratch, t0
    .endm



    # Load `kernel_ctx_t *` from CSR mscratch into t0.
    .macro get_kctx
    csrr t0, mscratch
    .endm



    # Save all regs not saved by `isr_entry`.
    # Assumes `kernel_ctx_t *` in t0.
    .macro save_regs
    # Save all regs.
    sw s0,  kernel_ctx_t_regs+cpu_regs_t_s0(t0)
    sw s1,  kernel_ctx_t_regs+cpu_regs_t_s1(t0)
    sw a0,  kernel_ctx_t_regs+cpu_regs_t_a0(t0)
    sw a1,  kernel_ctx_t_regs+cpu_regs_t_a1(t0)
    sw a2,  kernel_ctx_t_regs+cpu_regs_t_a2(t0)
    sw a3,  kernel_ctx_t_regs+cpu_regs_t_a3(t0)
    sw a4,  kernel_ctx_t_regs+cpu_regs_t_a4(t0)
    sw a5,  kernel_ctx_t_regs+cpu_regs_t_a5(t0)
    sw a6,  kernel_ctx_t_regs+cpu_regs_t_a6(t0)
    sw a7,  kernel_ctx_t_regs+cpu_regs_t_a7(t0)
    sw s2,  kernel_ctx_t_regs+cpu_regs_t_s2(t0)
    sw s3,  kernel_ctx_t_regs+cpu_regs_t_s3(t0)
    sw s4,  kernel_ctx_t_regs+cpu_regs_t_s4(t0)
    sw s5,  kernel_ctx_t_regs+cpu_regs_t_s5(t0)
    sw s6,  kernel_ctx_t_regs+cpu_regs_t_s6(t0)
    sw s7,  kernel_ctx_t_regs+cpu_regs_t_s7(t0)
    sw s8,  kernel_ctx_t_regs+cpu_regs_t_s8(t0)
    sw s9,  kernel_ctx_t_regs+cpu_regs_t_s9(t0)
    sw s10, kernel_ctx_t_regs+cpu_regs_t_s10(t0)
    sw s11, kernel_ctx_t_regs+cpu_regs_t_s11(t0)
    sw t4,  kernel_ctx_t_regs+cpu_regs_t_t4(t0)
    sw t5,  kernel_ctx_t_regs+cpu_regs_t_t5(t0)
    sw t6,  kernel_ctx_t_regs+cpu_regs_t_t6(t0)
    .endm



    # Restore all regs not restored by `isr_exit`.
    # Assumes `kernel_ctx_t *` in t0.
    .macro restore_regs
    lw s0,  kernel_ctx_t_regs+cpu_regs_t_s0(t0)
    lw s1,  kernel_ctx_t_regs+cpu_regs_t_s1(t0)
    lw a0,  kernel_ctx_t_regs+cpu_regs_t_a0(t0)
    lw a1,  kernel_ctx_t_regs+cpu_regs_t_a1(t0)
    lw a2,  kernel_ctx_t_regs+cpu_regs_t_a2(t0)
    lw a3,  kernel_ctx_t_regs+cpu_regs_t_a3(t0)
    lw a4,  kernel_ctx_t_regs+cpu_regs_t_a4(t0)
    lw a5,  kernel_ctx_t_regs+cpu_regs_t_a5(t0)
    lw a6,  kernel_ctx_t_regs+cpu_regs_t_a6(t0)
    lw a7,  kernel_ctx_t_regs+cpu_regs_t_a7(t0)
    lw s2,  kernel_ctx_t_regs+cpu_regs_t_s2(t0)
    lw s3,  kernel_ctx_t_regs+cpu_regs_t_s3(t0)
    lw s4,  kernel_ctx_t_regs+cpu_regs_t_s4(t0)
    lw s5,  kernel_ctx_t_regs+cpu_regs_t_s5(t0)
    lw s6,  kernel_ctx_t_regs+cpu_regs_t_s6(t0)
    lw s7,  kernel_ctx_t_regs+cpu_regs_t_s7(t0)
    lw s8,  kernel_ctx_t_regs+cpu_regs_t_s8(t0)
    lw s9,  kernel_ctx_t_regs+cpu_regs_t_s9(t0)
    lw s10, kernel_ctx_t_regs+cpu_regs_t_s10(t0)
    lw s11, kernel_ctx_t_regs+cpu_regs_t_s11(t0)
    lw t4,  kernel_ctx_t_regs+cpu_regs_t_t4(t0)
    lw t5,  kernel_ctx_t_regs+cpu_regs_t_t5(t0)
    lw t6,  kernel_ctx_t_regs+cpu_regs_t_t6(t0)
    .endm





    # Trap and system call handler.
    .text
    .type __trap_asm, %function
    .align 2
__trap_asm:
    isr_entry
    # Separate system calls from other traps.
    csrr t1, mcause
    li   t3, 8
    bltu t1, t3, .trap_save_regs
    li   t3, 11
    bleu t1, t3, .syscall
    
.trap_save_regs:
    # This is a non-syscall trap; saving all registers is mandatory.
    save_regs
    # Most of the trap handler is implemented in C.
    jal __trap_handler
    get_kctx
    
    # Check for outstanding context switch.
    # If nonnull, context will be switched.
    lw   t1, kernel_ctx_t_ctxswitch(t0)
    beq  t1, x0, .trap_restore_regs
    # All that is necessary is swapping out t0.
    mv   t0, t1
    
.trap_restore_regs:
    # This is a non-syscall trap; restoring all registers is mandatory.
    restore_regs
    j .trap_exit
    
.syscall:
    # This is a system call; only callee-saved registers are saved.
    # Increment the program counter past the initiating `ecall` instruction.
    lw   t1, kernel_ctx_t_regs+cpu_regs_t_pc(t0)
    addi t1, t1, 4
    sw   t1, kernel_ctx_t_regs+cpu_regs_t_pc(t0)
    # Most of the syscall handler is implemented in C.
    jal __syscall_handler
    get_kctx
    
    # Check for outstanding context switch.
    # If nonnull, context will be switched.
    lw   t1, kernel_ctx_t_ctxswitch(t0)
    beq  t1, x0, .trap_exit
    # General registers were not saved and must be done explicitly.
    save_regs
    mv   t0, t1
    restore_regs
    
.trap_exit:
    isr_exit
    mret





    # Interrupt handler.
    .text
    .type __isr_asm, %function
    .align 2
__isr_asm:
    # This is an interrupt; saving all registers is mandatory.
    isr_entry
    save_regs
    # Most of the interrupt handler is implemented in C.
    jal __interrupt_handler
    get_kctx
    
    # Check for outstanding context switch.
    # If nonnull, context will be switched.
    lw   t1, kernel_ctx_t_ctxswitch(t0)
    beq  t1, x0, .isr_exit
    # All that is necessary is swapping out t0.
    mv   t0, t1
    
.isr_exit:
    # This is an interrupt; restoring all registers is mandatory.
    restore_regs
    isr_exit
    mret





# void isr_invoke(uint32_t isr)
    .text
    .global isr_invoke # export to linker
    .type isr_invoke, %function
    .align 2
isr_invoke:
    andi    a0,      a0, 0x1F # mask to lower 31 bits

    # Disable interrupts by clearing MIE, copying the old value to MPIE.
    li      t0,      (1<<RV32_MSTATUS_MIE_BIT) | (1<<RV32_MSTATUS_MPIE_BIT)
    csrrc   t0,      mstatus, t0                                      # clear MIE and MPIE bit and fetch `mstatus`
    andi    t0,      t0,   (1<<RV32_MSTATUS_MIE_BIT)                  # mask MIE bit
    slli    t0,      t0, RV32_MSTATUS_MPIE_BIT - RV32_MSTATUS_MIE_BIT # transform MIE to MPIE bit
    csrs    mstatus, t0                                               # if MPIE is set, enable it in the status register

    # Set mepc to the return address.
    csrw    mepc,    ra

    # Since this code is only runnable from M-Mode, MPP should also be set to 3.
    li      t0,      (3<<RV32_MSTATUS_MPP_BASE_BIT)
    csrs    mstatus, t0

    # Set mcause to 0x800000XX
    li      t0,      0x80000000      # base cause
    add     t0,      t0, a0          # a0 contains isr number
    csrw    mcause,  t0

    # Jump to mtvec + 4*(mcause & 31) AKA mtvec + 64
    csrr    t0,      mtvec     # t0   = mtvec
    slli    t1,      a0, 2     # isr *= 4;
    add     t0,      t0, t1    # jump to `mtvec + 4 * isr`
    jr      t0





    # Interrupt and trap handler stack.
    .section ".bss"
__interrupt_stack_lo:
    .skip ISR_STACK_DEPTH*4
__interrupt_stack_hi:





    # Interrupt vector table for the CPU.
    # This must be aligned to a 256-byte boundary, so it is in a special section.
    .section ".interrupt_vector_table"
__interrupt_vector_table:
    .option push
    .option norvc
    j __trap_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    j __isr_asm
    .option pop
