ARM GAS  /tmp/ccvbDeT7.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM2_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_TIM2_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  30:Core/Src/tim.c **** 
  31:Core/Src/tim.c **** /* TIM2 init function */
  32:Core/Src/tim.c **** void MX_TIM2_Init(void)
ARM GAS  /tmp/ccvbDeT7.s 			page 2


  33:Core/Src/tim.c **** {
  27              		.loc 1 33 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 39 3 view .LVU1
  39              		.loc 1 39 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 40 3 is_stmt 1 view .LVU3
  46              		.loc 1 40 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  45:Core/Src/tim.c ****   htim2.Instance = TIM2;
  49              		.loc 1 45 3 is_stmt 1 view .LVU5
  50              		.loc 1 45 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 4FF08042 		mov	r2, #1073741824
  53 0018 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim2.Init.Prescaler = 100;
  54              		.loc 1 46 3 is_stmt 1 view .LVU7
  55              		.loc 1 46 24 is_stmt 0 view .LVU8
  56 001a 6422     		movs	r2, #100
  57 001c 4260     		str	r2, [r0, #4]
  47:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 47 3 is_stmt 1 view .LVU9
  59              		.loc 1 47 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim2.Init.Period = 13714;
  61              		.loc 1 48 3 is_stmt 1 view .LVU11
  62              		.loc 1 48 21 is_stmt 0 view .LVU12
  63 0020 43F29252 		movw	r2, #13714
  64 0024 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 49 3 is_stmt 1 view .LVU13
  66              		.loc 1 49 28 is_stmt 0 view .LVU14
ARM GAS  /tmp/ccvbDeT7.s 			page 3


  67 0026 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 50 3 is_stmt 1 view .LVU15
  69              		.loc 1 50 32 is_stmt 0 view .LVU16
  70 0028 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  71              		.loc 1 51 3 is_stmt 1 view .LVU17
  72              		.loc 1 51 7 is_stmt 0 view .LVU18
  73 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  74              	.LVL0:
  75              		.loc 1 51 6 view .LVU19
  76 002e 90B9     		cbnz	r0, .L6
  77              	.L2:
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  78              		.loc 1 55 3 is_stmt 1 view .LVU20
  79              		.loc 1 55 34 is_stmt 0 view .LVU21
  80 0030 4FF48053 		mov	r3, #4096
  81 0034 0293     		str	r3, [sp, #8]
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 56 3 is_stmt 1 view .LVU22
  83              		.loc 1 56 7 is_stmt 0 view .LVU23
  84 0036 02A9     		add	r1, sp, #8
  85 0038 0B48     		ldr	r0, .L9
  86 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  87              	.LVL1:
  88              		.loc 1 56 6 view .LVU24
  89 003e 68B9     		cbnz	r0, .L7
  90              	.L3:
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  91              		.loc 1 60 3 is_stmt 1 view .LVU25
  92              		.loc 1 60 37 is_stmt 0 view .LVU26
  93 0040 0023     		movs	r3, #0
  94 0042 0093     		str	r3, [sp]
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  95              		.loc 1 61 3 is_stmt 1 view .LVU27
  96              		.loc 1 61 33 is_stmt 0 view .LVU28
  97 0044 0193     		str	r3, [sp, #4]
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  98              		.loc 1 62 3 is_stmt 1 view .LVU29
  99              		.loc 1 62 7 is_stmt 0 view .LVU30
 100 0046 6946     		mov	r1, sp
 101 0048 0748     		ldr	r0, .L9
 102 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 103              	.LVL2:
 104              		.loc 1 62 6 view .LVU31
 105 004e 40B9     		cbnz	r0, .L8
 106              	.L1:
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
ARM GAS  /tmp/ccvbDeT7.s 			page 4


  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** }
 107              		.loc 1 70 1 view .LVU32
 108 0050 07B0     		add	sp, sp, #28
 109              	.LCFI2:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0052 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              	.LCFI3:
 116              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 117              		.loc 1 53 5 is_stmt 1 view .LVU33
 118 0056 FFF7FEFF 		bl	Error_Handler
 119              	.LVL3:
 120 005a E9E7     		b	.L2
 121              	.L7:
  58:Core/Src/tim.c ****   }
 122              		.loc 1 58 5 view .LVU34
 123 005c FFF7FEFF 		bl	Error_Handler
 124              	.LVL4:
 125 0060 EEE7     		b	.L3
 126              	.L8:
  64:Core/Src/tim.c ****   }
 127              		.loc 1 64 5 view .LVU35
 128 0062 FFF7FEFF 		bl	Error_Handler
 129              	.LVL5:
 130              		.loc 1 70 1 is_stmt 0 view .LVU36
 131 0066 F3E7     		b	.L1
 132              	.L10:
 133              		.align	2
 134              	.L9:
 135 0068 00000000 		.word	.LANCHOR0
 136              		.cfi_endproc
 137              	.LFE65:
 139              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 140              		.align	1
 141              		.global	HAL_TIM_Base_MspInit
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 146              	HAL_TIM_Base_MspInit:
 147              	.LVL6:
 148              	.LFB68:
  71:Core/Src/tim.c **** /* TIM3 init function */
  72:Core/Src/tim.c **** void MX_TIM3_Init(void)
  73:Core/Src/tim.c **** {
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  80:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  /tmp/ccvbDeT7.s 			page 5


  81:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  86:Core/Src/tim.c ****   htim3.Instance = TIM3;
  87:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  88:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  89:Core/Src/tim.c ****   htim3.Init.Period = 2;
  90:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  91:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  92:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  97:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 102:Core/Src/tim.c ****   {
 103:Core/Src/tim.c ****     Error_Handler();
 104:Core/Src/tim.c ****   }
 105:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 106:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 107:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 108:Core/Src/tim.c ****   {
 109:Core/Src/tim.c ****     Error_Handler();
 110:Core/Src/tim.c ****   }
 111:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 112:Core/Src/tim.c ****   sConfigOC.Pulse = 1;
 113:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 114:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 115:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****     Error_Handler();
 118:Core/Src/tim.c ****   }
 119:Core/Src/tim.c ****   __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_2);
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 123:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c **** }
 126:Core/Src/tim.c **** /* TIM4 init function */
 127:Core/Src/tim.c **** void MX_TIM4_Init(void)
 128:Core/Src/tim.c **** {
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 135:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 136:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 137:Core/Src/tim.c **** 
ARM GAS  /tmp/ccvbDeT7.s 			page 6


 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 141:Core/Src/tim.c ****   htim4.Instance = TIM4;
 142:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 143:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 144:Core/Src/tim.c ****   htim4.Init.Period = 2;
 145:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 146:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 147:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 148:Core/Src/tim.c ****   {
 149:Core/Src/tim.c ****     Error_Handler();
 150:Core/Src/tim.c ****   }
 151:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 152:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 153:Core/Src/tim.c ****   {
 154:Core/Src/tim.c ****     Error_Handler();
 155:Core/Src/tim.c ****   }
 156:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 157:Core/Src/tim.c ****   {
 158:Core/Src/tim.c ****     Error_Handler();
 159:Core/Src/tim.c ****   }
 160:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 161:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 162:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 163:Core/Src/tim.c ****   {
 164:Core/Src/tim.c ****     Error_Handler();
 165:Core/Src/tim.c ****   }
 166:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 167:Core/Src/tim.c ****   sConfigOC.Pulse = 1;
 168:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 169:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 170:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 171:Core/Src/tim.c ****   {
 172:Core/Src/tim.c ****     Error_Handler();
 173:Core/Src/tim.c ****   }
 174:Core/Src/tim.c ****   __HAL_TIM_DISABLE_OCxPRELOAD(&htim4, TIM_CHANNEL_3);
 175:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 178:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c **** }
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 183:Core/Src/tim.c **** {
 149              		.loc 1 183 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 32
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		.loc 1 183 1 is_stmt 0 view .LVU38
 154 0000 00B5     		push	{lr}
 155              	.LCFI4:
 156              		.cfi_def_cfa_offset 4
 157              		.cfi_offset 14, -4
 158 0002 89B0     		sub	sp, sp, #36
 159              	.LCFI5:
ARM GAS  /tmp/ccvbDeT7.s 			page 7


 160              		.cfi_def_cfa_offset 40
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 161              		.loc 1 185 3 is_stmt 1 view .LVU39
 162              		.loc 1 185 20 is_stmt 0 view .LVU40
 163 0004 0023     		movs	r3, #0
 164 0006 0493     		str	r3, [sp, #16]
 165 0008 0593     		str	r3, [sp, #20]
 166 000a 0693     		str	r3, [sp, #24]
 167 000c 0793     		str	r3, [sp, #28]
 186:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 168              		.loc 1 186 3 is_stmt 1 view .LVU41
 169              		.loc 1 186 20 is_stmt 0 view .LVU42
 170 000e 0368     		ldr	r3, [r0]
 171              		.loc 1 186 5 view .LVU43
 172 0010 B3F1804F 		cmp	r3, #1073741824
 173 0014 08D0     		beq	.L16
 187:Core/Src/tim.c ****   {
 188:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 191:Core/Src/tim.c ****     /* TIM2 clock enable */
 192:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 195:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 196:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 197:Core/Src/tim.c ****     */
 198:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 199:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 200:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 201:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 202:Core/Src/tim.c **** 
 203:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 204:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 205:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 206:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 209:Core/Src/tim.c ****   }
 210:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 174              		.loc 1 210 8 is_stmt 1 view .LVU44
 175              		.loc 1 210 10 is_stmt 0 view .LVU45
 176 0016 2A4A     		ldr	r2, .L19
 177 0018 9342     		cmp	r3, r2
 178 001a 2BD0     		beq	.L17
 211:Core/Src/tim.c ****   {
 212:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 215:Core/Src/tim.c ****     /* TIM3 clock enable */
 216:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 217:Core/Src/tim.c **** 
 218:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 219:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 220:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 221:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
ARM GAS  /tmp/ccvbDeT7.s 			page 8


 222:Core/Src/tim.c **** 
 223:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 224:Core/Src/tim.c ****   }
 225:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 179              		.loc 1 225 8 is_stmt 1 view .LVU46
 180              		.loc 1 225 10 is_stmt 0 view .LVU47
 181 001c 294A     		ldr	r2, .L19+4
 182 001e 9342     		cmp	r3, r2
 183 0020 3BD0     		beq	.L18
 184              	.LVL7:
 185              	.L11:
 226:Core/Src/tim.c ****   {
 227:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 230:Core/Src/tim.c ****     /* TIM4 clock enable */
 231:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 232:Core/Src/tim.c **** 
 233:Core/Src/tim.c ****     /* TIM4 interrupt Init */
 234:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 235:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 237:Core/Src/tim.c **** 
 238:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 239:Core/Src/tim.c ****   }
 240:Core/Src/tim.c **** }
 186              		.loc 1 240 1 view .LVU48
 187 0022 09B0     		add	sp, sp, #36
 188              	.LCFI6:
 189              		.cfi_remember_state
 190              		.cfi_def_cfa_offset 4
 191              		@ sp needed
 192 0024 5DF804FB 		ldr	pc, [sp], #4
 193              	.LVL8:
 194              	.L16:
 195              	.LCFI7:
 196              		.cfi_restore_state
 192:Core/Src/tim.c **** 
 197              		.loc 1 192 5 is_stmt 1 view .LVU49
 198              	.LBB2:
 192:Core/Src/tim.c **** 
 199              		.loc 1 192 5 view .LVU50
 192:Core/Src/tim.c **** 
 200              		.loc 1 192 5 view .LVU51
 201 0028 03F50433 		add	r3, r3, #135168
 202 002c DA69     		ldr	r2, [r3, #28]
 203 002e 42F00102 		orr	r2, r2, #1
 204 0032 DA61     		str	r2, [r3, #28]
 192:Core/Src/tim.c **** 
 205              		.loc 1 192 5 view .LVU52
 206 0034 DA69     		ldr	r2, [r3, #28]
 207 0036 02F00102 		and	r2, r2, #1
 208 003a 0092     		str	r2, [sp]
 192:Core/Src/tim.c **** 
 209              		.loc 1 192 5 view .LVU53
 210 003c 009A     		ldr	r2, [sp]
 211              	.LBE2:
ARM GAS  /tmp/ccvbDeT7.s 			page 9


 192:Core/Src/tim.c **** 
 212              		.loc 1 192 5 view .LVU54
 194:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 213              		.loc 1 194 5 view .LVU55
 214              	.LBB3:
 194:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 215              		.loc 1 194 5 view .LVU56
 194:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 216              		.loc 1 194 5 view .LVU57
 217 003e 9A69     		ldr	r2, [r3, #24]
 218 0040 42F00402 		orr	r2, r2, #4
 219 0044 9A61     		str	r2, [r3, #24]
 194:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 220              		.loc 1 194 5 view .LVU58
 221 0046 9B69     		ldr	r3, [r3, #24]
 222 0048 03F00403 		and	r3, r3, #4
 223 004c 0193     		str	r3, [sp, #4]
 194:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 224              		.loc 1 194 5 view .LVU59
 225 004e 019B     		ldr	r3, [sp, #4]
 226              	.LBE3:
 194:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 227              		.loc 1 194 5 view .LVU60
 198:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 228              		.loc 1 198 5 view .LVU61
 198:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 229              		.loc 1 198 25 is_stmt 0 view .LVU62
 230 0050 0123     		movs	r3, #1
 231 0052 0493     		str	r3, [sp, #16]
 199:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 232              		.loc 1 199 5 is_stmt 1 view .LVU63
 199:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 233              		.loc 1 199 26 is_stmt 0 view .LVU64
 234 0054 0223     		movs	r3, #2
 235 0056 0593     		str	r3, [sp, #20]
 200:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 236              		.loc 1 200 5 is_stmt 1 view .LVU65
 200:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 237              		.loc 1 200 27 is_stmt 0 view .LVU66
 238 0058 0793     		str	r3, [sp, #28]
 201:Core/Src/tim.c **** 
 239              		.loc 1 201 5 is_stmt 1 view .LVU67
 240 005a 04A9     		add	r1, sp, #16
 241 005c 1A48     		ldr	r0, .L19+8
 242              	.LVL9:
 201:Core/Src/tim.c **** 
 243              		.loc 1 201 5 is_stmt 0 view .LVU68
 244 005e FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL10:
 204:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 246              		.loc 1 204 5 is_stmt 1 view .LVU69
 247 0062 0022     		movs	r2, #0
 248 0064 1146     		mov	r1, r2
 249 0066 1C20     		movs	r0, #28
 250 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 251              	.LVL11:
 205:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
ARM GAS  /tmp/ccvbDeT7.s 			page 10


 252              		.loc 1 205 5 view .LVU70
 253 006c 1C20     		movs	r0, #28
 254 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 255              	.LVL12:
 256 0072 D6E7     		b	.L11
 257              	.LVL13:
 258              	.L17:
 216:Core/Src/tim.c **** 
 259              		.loc 1 216 5 view .LVU71
 260              	.LBB4:
 216:Core/Src/tim.c **** 
 261              		.loc 1 216 5 view .LVU72
 216:Core/Src/tim.c **** 
 262              		.loc 1 216 5 view .LVU73
 263 0074 154B     		ldr	r3, .L19+12
 264 0076 DA69     		ldr	r2, [r3, #28]
 265 0078 42F00202 		orr	r2, r2, #2
 266 007c DA61     		str	r2, [r3, #28]
 216:Core/Src/tim.c **** 
 267              		.loc 1 216 5 view .LVU74
 268 007e DB69     		ldr	r3, [r3, #28]
 269 0080 03F00203 		and	r3, r3, #2
 270 0084 0293     		str	r3, [sp, #8]
 216:Core/Src/tim.c **** 
 271              		.loc 1 216 5 view .LVU75
 272 0086 029B     		ldr	r3, [sp, #8]
 273              	.LBE4:
 216:Core/Src/tim.c **** 
 274              		.loc 1 216 5 view .LVU76
 219:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 275              		.loc 1 219 5 view .LVU77
 276 0088 0022     		movs	r2, #0
 277 008a 1146     		mov	r1, r2
 278 008c 1D20     		movs	r0, #29
 279              	.LVL14:
 219:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 280              		.loc 1 219 5 is_stmt 0 view .LVU78
 281 008e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 282              	.LVL15:
 220:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 283              		.loc 1 220 5 is_stmt 1 view .LVU79
 284 0092 1D20     		movs	r0, #29
 285 0094 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 286              	.LVL16:
 287 0098 C3E7     		b	.L11
 288              	.LVL17:
 289              	.L18:
 231:Core/Src/tim.c **** 
 290              		.loc 1 231 5 view .LVU80
 291              	.LBB5:
 231:Core/Src/tim.c **** 
 292              		.loc 1 231 5 view .LVU81
 231:Core/Src/tim.c **** 
 293              		.loc 1 231 5 view .LVU82
 294 009a 0C4B     		ldr	r3, .L19+12
 295 009c DA69     		ldr	r2, [r3, #28]
 296 009e 42F00402 		orr	r2, r2, #4
ARM GAS  /tmp/ccvbDeT7.s 			page 11


 297 00a2 DA61     		str	r2, [r3, #28]
 231:Core/Src/tim.c **** 
 298              		.loc 1 231 5 view .LVU83
 299 00a4 DB69     		ldr	r3, [r3, #28]
 300 00a6 03F00403 		and	r3, r3, #4
 301 00aa 0393     		str	r3, [sp, #12]
 231:Core/Src/tim.c **** 
 302              		.loc 1 231 5 view .LVU84
 303 00ac 039B     		ldr	r3, [sp, #12]
 304              	.LBE5:
 231:Core/Src/tim.c **** 
 305              		.loc 1 231 5 view .LVU85
 234:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 306              		.loc 1 234 5 view .LVU86
 307 00ae 0022     		movs	r2, #0
 308 00b0 1146     		mov	r1, r2
 309 00b2 1E20     		movs	r0, #30
 310              	.LVL18:
 234:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 311              		.loc 1 234 5 is_stmt 0 view .LVU87
 312 00b4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 313              	.LVL19:
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 314              		.loc 1 235 5 is_stmt 1 view .LVU88
 315 00b8 1E20     		movs	r0, #30
 316 00ba FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 317              	.LVL20:
 318              		.loc 1 240 1 is_stmt 0 view .LVU89
 319 00be B0E7     		b	.L11
 320              	.L20:
 321              		.align	2
 322              	.L19:
 323 00c0 00040040 		.word	1073742848
 324 00c4 00080040 		.word	1073743872
 325 00c8 00080140 		.word	1073809408
 326 00cc 00100240 		.word	1073876992
 327              		.cfi_endproc
 328              	.LFE68:
 330              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 331              		.align	1
 332              		.global	HAL_TIM_MspPostInit
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 337              	HAL_TIM_MspPostInit:
 338              	.LVL21:
 339              	.LFB69:
 241:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 242:Core/Src/tim.c **** {
 340              		.loc 1 242 1 is_stmt 1 view -0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 24
 343              		@ frame_needed = 0, uses_anonymous_args = 0
 344              		.loc 1 242 1 is_stmt 0 view .LVU91
 345 0000 00B5     		push	{lr}
 346              	.LCFI8:
 347              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccvbDeT7.s 			page 12


 348              		.cfi_offset 14, -4
 349 0002 87B0     		sub	sp, sp, #28
 350              	.LCFI9:
 351              		.cfi_def_cfa_offset 32
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 352              		.loc 1 244 3 is_stmt 1 view .LVU92
 353              		.loc 1 244 20 is_stmt 0 view .LVU93
 354 0004 0023     		movs	r3, #0
 355 0006 0293     		str	r3, [sp, #8]
 356 0008 0393     		str	r3, [sp, #12]
 357 000a 0493     		str	r3, [sp, #16]
 358 000c 0593     		str	r3, [sp, #20]
 245:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 359              		.loc 1 245 3 is_stmt 1 view .LVU94
 360              		.loc 1 245 15 is_stmt 0 view .LVU95
 361 000e 0368     		ldr	r3, [r0]
 362              		.loc 1 245 5 view .LVU96
 363 0010 194A     		ldr	r2, .L27
 364 0012 9342     		cmp	r3, r2
 365 0014 05D0     		beq	.L25
 246:Core/Src/tim.c ****   {
 247:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 250:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 251:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 252:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 253:Core/Src/tim.c ****     */
 254:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_R_Pin;
 255:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 256:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 257:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_R_GPIO_Port, &GPIO_InitStruct);
 258:Core/Src/tim.c **** 
 259:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 260:Core/Src/tim.c **** 
 261:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 262:Core/Src/tim.c ****   }
 263:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 366              		.loc 1 263 8 is_stmt 1 view .LVU97
 367              		.loc 1 263 10 is_stmt 0 view .LVU98
 368 0016 194A     		ldr	r2, .L27+4
 369 0018 9342     		cmp	r3, r2
 370 001a 17D0     		beq	.L26
 371              	.LVL22:
 372              	.L21:
 264:Core/Src/tim.c ****   {
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 268:Core/Src/tim.c **** 
 269:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 270:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 271:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 272:Core/Src/tim.c ****     */
 273:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_L_Pin;
 274:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
ARM GAS  /tmp/ccvbDeT7.s 			page 13


 275:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 276:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_L_GPIO_Port, &GPIO_InitStruct);
 277:Core/Src/tim.c **** 
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 279:Core/Src/tim.c **** 
 280:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 281:Core/Src/tim.c ****   }
 282:Core/Src/tim.c **** 
 283:Core/Src/tim.c **** }
 373              		.loc 1 283 1 view .LVU99
 374 001c 07B0     		add	sp, sp, #28
 375              	.LCFI10:
 376              		.cfi_remember_state
 377              		.cfi_def_cfa_offset 4
 378              		@ sp needed
 379 001e 5DF804FB 		ldr	pc, [sp], #4
 380              	.LVL23:
 381              	.L25:
 382              	.LCFI11:
 383              		.cfi_restore_state
 250:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 384              		.loc 1 250 5 is_stmt 1 view .LVU100
 385              	.LBB6:
 250:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 386              		.loc 1 250 5 view .LVU101
 250:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 387              		.loc 1 250 5 view .LVU102
 388 0022 174B     		ldr	r3, .L27+8
 389 0024 9A69     		ldr	r2, [r3, #24]
 390 0026 42F00402 		orr	r2, r2, #4
 391 002a 9A61     		str	r2, [r3, #24]
 250:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 392              		.loc 1 250 5 view .LVU103
 393 002c 9B69     		ldr	r3, [r3, #24]
 394 002e 03F00403 		and	r3, r3, #4
 395 0032 0093     		str	r3, [sp]
 250:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 396              		.loc 1 250 5 view .LVU104
 397 0034 009B     		ldr	r3, [sp]
 398              	.LBE6:
 250:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 399              		.loc 1 250 5 view .LVU105
 254:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 400              		.loc 1 254 5 view .LVU106
 254:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 401              		.loc 1 254 25 is_stmt 0 view .LVU107
 402 0036 8023     		movs	r3, #128
 403 0038 0293     		str	r3, [sp, #8]
 255:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 404              		.loc 1 255 5 is_stmt 1 view .LVU108
 255:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 405              		.loc 1 255 26 is_stmt 0 view .LVU109
 406 003a 1223     		movs	r3, #18
 407 003c 0393     		str	r3, [sp, #12]
 256:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_R_GPIO_Port, &GPIO_InitStruct);
 408              		.loc 1 256 5 is_stmt 1 view .LVU110
 256:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_R_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /tmp/ccvbDeT7.s 			page 14


 409              		.loc 1 256 27 is_stmt 0 view .LVU111
 410 003e 0223     		movs	r3, #2
 411 0040 0593     		str	r3, [sp, #20]
 257:Core/Src/tim.c **** 
 412              		.loc 1 257 5 is_stmt 1 view .LVU112
 413 0042 02A9     		add	r1, sp, #8
 414 0044 0F48     		ldr	r0, .L27+12
 415              	.LVL24:
 257:Core/Src/tim.c **** 
 416              		.loc 1 257 5 is_stmt 0 view .LVU113
 417 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 418              	.LVL25:
 419 004a E7E7     		b	.L21
 420              	.LVL26:
 421              	.L26:
 269:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 422              		.loc 1 269 5 is_stmt 1 view .LVU114
 423              	.LBB7:
 269:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 424              		.loc 1 269 5 view .LVU115
 269:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 425              		.loc 1 269 5 view .LVU116
 426 004c 0C4B     		ldr	r3, .L27+8
 427 004e 9A69     		ldr	r2, [r3, #24]
 428 0050 42F00802 		orr	r2, r2, #8
 429 0054 9A61     		str	r2, [r3, #24]
 269:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 430              		.loc 1 269 5 view .LVU117
 431 0056 9B69     		ldr	r3, [r3, #24]
 432 0058 03F00803 		and	r3, r3, #8
 433 005c 0193     		str	r3, [sp, #4]
 269:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 434              		.loc 1 269 5 view .LVU118
 435 005e 019B     		ldr	r3, [sp, #4]
 436              	.LBE7:
 269:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 437              		.loc 1 269 5 view .LVU119
 273:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 438              		.loc 1 273 5 view .LVU120
 273:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 439              		.loc 1 273 25 is_stmt 0 view .LVU121
 440 0060 4FF48073 		mov	r3, #256
 441 0064 0293     		str	r3, [sp, #8]
 274:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 442              		.loc 1 274 5 is_stmt 1 view .LVU122
 274:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 443              		.loc 1 274 26 is_stmt 0 view .LVU123
 444 0066 1223     		movs	r3, #18
 445 0068 0393     		str	r3, [sp, #12]
 275:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_L_GPIO_Port, &GPIO_InitStruct);
 446              		.loc 1 275 5 is_stmt 1 view .LVU124
 275:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_L_GPIO_Port, &GPIO_InitStruct);
 447              		.loc 1 275 27 is_stmt 0 view .LVU125
 448 006a 0223     		movs	r3, #2
 449 006c 0593     		str	r3, [sp, #20]
 276:Core/Src/tim.c **** 
 450              		.loc 1 276 5 is_stmt 1 view .LVU126
ARM GAS  /tmp/ccvbDeT7.s 			page 15


 451 006e 02A9     		add	r1, sp, #8
 452 0070 0548     		ldr	r0, .L27+16
 453              	.LVL27:
 276:Core/Src/tim.c **** 
 454              		.loc 1 276 5 is_stmt 0 view .LVU127
 455 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 456              	.LVL28:
 457              		.loc 1 283 1 view .LVU128
 458 0076 D1E7     		b	.L21
 459              	.L28:
 460              		.align	2
 461              	.L27:
 462 0078 00040040 		.word	1073742848
 463 007c 00080040 		.word	1073743872
 464 0080 00100240 		.word	1073876992
 465 0084 00080140 		.word	1073809408
 466 0088 000C0140 		.word	1073810432
 467              		.cfi_endproc
 468              	.LFE69:
 470              		.section	.text.MX_TIM3_Init,"ax",%progbits
 471              		.align	1
 472              		.global	MX_TIM3_Init
 473              		.syntax unified
 474              		.thumb
 475              		.thumb_func
 477              	MX_TIM3_Init:
 478              	.LFB66:
  73:Core/Src/tim.c **** 
 479              		.loc 1 73 1 is_stmt 1 view -0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 56
 482              		@ frame_needed = 0, uses_anonymous_args = 0
 483 0000 00B5     		push	{lr}
 484              	.LCFI12:
 485              		.cfi_def_cfa_offset 4
 486              		.cfi_offset 14, -4
 487 0002 8FB0     		sub	sp, sp, #60
 488              	.LCFI13:
 489              		.cfi_def_cfa_offset 64
  79:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 490              		.loc 1 79 3 view .LVU130
  79:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 491              		.loc 1 79 26 is_stmt 0 view .LVU131
 492 0004 0023     		movs	r3, #0
 493 0006 0A93     		str	r3, [sp, #40]
 494 0008 0B93     		str	r3, [sp, #44]
 495 000a 0C93     		str	r3, [sp, #48]
 496 000c 0D93     		str	r3, [sp, #52]
  80:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 497              		.loc 1 80 3 is_stmt 1 view .LVU132
  80:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 498              		.loc 1 80 27 is_stmt 0 view .LVU133
 499 000e 0893     		str	r3, [sp, #32]
 500 0010 0993     		str	r3, [sp, #36]
  81:Core/Src/tim.c **** 
 501              		.loc 1 81 3 is_stmt 1 view .LVU134
  81:Core/Src/tim.c **** 
ARM GAS  /tmp/ccvbDeT7.s 			page 16


 502              		.loc 1 81 22 is_stmt 0 view .LVU135
 503 0012 0193     		str	r3, [sp, #4]
 504 0014 0293     		str	r3, [sp, #8]
 505 0016 0393     		str	r3, [sp, #12]
 506 0018 0493     		str	r3, [sp, #16]
 507 001a 0593     		str	r3, [sp, #20]
 508 001c 0693     		str	r3, [sp, #24]
 509 001e 0793     		str	r3, [sp, #28]
  86:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 510              		.loc 1 86 3 is_stmt 1 view .LVU136
  86:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 511              		.loc 1 86 18 is_stmt 0 view .LVU137
 512 0020 2448     		ldr	r0, .L41
 513 0022 254A     		ldr	r2, .L41+4
 514 0024 0260     		str	r2, [r0]
  87:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 515              		.loc 1 87 3 is_stmt 1 view .LVU138
  87:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 516              		.loc 1 87 24 is_stmt 0 view .LVU139
 517 0026 4360     		str	r3, [r0, #4]
  88:Core/Src/tim.c ****   htim3.Init.Period = 2;
 518              		.loc 1 88 3 is_stmt 1 view .LVU140
  88:Core/Src/tim.c ****   htim3.Init.Period = 2;
 519              		.loc 1 88 26 is_stmt 0 view .LVU141
 520 0028 8360     		str	r3, [r0, #8]
  89:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 521              		.loc 1 89 3 is_stmt 1 view .LVU142
  89:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 522              		.loc 1 89 21 is_stmt 0 view .LVU143
 523 002a 0222     		movs	r2, #2
 524 002c C260     		str	r2, [r0, #12]
  90:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 525              		.loc 1 90 3 is_stmt 1 view .LVU144
  90:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 526              		.loc 1 90 28 is_stmt 0 view .LVU145
 527 002e 0361     		str	r3, [r0, #16]
  91:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 528              		.loc 1 91 3 is_stmt 1 view .LVU146
  91:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 529              		.loc 1 91 32 is_stmt 0 view .LVU147
 530 0030 8023     		movs	r3, #128
 531 0032 8361     		str	r3, [r0, #24]
  92:Core/Src/tim.c ****   {
 532              		.loc 1 92 3 is_stmt 1 view .LVU148
  92:Core/Src/tim.c ****   {
 533              		.loc 1 92 7 is_stmt 0 view .LVU149
 534 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 535              	.LVL29:
  92:Core/Src/tim.c ****   {
 536              		.loc 1 92 6 view .LVU150
 537 0038 60BB     		cbnz	r0, .L36
 538              	.L30:
  96:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 539              		.loc 1 96 3 is_stmt 1 view .LVU151
  96:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 540              		.loc 1 96 34 is_stmt 0 view .LVU152
 541 003a 4FF48053 		mov	r3, #4096
ARM GAS  /tmp/ccvbDeT7.s 			page 17


 542 003e 0A93     		str	r3, [sp, #40]
  97:Core/Src/tim.c ****   {
 543              		.loc 1 97 3 is_stmt 1 view .LVU153
  97:Core/Src/tim.c ****   {
 544              		.loc 1 97 7 is_stmt 0 view .LVU154
 545 0040 0AA9     		add	r1, sp, #40
 546 0042 1C48     		ldr	r0, .L41
 547 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 548              	.LVL30:
  97:Core/Src/tim.c ****   {
 549              		.loc 1 97 6 view .LVU155
 550 0048 38BB     		cbnz	r0, .L37
 551              	.L31:
 101:Core/Src/tim.c ****   {
 552              		.loc 1 101 3 is_stmt 1 view .LVU156
 101:Core/Src/tim.c ****   {
 553              		.loc 1 101 7 is_stmt 0 view .LVU157
 554 004a 1A48     		ldr	r0, .L41
 555 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 556              	.LVL31:
 101:Core/Src/tim.c ****   {
 557              		.loc 1 101 6 view .LVU158
 558 0050 30BB     		cbnz	r0, .L38
 559              	.L32:
 105:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 560              		.loc 1 105 3 is_stmt 1 view .LVU159
 105:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 561              		.loc 1 105 37 is_stmt 0 view .LVU160
 562 0052 0023     		movs	r3, #0
 563 0054 0893     		str	r3, [sp, #32]
 106:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 564              		.loc 1 106 3 is_stmt 1 view .LVU161
 106:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 565              		.loc 1 106 33 is_stmt 0 view .LVU162
 566 0056 0993     		str	r3, [sp, #36]
 107:Core/Src/tim.c ****   {
 567              		.loc 1 107 3 is_stmt 1 view .LVU163
 107:Core/Src/tim.c ****   {
 568              		.loc 1 107 7 is_stmt 0 view .LVU164
 569 0058 08A9     		add	r1, sp, #32
 570 005a 1648     		ldr	r0, .L41
 571 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 572              	.LVL32:
 107:Core/Src/tim.c ****   {
 573              		.loc 1 107 6 view .LVU165
 574 0060 08BB     		cbnz	r0, .L39
 575              	.L33:
 111:Core/Src/tim.c ****   sConfigOC.Pulse = 1;
 576              		.loc 1 111 3 is_stmt 1 view .LVU166
 111:Core/Src/tim.c ****   sConfigOC.Pulse = 1;
 577              		.loc 1 111 20 is_stmt 0 view .LVU167
 578 0062 6023     		movs	r3, #96
 579 0064 0193     		str	r3, [sp, #4]
 112:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 580              		.loc 1 112 3 is_stmt 1 view .LVU168
 112:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 581              		.loc 1 112 19 is_stmt 0 view .LVU169
ARM GAS  /tmp/ccvbDeT7.s 			page 18


 582 0066 0123     		movs	r3, #1
 583 0068 0293     		str	r3, [sp, #8]
 113:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 584              		.loc 1 113 3 is_stmt 1 view .LVU170
 113:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 585              		.loc 1 113 24 is_stmt 0 view .LVU171
 586 006a 0023     		movs	r3, #0
 587 006c 0393     		str	r3, [sp, #12]
 114:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 588              		.loc 1 114 3 is_stmt 1 view .LVU172
 114:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 589              		.loc 1 114 24 is_stmt 0 view .LVU173
 590 006e 0593     		str	r3, [sp, #20]
 115:Core/Src/tim.c ****   {
 591              		.loc 1 115 3 is_stmt 1 view .LVU174
 115:Core/Src/tim.c ****   {
 592              		.loc 1 115 7 is_stmt 0 view .LVU175
 593 0070 0422     		movs	r2, #4
 594 0072 0DEB0201 		add	r1, sp, r2
 595 0076 0F48     		ldr	r0, .L41
 596 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 597              	.LVL33:
 115:Core/Src/tim.c ****   {
 598              		.loc 1 115 6 view .LVU176
 599 007c B0B9     		cbnz	r0, .L40
 600              	.L34:
 119:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 601              		.loc 1 119 3 is_stmt 1 view .LVU177
 602 007e 0D48     		ldr	r0, .L41
 603 0080 0268     		ldr	r2, [r0]
 604 0082 9369     		ldr	r3, [r2, #24]
 605 0084 23F40063 		bic	r3, r3, #2048
 606 0088 9361     		str	r3, [r2, #24]
 123:Core/Src/tim.c **** 
 607              		.loc 1 123 3 view .LVU178
 608 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 609              	.LVL34:
 125:Core/Src/tim.c **** /* TIM4 init function */
 610              		.loc 1 125 1 is_stmt 0 view .LVU179
 611 008e 0FB0     		add	sp, sp, #60
 612              	.LCFI14:
 613              		.cfi_remember_state
 614              		.cfi_def_cfa_offset 4
 615              		@ sp needed
 616 0090 5DF804FB 		ldr	pc, [sp], #4
 617              	.L36:
 618              	.LCFI15:
 619              		.cfi_restore_state
  94:Core/Src/tim.c ****   }
 620              		.loc 1 94 5 is_stmt 1 view .LVU180
 621 0094 FFF7FEFF 		bl	Error_Handler
 622              	.LVL35:
 623 0098 CFE7     		b	.L30
 624              	.L37:
  99:Core/Src/tim.c ****   }
 625              		.loc 1 99 5 view .LVU181
 626 009a FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccvbDeT7.s 			page 19


 627              	.LVL36:
 628 009e D4E7     		b	.L31
 629              	.L38:
 103:Core/Src/tim.c ****   }
 630              		.loc 1 103 5 view .LVU182
 631 00a0 FFF7FEFF 		bl	Error_Handler
 632              	.LVL37:
 633 00a4 D5E7     		b	.L32
 634              	.L39:
 109:Core/Src/tim.c ****   }
 635              		.loc 1 109 5 view .LVU183
 636 00a6 FFF7FEFF 		bl	Error_Handler
 637              	.LVL38:
 638 00aa DAE7     		b	.L33
 639              	.L40:
 117:Core/Src/tim.c ****   }
 640              		.loc 1 117 5 view .LVU184
 641 00ac FFF7FEFF 		bl	Error_Handler
 642              	.LVL39:
 643 00b0 E5E7     		b	.L34
 644              	.L42:
 645 00b2 00BF     		.align	2
 646              	.L41:
 647 00b4 00000000 		.word	.LANCHOR1
 648 00b8 00040040 		.word	1073742848
 649              		.cfi_endproc
 650              	.LFE66:
 652              		.section	.text.MX_TIM4_Init,"ax",%progbits
 653              		.align	1
 654              		.global	MX_TIM4_Init
 655              		.syntax unified
 656              		.thumb
 657              		.thumb_func
 659              	MX_TIM4_Init:
 660              	.LFB67:
 128:Core/Src/tim.c **** 
 661              		.loc 1 128 1 view -0
 662              		.cfi_startproc
 663              		@ args = 0, pretend = 0, frame = 56
 664              		@ frame_needed = 0, uses_anonymous_args = 0
 665 0000 00B5     		push	{lr}
 666              	.LCFI16:
 667              		.cfi_def_cfa_offset 4
 668              		.cfi_offset 14, -4
 669 0002 8FB0     		sub	sp, sp, #60
 670              	.LCFI17:
 671              		.cfi_def_cfa_offset 64
 134:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 672              		.loc 1 134 3 view .LVU186
 134:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 673              		.loc 1 134 26 is_stmt 0 view .LVU187
 674 0004 0023     		movs	r3, #0
 675 0006 0A93     		str	r3, [sp, #40]
 676 0008 0B93     		str	r3, [sp, #44]
 677 000a 0C93     		str	r3, [sp, #48]
 678 000c 0D93     		str	r3, [sp, #52]
 135:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  /tmp/ccvbDeT7.s 			page 20


 679              		.loc 1 135 3 is_stmt 1 view .LVU188
 135:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 680              		.loc 1 135 27 is_stmt 0 view .LVU189
 681 000e 0893     		str	r3, [sp, #32]
 682 0010 0993     		str	r3, [sp, #36]
 136:Core/Src/tim.c **** 
 683              		.loc 1 136 3 is_stmt 1 view .LVU190
 136:Core/Src/tim.c **** 
 684              		.loc 1 136 22 is_stmt 0 view .LVU191
 685 0012 0193     		str	r3, [sp, #4]
 686 0014 0293     		str	r3, [sp, #8]
 687 0016 0393     		str	r3, [sp, #12]
 688 0018 0493     		str	r3, [sp, #16]
 689 001a 0593     		str	r3, [sp, #20]
 690 001c 0693     		str	r3, [sp, #24]
 691 001e 0793     		str	r3, [sp, #28]
 141:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 692              		.loc 1 141 3 is_stmt 1 view .LVU192
 141:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 693              		.loc 1 141 18 is_stmt 0 view .LVU193
 694 0020 2348     		ldr	r0, .L55
 695 0022 244A     		ldr	r2, .L55+4
 696 0024 0260     		str	r2, [r0]
 142:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 697              		.loc 1 142 3 is_stmt 1 view .LVU194
 142:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 698              		.loc 1 142 24 is_stmt 0 view .LVU195
 699 0026 4360     		str	r3, [r0, #4]
 143:Core/Src/tim.c ****   htim4.Init.Period = 2;
 700              		.loc 1 143 3 is_stmt 1 view .LVU196
 143:Core/Src/tim.c ****   htim4.Init.Period = 2;
 701              		.loc 1 143 26 is_stmt 0 view .LVU197
 702 0028 8360     		str	r3, [r0, #8]
 144:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 703              		.loc 1 144 3 is_stmt 1 view .LVU198
 144:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 704              		.loc 1 144 21 is_stmt 0 view .LVU199
 705 002a 0222     		movs	r2, #2
 706 002c C260     		str	r2, [r0, #12]
 145:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 707              		.loc 1 145 3 is_stmt 1 view .LVU200
 145:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 708              		.loc 1 145 28 is_stmt 0 view .LVU201
 709 002e 0361     		str	r3, [r0, #16]
 146:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 710              		.loc 1 146 3 is_stmt 1 view .LVU202
 146:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 711              		.loc 1 146 32 is_stmt 0 view .LVU203
 712 0030 8023     		movs	r3, #128
 713 0032 8361     		str	r3, [r0, #24]
 147:Core/Src/tim.c ****   {
 714              		.loc 1 147 3 is_stmt 1 view .LVU204
 147:Core/Src/tim.c ****   {
 715              		.loc 1 147 7 is_stmt 0 view .LVU205
 716 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 717              	.LVL40:
 147:Core/Src/tim.c ****   {
ARM GAS  /tmp/ccvbDeT7.s 			page 21


 718              		.loc 1 147 6 view .LVU206
 719 0038 58BB     		cbnz	r0, .L50
 720              	.L44:
 151:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 721              		.loc 1 151 3 is_stmt 1 view .LVU207
 151:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 722              		.loc 1 151 34 is_stmt 0 view .LVU208
 723 003a 4FF48053 		mov	r3, #4096
 724 003e 0A93     		str	r3, [sp, #40]
 152:Core/Src/tim.c ****   {
 725              		.loc 1 152 3 is_stmt 1 view .LVU209
 152:Core/Src/tim.c ****   {
 726              		.loc 1 152 7 is_stmt 0 view .LVU210
 727 0040 0AA9     		add	r1, sp, #40
 728 0042 1B48     		ldr	r0, .L55
 729 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 730              	.LVL41:
 152:Core/Src/tim.c ****   {
 731              		.loc 1 152 6 view .LVU211
 732 0048 30BB     		cbnz	r0, .L51
 733              	.L45:
 156:Core/Src/tim.c ****   {
 734              		.loc 1 156 3 is_stmt 1 view .LVU212
 156:Core/Src/tim.c ****   {
 735              		.loc 1 156 7 is_stmt 0 view .LVU213
 736 004a 1948     		ldr	r0, .L55
 737 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 738              	.LVL42:
 156:Core/Src/tim.c ****   {
 739              		.loc 1 156 6 view .LVU214
 740 0050 28BB     		cbnz	r0, .L52
 741              	.L46:
 160:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 742              		.loc 1 160 3 is_stmt 1 view .LVU215
 160:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 743              		.loc 1 160 37 is_stmt 0 view .LVU216
 744 0052 0023     		movs	r3, #0
 745 0054 0893     		str	r3, [sp, #32]
 161:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 746              		.loc 1 161 3 is_stmt 1 view .LVU217
 161:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 747              		.loc 1 161 33 is_stmt 0 view .LVU218
 748 0056 0993     		str	r3, [sp, #36]
 162:Core/Src/tim.c ****   {
 749              		.loc 1 162 3 is_stmt 1 view .LVU219
 162:Core/Src/tim.c ****   {
 750              		.loc 1 162 7 is_stmt 0 view .LVU220
 751 0058 08A9     		add	r1, sp, #32
 752 005a 1548     		ldr	r0, .L55
 753 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 754              	.LVL43:
 162:Core/Src/tim.c ****   {
 755              		.loc 1 162 6 view .LVU221
 756 0060 00BB     		cbnz	r0, .L53
 757              	.L47:
 166:Core/Src/tim.c ****   sConfigOC.Pulse = 1;
 758              		.loc 1 166 3 is_stmt 1 view .LVU222
ARM GAS  /tmp/ccvbDeT7.s 			page 22


 166:Core/Src/tim.c ****   sConfigOC.Pulse = 1;
 759              		.loc 1 166 20 is_stmt 0 view .LVU223
 760 0062 6023     		movs	r3, #96
 761 0064 0193     		str	r3, [sp, #4]
 167:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 762              		.loc 1 167 3 is_stmt 1 view .LVU224
 167:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 763              		.loc 1 167 19 is_stmt 0 view .LVU225
 764 0066 0123     		movs	r3, #1
 765 0068 0293     		str	r3, [sp, #8]
 168:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 766              		.loc 1 168 3 is_stmt 1 view .LVU226
 168:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 767              		.loc 1 168 24 is_stmt 0 view .LVU227
 768 006a 0023     		movs	r3, #0
 769 006c 0393     		str	r3, [sp, #12]
 169:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 770              		.loc 1 169 3 is_stmt 1 view .LVU228
 169:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 771              		.loc 1 169 24 is_stmt 0 view .LVU229
 772 006e 0593     		str	r3, [sp, #20]
 170:Core/Src/tim.c ****   {
 773              		.loc 1 170 3 is_stmt 1 view .LVU230
 170:Core/Src/tim.c ****   {
 774              		.loc 1 170 7 is_stmt 0 view .LVU231
 775 0070 0822     		movs	r2, #8
 776 0072 01A9     		add	r1, sp, #4
 777 0074 0E48     		ldr	r0, .L55
 778 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 779              	.LVL44:
 170:Core/Src/tim.c ****   {
 780              		.loc 1 170 6 view .LVU232
 781 007a B0B9     		cbnz	r0, .L54
 782              	.L48:
 174:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 783              		.loc 1 174 3 is_stmt 1 view .LVU233
 784 007c 0C48     		ldr	r0, .L55
 785 007e 0268     		ldr	r2, [r0]
 786 0080 D369     		ldr	r3, [r2, #28]
 787 0082 23F00803 		bic	r3, r3, #8
 788 0086 D361     		str	r3, [r2, #28]
 178:Core/Src/tim.c **** 
 789              		.loc 1 178 3 view .LVU234
 790 0088 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 791              	.LVL45:
 180:Core/Src/tim.c **** 
 792              		.loc 1 180 1 is_stmt 0 view .LVU235
 793 008c 0FB0     		add	sp, sp, #60
 794              	.LCFI18:
 795              		.cfi_remember_state
 796              		.cfi_def_cfa_offset 4
 797              		@ sp needed
 798 008e 5DF804FB 		ldr	pc, [sp], #4
 799              	.L50:
 800              	.LCFI19:
 801              		.cfi_restore_state
 149:Core/Src/tim.c ****   }
ARM GAS  /tmp/ccvbDeT7.s 			page 23


 802              		.loc 1 149 5 is_stmt 1 view .LVU236
 803 0092 FFF7FEFF 		bl	Error_Handler
 804              	.LVL46:
 805 0096 D0E7     		b	.L44
 806              	.L51:
 154:Core/Src/tim.c ****   }
 807              		.loc 1 154 5 view .LVU237
 808 0098 FFF7FEFF 		bl	Error_Handler
 809              	.LVL47:
 810 009c D5E7     		b	.L45
 811              	.L52:
 158:Core/Src/tim.c ****   }
 812              		.loc 1 158 5 view .LVU238
 813 009e FFF7FEFF 		bl	Error_Handler
 814              	.LVL48:
 815 00a2 D6E7     		b	.L46
 816              	.L53:
 164:Core/Src/tim.c ****   }
 817              		.loc 1 164 5 view .LVU239
 818 00a4 FFF7FEFF 		bl	Error_Handler
 819              	.LVL49:
 820 00a8 DBE7     		b	.L47
 821              	.L54:
 172:Core/Src/tim.c ****   }
 822              		.loc 1 172 5 view .LVU240
 823 00aa FFF7FEFF 		bl	Error_Handler
 824              	.LVL50:
 825 00ae E5E7     		b	.L48
 826              	.L56:
 827              		.align	2
 828              	.L55:
 829 00b0 00000000 		.word	.LANCHOR2
 830 00b4 00080040 		.word	1073743872
 831              		.cfi_endproc
 832              	.LFE67:
 834              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 835              		.align	1
 836              		.global	HAL_TIM_Base_MspDeInit
 837              		.syntax unified
 838              		.thumb
 839              		.thumb_func
 841              	HAL_TIM_Base_MspDeInit:
 842              	.LVL51:
 843              	.LFB70:
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 286:Core/Src/tim.c **** {
 844              		.loc 1 286 1 view -0
 845              		.cfi_startproc
 846              		@ args = 0, pretend = 0, frame = 0
 847              		@ frame_needed = 0, uses_anonymous_args = 0
 848              		.loc 1 286 1 is_stmt 0 view .LVU242
 849 0000 08B5     		push	{r3, lr}
 850              	.LCFI20:
 851              		.cfi_def_cfa_offset 8
 852              		.cfi_offset 3, -8
 853              		.cfi_offset 14, -4
ARM GAS  /tmp/ccvbDeT7.s 			page 24


 287:Core/Src/tim.c **** 
 288:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 854              		.loc 1 288 3 is_stmt 1 view .LVU243
 855              		.loc 1 288 20 is_stmt 0 view .LVU244
 856 0002 0368     		ldr	r3, [r0]
 857              		.loc 1 288 5 view .LVU245
 858 0004 B3F1804F 		cmp	r3, #1073741824
 859 0008 06D0     		beq	.L62
 289:Core/Src/tim.c ****   {
 290:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 291:Core/Src/tim.c **** 
 292:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 293:Core/Src/tim.c ****     /* Peripheral clock disable */
 294:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 295:Core/Src/tim.c **** 
 296:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 297:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 298:Core/Src/tim.c ****     */
 299:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 300:Core/Src/tim.c **** 
 301:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 302:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 303:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 304:Core/Src/tim.c **** 
 305:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 306:Core/Src/tim.c ****   }
 307:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 860              		.loc 1 307 8 is_stmt 1 view .LVU246
 861              		.loc 1 307 10 is_stmt 0 view .LVU247
 862 000a 144A     		ldr	r2, .L65
 863 000c 9342     		cmp	r3, r2
 864 000e 10D0     		beq	.L63
 308:Core/Src/tim.c ****   {
 309:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 310:Core/Src/tim.c **** 
 311:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 312:Core/Src/tim.c ****     /* Peripheral clock disable */
 313:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 316:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 317:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 318:Core/Src/tim.c **** 
 319:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 320:Core/Src/tim.c ****   }
 321:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 865              		.loc 1 321 8 is_stmt 1 view .LVU248
 866              		.loc 1 321 10 is_stmt 0 view .LVU249
 867 0010 134A     		ldr	r2, .L65+4
 868 0012 9342     		cmp	r3, r2
 869 0014 17D0     		beq	.L64
 870              	.LVL52:
 871              	.L57:
 322:Core/Src/tim.c ****   {
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 324:Core/Src/tim.c **** 
 325:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
ARM GAS  /tmp/ccvbDeT7.s 			page 25


 326:Core/Src/tim.c ****     /* Peripheral clock disable */
 327:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 328:Core/Src/tim.c **** 
 329:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 330:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 331:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 332:Core/Src/tim.c **** 
 333:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 334:Core/Src/tim.c ****   }
 335:Core/Src/tim.c **** }
 872              		.loc 1 335 1 view .LVU250
 873 0016 08BD     		pop	{r3, pc}
 874              	.LVL53:
 875              	.L62:
 294:Core/Src/tim.c **** 
 876              		.loc 1 294 5 is_stmt 1 view .LVU251
 877 0018 124A     		ldr	r2, .L65+8
 878 001a D369     		ldr	r3, [r2, #28]
 879 001c 23F00103 		bic	r3, r3, #1
 880 0020 D361     		str	r3, [r2, #28]
 299:Core/Src/tim.c **** 
 881              		.loc 1 299 5 view .LVU252
 882 0022 0121     		movs	r1, #1
 883 0024 1048     		ldr	r0, .L65+12
 884              	.LVL54:
 299:Core/Src/tim.c **** 
 885              		.loc 1 299 5 is_stmt 0 view .LVU253
 886 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 887              	.LVL55:
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 888              		.loc 1 302 5 is_stmt 1 view .LVU254
 889 002a 1C20     		movs	r0, #28
 890 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 891              	.LVL56:
 892 0030 F1E7     		b	.L57
 893              	.LVL57:
 894              	.L63:
 313:Core/Src/tim.c **** 
 895              		.loc 1 313 5 view .LVU255
 896 0032 02F50332 		add	r2, r2, #134144
 897 0036 D369     		ldr	r3, [r2, #28]
 898 0038 23F00203 		bic	r3, r3, #2
 899 003c D361     		str	r3, [r2, #28]
 316:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 900              		.loc 1 316 5 view .LVU256
 901 003e 1D20     		movs	r0, #29
 902              	.LVL58:
 316:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 903              		.loc 1 316 5 is_stmt 0 view .LVU257
 904 0040 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 905              	.LVL59:
 906 0044 E7E7     		b	.L57
 907              	.LVL60:
 908              	.L64:
 327:Core/Src/tim.c **** 
 909              		.loc 1 327 5 is_stmt 1 view .LVU258
 910 0046 02F50232 		add	r2, r2, #133120
ARM GAS  /tmp/ccvbDeT7.s 			page 26


 911 004a D369     		ldr	r3, [r2, #28]
 912 004c 23F00403 		bic	r3, r3, #4
 913 0050 D361     		str	r3, [r2, #28]
 330:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 914              		.loc 1 330 5 view .LVU259
 915 0052 1E20     		movs	r0, #30
 916              	.LVL61:
 330:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 917              		.loc 1 330 5 is_stmt 0 view .LVU260
 918 0054 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 919              	.LVL62:
 920              		.loc 1 335 1 view .LVU261
 921 0058 DDE7     		b	.L57
 922              	.L66:
 923 005a 00BF     		.align	2
 924              	.L65:
 925 005c 00040040 		.word	1073742848
 926 0060 00080040 		.word	1073743872
 927 0064 00100240 		.word	1073876992
 928 0068 00080140 		.word	1073809408
 929              		.cfi_endproc
 930              	.LFE70:
 932              		.global	htim4
 933              		.global	htim3
 934              		.global	htim2
 935              		.section	.bss.htim2,"aw",%nobits
 936              		.align	2
 937              		.set	.LANCHOR0,. + 0
 940              	htim2:
 941 0000 00000000 		.space	72
 941      00000000 
 941      00000000 
 941      00000000 
 941      00000000 
 942              		.section	.bss.htim3,"aw",%nobits
 943              		.align	2
 944              		.set	.LANCHOR1,. + 0
 947              	htim3:
 948 0000 00000000 		.space	72
 948      00000000 
 948      00000000 
 948      00000000 
 948      00000000 
 949              		.section	.bss.htim4,"aw",%nobits
 950              		.align	2
 951              		.set	.LANCHOR2,. + 0
 954              	htim4:
 955 0000 00000000 		.space	72
 955      00000000 
 955      00000000 
 955      00000000 
 955      00000000 
 956              		.text
 957              	.Letext0:
 958              		.file 2 "/home/mark/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_defau
 959              		.file 3 "/home/mark/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 960              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
ARM GAS  /tmp/ccvbDeT7.s 			page 27


 961              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 962              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 963              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 964              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 965              		.file 9 "Core/Inc/tim.h"
 966              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 967              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 968              		.file 12 "Core/Inc/main.h"
ARM GAS  /tmp/ccvbDeT7.s 			page 28


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccvbDeT7.s:18     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccvbDeT7.s:24     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccvbDeT7.s:135    .text.MX_TIM2_Init:0000000000000068 $d
     /tmp/ccvbDeT7.s:140    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccvbDeT7.s:146    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccvbDeT7.s:323    .text.HAL_TIM_Base_MspInit:00000000000000c0 $d
     /tmp/ccvbDeT7.s:331    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccvbDeT7.s:337    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccvbDeT7.s:462    .text.HAL_TIM_MspPostInit:0000000000000078 $d
     /tmp/ccvbDeT7.s:471    .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccvbDeT7.s:477    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccvbDeT7.s:647    .text.MX_TIM3_Init:00000000000000b4 $d
     /tmp/ccvbDeT7.s:653    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/ccvbDeT7.s:659    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/ccvbDeT7.s:829    .text.MX_TIM4_Init:00000000000000b0 $d
     /tmp/ccvbDeT7.s:835    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccvbDeT7.s:841    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccvbDeT7.s:925    .text.HAL_TIM_Base_MspDeInit:000000000000005c $d
     /tmp/ccvbDeT7.s:954    .bss.htim4:0000000000000000 htim4
     /tmp/ccvbDeT7.s:947    .bss.htim3:0000000000000000 htim3
     /tmp/ccvbDeT7.s:940    .bss.htim2:0000000000000000 htim2
     /tmp/ccvbDeT7.s:936    .bss.htim2:0000000000000000 $d
     /tmp/ccvbDeT7.s:943    .bss.htim3:0000000000000000 $d
     /tmp/ccvbDeT7.s:950    .bss.htim4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
