#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan 22 12:15:23 2020
# Process ID: 9736
# Current directory: C:/Users/Torres/Desktop/pb_APP_log_seq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17232 C:\Users\Torres\Desktop\pb_APP_log_seq\pb_APP_log_seq.xpr
# Log file: C:/Users/Torres/Desktop/pb_APP_log_seq/vivado.log
# Journal file: C:/Users/Torres/Desktop/pb_APP_log_seq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.xpr
reset_run synth_1

launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
close_project
create_project http_server C:/Source/Projet-S4/Web-Server/http_server -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {sws_4bits}] [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
make_wrapper -files [get_files C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
reset_run design_1_auto_pc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file mkdir C:/Source/Projet-S4/Web-Server/http_server/http_server.sdk
file copy -force C:/Source/Projet-S4/Web-Server/http_server/http_server.runs/impl_1/design_1_wrapper.sysdef C:/Source/Projet-S4/Web-Server/http_server/http_server.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Source/Projet-S4/Web-Server/http_server/http_server.sdk -hwspec C:/Source/Projet-S4/Web-Server/http_server/http_server.sdk/design_1_wrapper.hdf
close_project
open_project C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.xpr
launch_simulation
source simul_module_sig_tb.tcl
run 10 us
run 1 ms
restart
run 1 ms
run 10 ms
restart
run 1 ms
restart
run 1 ms
close_sim
launch_simulation
source simul_module_sig_tb.tcl
run 1 ms
close_sim
launch_simulation
source simul_module_sig_tb.tcl
close_sim
launch_simulation
source simul_module_sig_tb.tcl
run 1 ms
current_wave_config {Untitled 4}
add_wave {{/simul_module_sig_tb/UUT_decodeur/inst_cpt_bits}} 
current_wave_config {Untitled 4}
add_wave {{/simul_module_sig_tb/UUT_decodeur}} 
restart
run 1 ms
close_sim
close [ open C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/MEF_btn.vhd w ]
add_files C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/sources_1/new/MEF_btn.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top circuit_tr_signal [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source circuit_tr_signal.tcl
current_wave_config {Untitled 5}
add_wave {{/circuit_tr_signal/inst_module_commande}} 
run 1 ms
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
