Analysis & Synthesis report for DE2_NET
Wed Nov 12 10:10:01 2025
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component
  7. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated
  8. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p
  9. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_7fc:wrptr_g1p
 10. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_6fc:wrptr_gp
 11. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram
 12. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14
 13. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|dffpipe_ngh:rdaclr
 14. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp
 15. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe17
 16. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
 17. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe20
 18. Source assignments for system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated
 19. Source assignments for system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1
 20. Source assignments for system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom|altsyncram_ad41:auto_generated
 21. Source assignments for system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 22. Source assignments for system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 23. Source assignments for system_0:u0|sdram_0:the_sdram_0
 24. Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0
 25. Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 26. Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 27. Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 28. Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 29. Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_bit_pipe:endofpacket_bit_pipe
 30. Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1
 31. Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 32. Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 33. Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 34. Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 35. Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_bit_pipe:endofpacket_bit_pipe
 36. Source assignments for system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave
 37. Source assignments for system_0:u0|uart_0:the_uart_0
 38. Source assignments for system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 39. Source assignments for system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch
 40. Source assignments for system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch
 41. Parameter Settings for User Entity Instance: SDRAM_PLL:PLL1|altpll:altpll_component
 42. Parameter Settings for User Entity Instance: Audio_PLL:PLL2|altpll:altpll_component
 43. Parameter Settings for User Entity Instance: system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0
 44. Parameter Settings for User Entity Instance: system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component
 45. Parameter Settings for User Entity Instance: system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0
 46. Parameter Settings for User Entity Instance: system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0
 47. Parameter Settings for User Entity Instance: system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: system_0:u0|epcs_controller:the_epcs_controller
 49. Parameter Settings for User Entity Instance: system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom
 50. Parameter Settings for User Entity Instance: system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
 51. Parameter Settings for User Entity Instance: system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
 52. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 53. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 54. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 55. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 56. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 57. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 58. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 59. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 60. Parameter Settings for User Entity Instance: system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 61. Parameter Settings for User Entity Instance: I2C_AV_Config:u1
 62. Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"
 63. Port Connectivity Checks: "system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch"
 64. Port Connectivity Checks: "system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch"
 65. Port Connectivity Checks: "system_0:u0|uart_0_s1_arbitrator:the_uart_0_s1"
 66. Port Connectivity Checks: "system_0:u0|system_0_clock_1:the_system_0_clock_1"
 67. Port Connectivity Checks: "system_0:u0|system_0_clock_1_in_arbitrator:the_system_0_clock_1_in"
 68. Port Connectivity Checks: "system_0:u0|system_0_clock_0:the_system_0_clock_0"
 69. Port Connectivity Checks: "system_0:u0|system_0_clock_0_in_arbitrator:the_system_0_clock_0_in"
 70. Port Connectivity Checks: "system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
 71. Port Connectivity Checks: "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1"
 72. Port Connectivity Checks: "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1"
 73. Port Connectivity Checks: "system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
 74. Port Connectivity Checks: "system_0:u0|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
 75. Port Connectivity Checks: "system_0:u0|epcs_controller:the_epcs_controller|tornado_epcs_controller_atom:the_tornado_epcs_controller_atom"
 76. Port Connectivity Checks: "system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port"
 77. Port Connectivity Checks: "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1"
 78. Port Connectivity Checks: "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"
 79. Port Connectivity Checks: "system_0:u0"
 80. Analysis & Synthesis Messages
 81. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Nov 12 10:10:01 2025               ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE2_NET                                         ;
; Top-level Entity Name              ; DE2_NET                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_NET            ; DE2_NET            ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                            ;
+--------+-------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                                                    ; IP Include File                                                            ;
+--------+-------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Altera ; ALTPLL                        ; 11.1    ; N/A          ; N/A          ; |DE2_NET|SDRAM_PLL:PLL1                                                            ; C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/SDRAM_PLL.v   ;
; Altera ; ALTPLL                        ; 11.1    ; N/A          ; N/A          ; |DE2_NET|Audio_PLL:PLL2                                                            ; C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/Audio_PLL.v   ;
; Altera ; FIFO                          ; N/A     ; N/A          ; N/A          ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0     ; C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/fifo_16_256.v ;
; Altera ; RAM: 2-PORT                   ; N/A     ; N/A          ; N/A          ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0 ; C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/img_ram.v     ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0                                               ; C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/cpu_0.v       ;
+--------+-------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design.


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                              ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_7fc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_6fc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                  ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                   ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe17 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_nc8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                  ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                   ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe20 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom|altsyncram_ad41:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for system_0:u0|sdram_0:the_sdram_0        ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+--------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0 ;
+-------------------+-------+------+---------------------------------------+
; Assignment        ; Value ; From ; To                                    ;
+-------------------+-------+------+---------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0             ;
+-------------------+-------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1 ;
+-------------------+-------+------+---------------------------------------+
; Assignment        ; Value ; From ; To                                    ;
+-------------------+-------+------+---------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0             ;
+-------------------+-------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave ;
+-----------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                   ;
+-----------------------------+-------+------+----------------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[7]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[6]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[5]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[4]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[3]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[2]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[1]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[0]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash_0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[21]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[20]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[19]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[18]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[17]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[16]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[15]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[14]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[13]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[12]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[11]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[10]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[9]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[8]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[7]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[6]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[5]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[4]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[3]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[2]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[1]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[0]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_readn                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash_0                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash_0~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[7]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[6]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[5]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[4]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[3]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[2]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[1]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[0]~reg0                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[7]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[6]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[5]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[4]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[3]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[2]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[1]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[0]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_readn~reg0                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash_0~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[21]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[20]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[19]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[18]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[17]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[16]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[15]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[14]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[13]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[12]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[11]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[10]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[9]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[8]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[7]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[6]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[5]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[4]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[3]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[2]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[1]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[0]~reg0                                   ;
+-----------------------------+-------+------+----------------------------------------------------------------------+


+------------------------------------------------------+
; Source assignments for system_0:u0|uart_0:the_uart_0 ;
+-----------------------------+-------+------+---------+
; Assignment                  ; Value ; From ; To      ;
+-----------------------------+-------+------+---------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -       ;
+-----------------------------+-------+------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch ;
+-------------------+-------+------+------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_PLL:PLL1|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                         ;
; LPM_HINT                      ; UNUSED            ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                  ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                  ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_PLL:PLL2|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                         ;
; LPM_HINT                      ; UNUSED            ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK0_MULTIPLY_BY              ; 92                ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK0_DIVIDE_BY                ; 135               ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0 ;
+----------------+----------+-------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                    ;
+----------------+----------+-------------------------------------------------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                                                          ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                                                          ;
; DATA_WIDTH     ; 16       ; Signed Integer                                                          ;
; CHANNEL_NUM    ; 2        ; Signed Integer                                                          ;
+----------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                     ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_hlj1 ; Untyped                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0 ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; RAM_SIZE       ; 307200 ; Signed Integer                                                     ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                                                                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                                                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                                                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                                                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                                                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                                                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                                                                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                                                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                                                                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                                                        ;
; X_START        ; 148   ; Signed Integer                                                                        ;
; Y_START        ; 34    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 38400                ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; Img_DATA.hex         ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_q7o1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|epcs_controller:the_epcs_controller ;
+----------------+------------------------------+----------------------------------------------+
; Parameter Name ; Value                        ; Type                                         ;
+----------------+------------------------------+----------------------------------------------+
; INIT_FILE      ; epcs_controller_boot_rom.hex ; String                                       ;
+----------------+------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom ;
+------------------------------------+------------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                              ;
+------------------------------------+------------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                           ;
; WIDTH_A                            ; 32                                 ; Signed Integer                                    ;
; WIDTHAD_A                          ; 7                                  ; Signed Integer                                    ;
; NUMWORDS_A                         ; 128                                ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                           ;
; WIDTH_B                            ; 1                                  ; Untyped                                           ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                           ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                           ;
; INIT_FILE                          ; epcs_controller_boot_rom_synth.hex ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone II                         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_ad41                    ; Untyped                                           ;
+------------------------------------+------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u1 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 51       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch" ;
+---------+-------+----------+-----------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|uart_0_s1_arbitrator:the_uart_0_s1"                                                                ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_0_s1_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_0_s1_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|system_0_clock_1:the_system_0_clock_1"                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|system_0_clock_1_in_arbitrator:the_system_0_clock_1_in"                                                    ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; system_0_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|system_0_clock_0:the_system_0_clock_0"                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_writedata      ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|system_0_clock_0_in_arbitrator:the_system_0_clock_0_in"                                                    ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; system_0_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                            ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|epcs_controller:the_epcs_controller|tornado_epcs_controller_atom:the_tornado_epcs_controller_atom" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; oe   ; Input ; Info     ; Stuck at GND                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port"                                        ;
+---------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                    ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; epcs_controller_epcs_control_port_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_controller_epcs_control_port_endofpacket_from_sa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_controller_epcs_control_port_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1"                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iWR_DATA ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"                                                                  ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; oAddress ; Output ; Warning  ; Output or bidir port (20 bits) is wider than the port expression (19 bits) it drives; bit(s) "oAddress[19..19]" have no fanouts ;
; oCoord_X ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                        ;
; oCoord_Y ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                        ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0"                                                                                                                                                                       ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                                                                                                      ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; audio_0_oAUD_DATA                 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; audio_0_oAUD_LRCK                 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; audio_0_oAUD_BCK                  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; audio_0_oAUD_XCK                  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; audio_0_iCLK_18_4                 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; vga_0_VGA_R                       ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; vga_0_VGA_G                       ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; vga_0_VGA_B                       ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; vga_0_VGA_HS                      ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; vga_0_VGA_VS                      ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; vga_0_VGA_SYNC                    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; vga_0_VGA_BLANK                   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; vga_0_VGA_CLK                     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; vga_0_iCLK_25                     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; seg7_display_oSEG0                ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; seg7_display_oSEG1                ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; seg7_display_oSEG2                ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; seg7_display_oSEG3                ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; seg7_display_oSEG4                ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; seg7_display_oSEG5                ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; seg7_display_oSEG6                ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; seg7_display_oSEG7                ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; dm9000a_iOSC_50                   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; dm9000a_ENET_DATA                 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; dm9000a_ENET_CMD                  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; dm9000a_ENET_RD_N                 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; dm9000a_ENET_WR_N                 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; dm9000a_ENET_CS_N                 ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; dm9000a_ENET_RST_N                ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; dm9000a_ENET_CLK                  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; dm9000a_ENET_INT                  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; sram_0_avalon_slave_0_export_DQ   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; sram_0_avalon_slave_0_export_ADDR ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; sram_0_avalon_slave_0_export_UB_N ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; sram_0_avalon_slave_0_export_LB_N ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; sram_0_avalon_slave_0_export_WE_N ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; sram_0_avalon_slave_0_export_CE_N ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; sram_0_avalon_slave_0_export_OE_N ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; clk                               ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCLK_18_4_to_the_Audio_0          ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oAUD_BCK_from_the_Audio_0         ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oAUD_DATA_from_the_Audio_0        ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oAUD_LRCK_from_the_Audio_0        ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oAUD_XCK_from_the_Audio_0         ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ENET_CLK_from_the_DM9000A         ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ENET_CMD_from_the_DM9000A         ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ENET_CS_N_from_the_DM9000A        ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ENET_DATA_to_and_from_the_DM9000A ; Bidir   ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ENET_INT_to_the_DM9000A           ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ENET_RD_N_from_the_DM9000A        ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ENET_RST_N_from_the_DM9000A       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ENET_WR_N_from_the_DM9000A        ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iOSC_50_to_the_DM9000A            ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oSEG0_from_the_SEG7_Display       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oSEG1_from_the_SEG7_Display       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oSEG2_from_the_SEG7_Display       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oSEG3_from_the_SEG7_Display       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oSEG4_from_the_SEG7_Display       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oSEG5_from_the_SEG7_Display       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oSEG6_from_the_SEG7_Display       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oSEG7_from_the_SEG7_Display       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; VGA_BLANK_from_the_VGA_0          ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; VGA_B_from_the_VGA_0              ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; VGA_CLK_from_the_VGA_0            ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; VGA_G_from_the_VGA_0              ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; VGA_HS_from_the_VGA_0             ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; VGA_R_from_the_VGA_0              ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; VGA_SYNC_from_the_VGA_0           ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; VGA_VS_from_the_VGA_0             ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iCLK_25_to_the_VGA_0              ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SRAM_ADDR_from_the_sram_0         ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SRAM_CE_N_from_the_sram_0         ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SRAM_DQ_to_and_from_the_sram_0    ; Bidir   ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SRAM_LB_N_from_the_sram_0         ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SRAM_OE_N_from_the_sram_0         ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SRAM_UB_N_from_the_sram_0         ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SRAM_WE_N_from_the_sram_0         ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 12 10:09:57 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_NET -c DE2_NET
Info (12021): Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file sdram_pll.v
    Info (12023): Found entity 1: SDRAM_PLL
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll.v
    Info (12023): Found entity 1: Audio_PLL
Warning (12125): Using design file de2_net.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_NET
Info (12127): Elaborating entity "DE2_NET" for the top level hierarchy
Warning (10034): Output port "IRDA_TXD" at de2_net.v(198) has no driver
Warning (10034): Output port "OTG_DACK0_N" at de2_net.v(241) has no driver
Warning (10034): Output port "OTG_DACK1_N" at de2_net.v(242) has no driver
Warning (10034): Output port "TDO" at de2_net.v(265) has no driver
Warning (10665): Bidirectional port "AUD_DACLRCK" at de2_net.v(287) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Warning (12125): Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Reset_Delay
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:delay1"
Warning (10230): Verilog HDL assignment warning at reset_delay.v(18): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "SDRAM_PLL" for hierarchy "SDRAM_PLL:PLL1"
Info (12128): Elaborating entity "altpll" for hierarchy "SDRAM_PLL:PLL1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "SDRAM_PLL:PLL1|altpll:altpll_component"
Info (12133): Instantiated megafunction "SDRAM_PLL:PLL1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "Audio_PLL" for hierarchy "Audio_PLL:PLL2"
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_PLL:PLL2|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Audio_PLL:PLL2|altpll:altpll_component"
Info (12133): Instantiated megafunction "Audio_PLL:PLL2|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "135"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "92"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Warning (12125): Using design file system_0.v, which is not specified as a design file for the current project, but contains definitions for 37 design units and 37 entities in project
    Info (12023): Found entity 1: Audio_0_avalon_slave_0_arbitrator
    Info (12023): Found entity 2: DM9000A_avalon_slave_0_arbitrator
    Info (12023): Found entity 3: ISP1362_dc_arbitrator
    Info (12023): Found entity 4: ISP1362_hc_arbitrator
    Info (12023): Found entity 5: SD_CLK_s1_arbitrator
    Info (12023): Found entity 6: SD_CMD_s1_arbitrator
    Info (12023): Found entity 7: SD_DAT_s1_arbitrator
    Info (12023): Found entity 8: SEG7_Display_avalon_slave_arbitrator
    Info (12023): Found entity 9: VGA_0_avalon_slave_0_arbitrator
    Info (12023): Found entity 10: button_pio_s1_arbitrator
    Info (12023): Found entity 11: cpu_0_jtag_debug_module_arbitrator
    Info (12023): Found entity 12: cpu_0_data_master_arbitrator
    Info (12023): Found entity 13: cpu_0_instruction_master_arbitrator
    Info (12023): Found entity 14: epcs_controller_epcs_control_port_arbitrator
    Info (12023): Found entity 15: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 16: lcd_16207_0_control_slave_arbitrator
    Info (12023): Found entity 17: led_green_s1_arbitrator
    Info (12023): Found entity 18: led_red_s1_arbitrator
    Info (12023): Found entity 19: rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module
    Info (12023): Found entity 20: rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module
    Info (12023): Found entity 21: sdram_0_s1_arbitrator
    Info (12023): Found entity 22: sram_0_avalon_slave_0_arbitrator
    Info (12023): Found entity 23: switch_pio_s1_arbitrator
    Info (12023): Found entity 24: system_0_clock_0_in_arbitrator
    Info (12023): Found entity 25: system_0_clock_0_out_arbitrator
    Info (12023): Found entity 26: system_0_clock_1_in_arbitrator
    Info (12023): Found entity 27: system_0_clock_1_out_arbitrator
    Info (12023): Found entity 28: timer_0_s1_arbitrator
    Info (12023): Found entity 29: timer_1_s1_arbitrator
    Info (12023): Found entity 30: tri_state_bridge_0_avalon_slave_arbitrator
    Info (12023): Found entity 31: tri_state_bridge_0_bridge_arbitrator
    Info (12023): Found entity 32: uart_0_s1_arbitrator
    Info (12023): Found entity 33: system_0_reset_clk_domain_synch_module
    Info (12023): Found entity 34: system_0_reset_clk_50_domain_synch_module
    Info (12023): Found entity 35: system_0
    Info (12023): Found entity 36: cfi_flash_0_lane0_module
    Info (12023): Found entity 37: cfi_flash_0
Info (12128): Elaborating entity "system_0" for hierarchy "system_0:u0"
Info (12128): Elaborating entity "Audio_0_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0"
Warning (12125): Using design file audio_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio_0
Info (12128): Elaborating entity "Audio_0" for hierarchy "system_0:u0|Audio_0:the_Audio_0"
Warning (12125): Using design file audio_dac_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: AUDIO_DAC_FIFO
Info (12128): Elaborating entity "AUDIO_DAC_FIFO" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0"
Warning (10230): Verilog HDL assignment warning at audio_dac_fifo.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at audio_dac_fifo.v(90): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at audio_dac_fifo.v(98): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at audio_dac_fifo.v(147): truncated value with size 32 to match size of target (4)
Warning (10034): Output port "oDATA[15..1]" at audio_dac_fifo.v(22) has no driver
Warning (12125): Using design file fifo_16_256.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FIFO_16_256
Info (12128): Elaborating entity "FIFO_16_256" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0"
Info (12128): Elaborating entity "dcfifo" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hlj1.tdf
    Info (12023): Found entity 1: dcfifo_hlj1
Info (12128): Elaborating entity "dcfifo_hlj1" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf
    Info (12023): Found entity 1: a_graycounter_g86
Info (12128): Elaborating entity "a_graycounter_g86" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7fc.tdf
    Info (12023): Found entity 1: a_graycounter_7fc
Info (12128): Elaborating entity "a_graycounter_7fc" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_7fc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_6fc.tdf
    Info (12023): Found entity 1: a_graycounter_6fc
Info (12128): Elaborating entity "a_graycounter_6fc" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_6fc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vk81.tdf
    Info (12023): Found entity 1: altsyncram_vk81
Info (12128): Elaborating entity "altsyncram_vk81" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_brg1.tdf
    Info (12023): Found entity 1: altsyncram_brg1
Info (12128): Elaborating entity "altsyncram_brg1" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info (12023): Found entity 1: dffpipe_ngh
Info (12128): Elaborating entity "dffpipe_ngh" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|dffpipe_ngh:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jcb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jcb
Info (12128): Elaborating entity "alt_synch_pipe_jcb" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe17"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_nc8
Info (12128): Elaborating entity "alt_synch_pipe_nc8" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_nc8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe20"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_t16.tdf
    Info (12023): Found entity 1: cmpr_t16
Info (12128): Elaborating entity "cmpr_t16" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:audio_0|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp"
Info (12128): Elaborating entity "DM9000A_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0"
Warning (12125): Using design file dm9000a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DM9000A
Info (12128): Elaborating entity "DM9000A" for hierarchy "system_0:u0|DM9000A:the_DM9000A"
Warning (12125): Using design file dm9000a_if.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DM9000A_IF
Info (12128): Elaborating entity "DM9000A_IF" for hierarchy "system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:dm9000a"
Info (12128): Elaborating entity "ISP1362_dc_arbitrator" for hierarchy "system_0:u0|ISP1362_dc_arbitrator:the_ISP1362_dc"
Info (12128): Elaborating entity "ISP1362_hc_arbitrator" for hierarchy "system_0:u0|ISP1362_hc_arbitrator:the_ISP1362_hc"
Warning (12125): Using design file isp1362.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ISP1362
Info (12128): Elaborating entity "ISP1362" for hierarchy "system_0:u0|ISP1362:the_ISP1362"
Warning (12125): Using design file isp1362_if.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ISP1362_IF
Info (12128): Elaborating entity "ISP1362_IF" for hierarchy "system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:isp1362"
Info (12128): Elaborating entity "SD_CLK_s1_arbitrator" for hierarchy "system_0:u0|SD_CLK_s1_arbitrator:the_SD_CLK_s1"
Warning (12125): Using design file sd_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SD_CLK
Info (12128): Elaborating entity "SD_CLK" for hierarchy "system_0:u0|SD_CLK:the_SD_CLK"
Info (12128): Elaborating entity "SD_CMD_s1_arbitrator" for hierarchy "system_0:u0|SD_CMD_s1_arbitrator:the_SD_CMD_s1"
Warning (12125): Using design file sd_cmd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SD_CMD
Info (12128): Elaborating entity "SD_CMD" for hierarchy "system_0:u0|SD_CMD:the_SD_CMD"
Info (12128): Elaborating entity "SD_DAT_s1_arbitrator" for hierarchy "system_0:u0|SD_DAT_s1_arbitrator:the_SD_DAT_s1"
Warning (12125): Using design file sd_dat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SD_DAT
Info (12128): Elaborating entity "SD_DAT" for hierarchy "system_0:u0|SD_DAT:the_SD_DAT"
Info (12128): Elaborating entity "SEG7_Display_avalon_slave_arbitrator" for hierarchy "system_0:u0|SEG7_Display_avalon_slave_arbitrator:the_SEG7_Display_avalon_slave"
Warning (12125): Using design file seg7_display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_Display
Info (12128): Elaborating entity "SEG7_Display" for hierarchy "system_0:u0|SEG7_Display:the_SEG7_Display"
Warning (12125): Using design file seg7_lut_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:seg7_display"
Warning (12125): Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_LUT
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:seg7_display|SEG7_LUT:u0"
Info (12128): Elaborating entity "VGA_0_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0"
Warning (12125): Using design file vga_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VGA_0
Info (12128): Elaborating entity "VGA_0" for hierarchy "system_0:u0|VGA_0:the_VGA_0"
Warning (12125): Using design file vga_nios_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VGA_NIOS_CTRL
Info (12128): Elaborating entity "VGA_NIOS_CTRL" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0"
Warning (10230): Verilog HDL assignment warning at vga_nios_ctrl.v(83): truncated value with size 16 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_nios_ctrl.v(84): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_nios_ctrl.v(85): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_nios_ctrl.v(86): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_nios_ctrl.v(87): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_nios_ctrl.v(88): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_nios_ctrl.v(89): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_nios_ctrl.v(90): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_nios_ctrl.v(91): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_nios_ctrl.v(92): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_nios_ctrl.v(93): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_nios_ctrl.v(94): truncated value with size 16 to match size of target (10)
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VGA_Controller
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"
Warning (10230): Verilog HDL assignment warning at vga_controller.v(76): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(79): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(82): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(100): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(101): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(102): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(161): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(187): truncated value with size 32 to match size of target (10)
Warning (12125): Using design file vga_osd_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VGA_OSD_RAM
Info (12128): Elaborating entity "VGA_OSD_RAM" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1"
Warning (12125): Using design file img_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Img_RAM
Info (12128): Elaborating entity "Img_RAM" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "numwords_b" = "38400"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "init_file" = "Img_DATA.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q7o1.tdf
    Info (12023): Found entity 1: altsyncram_q7o1
Info (12128): Elaborating entity "altsyncram_q7o1" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p132.tdf
    Info (12023): Found entity 1: altsyncram_p132
Info (12128): Elaborating entity "altsyncram_p132" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1"
Warning (287013): Variable or input pin "clocken1" is defined but never used.
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/Img_DATA.hex -- setting all initial values to 0
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1qa.tdf
    Info (12023): Found entity 1: decode_1qa
Info (12128): Elaborating entity "decode_1qa" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode3"
Info (12128): Elaborating entity "decode_1qa" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hkb.tdf
    Info (12023): Found entity 1: mux_hkb
Info (12128): Elaborating entity "mux_hkb" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_akb.tdf
    Info (12023): Found entity 1: mux_akb
Info (12128): Elaborating entity "mux_akb" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_akb:mux6"
Info (12128): Elaborating entity "button_pio_s1_arbitrator" for hierarchy "system_0:u0|button_pio_s1_arbitrator:the_button_pio_s1"
Warning (12125): Using design file button_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: button_pio
Info (12128): Elaborating entity "button_pio" for hierarchy "system_0:u0|button_pio:the_button_pio"
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Info (12128): Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Info (12128): Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Info (12021): Found 27 design units, including 27 entities, in source file cpu_0.v
    Info (12023): Found entity 1: cpu_0_ic_data_module
    Info (12023): Found entity 2: cpu_0_ic_tag_module
    Info (12023): Found entity 3: cpu_0_bht_module
    Info (12023): Found entity 4: cpu_0_register_bank_a_module
    Info (12023): Found entity 5: cpu_0_register_bank_b_module
    Info (12023): Found entity 6: cpu_0_dc_tag_module
    Info (12023): Found entity 7: cpu_0_dc_data_module
    Info (12023): Found entity 8: cpu_0_nios2_oci_debug
    Info (12023): Found entity 9: cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 10: cpu_0_nios2_ocimem
    Info (12023): Found entity 11: cpu_0_nios2_avalon_reg
    Info (12023): Found entity 12: cpu_0_nios2_oci_break
    Info (12023): Found entity 13: cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 14: cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 15: cpu_0_nios2_oci_itrace
    Info (12023): Found entity 16: cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 17: cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 18: cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 19: cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 20: cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 21: cpu_0_nios2_oci_fifo
    Info (12023): Found entity 22: cpu_0_nios2_oci_pib
    Info (12023): Found entity 23: cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 24: cpu_0_nios2_oci_im
    Info (12023): Found entity 25: cpu_0_nios2_performance_monitors
    Info (12023): Found entity 26: cpu_0_nios2_oci
    Info (12023): Found entity 27: cpu_0
Info (12128): Elaborating entity "cpu_0" for hierarchy "system_0:u0|cpu_0:the_cpu_0"
Warning (12125): Using design file cpu_0_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_test_bench
Info (12128): Elaborating entity "cpu_0_test_bench" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info (12128): Elaborating entity "cpu_0_ic_data_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info (12023): Found entity 1: altsyncram_qed1
Info (12128): Elaborating entity "altsyncram_qed1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info (12128): Elaborating entity "cpu_0_ic_tag_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "width_b" = "21"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf
    Info (12023): Found entity 1: altsyncram_d5g1
Info (12128): Elaborating entity "altsyncram_d5g1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated"
Info (12128): Elaborating entity "cpu_0_bht_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_bht_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8pf1.tdf
    Info (12023): Found entity 1: altsyncram_8pf1
Info (12128): Elaborating entity "altsyncram_8pf1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated"
Info (12128): Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_87f1.tdf
    Info (12023): Found entity 1: altsyncram_87f1
Info (12128): Elaborating entity "altsyncram_87f1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated"
Info (12128): Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97f1.tdf
    Info (12023): Found entity 1: altsyncram_97f1
Info (12128): Elaborating entity "altsyncram_97f1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated"
Info (12128): Elaborating entity "cpu_0_dc_tag_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_0_dc_tag_ram.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1g22.tdf
    Info (12023): Found entity 1: altsyncram_1g22
Info (12128): Elaborating entity "altsyncram_1g22" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_1g22:auto_generated"
Info (12128): Elaborating entity "cpu_0_dc_data_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a422.tdf
    Info (12023): Found entity 1: altsyncram_a422
Info (12128): Elaborating entity "altsyncram_a422" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_a422:auto_generated"
Warning (12125): Using design file cpu_0_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_mult_cell
Info (12128): Elaborating entity "cpu_0_mult_cell" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"
Info (12128): Elaborating entity "altmult_add" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf
    Info (12023): Found entity 1: mult_add_4cr2
Info (12128): Elaborating entity "mult_add_4cr2" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf
    Info (12023): Found entity 1: ded_mult_2o81
Info (12128): Elaborating entity "ded_mult_2o81" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "altmult_add" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf
    Info (12023): Found entity 1: mult_add_6cr2
Info (12128): Elaborating entity "mult_add_6cr2" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_oci" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info (12128): Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info (12128): Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf
    Info (12023): Found entity 1: altsyncram_c572
Info (12128): Elaborating entity "altsyncram_c572" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info (12128): Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file cpu_0_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_oci_test_bench
Info (12128): Elaborating entity "cpu_0_oci_test_bench" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info (12128): Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info (12128): Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info (12128): Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info (12023): Found entity 1: altsyncram_e502
Info (12128): Elaborating entity "altsyncram_e502" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning (12125): Using design file cpu_0_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning (12125): Using design file cpu_0_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Warning (12125): Using design file cpu_0_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "epcs_controller_epcs_control_port_arbitrator" for hierarchy "system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port"
Warning (12125): Using design file epcs_controller.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: epcs_controller_sub
    Info (12023): Found entity 2: tornado_epcs_controller_atom
    Info (12023): Found entity 3: epcs_controller
Info (12128): Elaborating entity "epcs_controller" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller"
Info (12128): Elaborating entity "epcs_controller_sub" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub"
Info (12128): Elaborating entity "tornado_epcs_controller_atom" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller|tornado_epcs_controller_atom:the_tornado_epcs_controller_atom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom"
Info (12130): Elaborated megafunction instantiation "system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom"
Info (12133): Instantiated megafunction "system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "epcs_controller_boot_rom_synth.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ad41.tdf
    Info (12023): Found entity 1: altsyncram_ad41
Info (12128): Elaborating entity "altsyncram_ad41" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom|altsyncram_ad41:auto_generated"
Info (12128): Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "system_0:u0|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning (12125): Using design file jtag_uart_0.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: jtag_uart_0_log_module
    Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: jtag_uart_0_drom_module
    Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: jtag_uart_0
Info (12128): Elaborating entity "jtag_uart_0" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0"
Info (12128): Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "lcd_16207_0_control_slave_arbitrator" for hierarchy "system_0:u0|lcd_16207_0_control_slave_arbitrator:the_lcd_16207_0_control_slave"
Warning (12125): Using design file lcd_16207_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd_16207_0
Info (12128): Elaborating entity "lcd_16207_0" for hierarchy "system_0:u0|lcd_16207_0:the_lcd_16207_0"
Info (12128): Elaborating entity "led_green_s1_arbitrator" for hierarchy "system_0:u0|led_green_s1_arbitrator:the_led_green_s1"
Warning (12125): Using design file led_green.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: led_green
Info (12128): Elaborating entity "led_green" for hierarchy "system_0:u0|led_green:the_led_green"
Info (12128): Elaborating entity "led_red_s1_arbitrator" for hierarchy "system_0:u0|led_red_s1_arbitrator:the_led_red_s1"
Warning (12125): Using design file led_red.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: led_red
Info (12128): Elaborating entity "led_red" for hierarchy "system_0:u0|led_red:the_led_red"
Info (12128): Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1"
Info (12128): Elaborating entity "rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module" for hierarchy "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1"
Info (12128): Elaborating entity "rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module" for hierarchy "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1"
Warning (12125): Using design file sdram_0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: sdram_0_input_efifo_module
    Info (12023): Found entity 2: sdram_0
Info (12128): Elaborating entity "sdram_0" for hierarchy "system_0:u0|sdram_0:the_sdram_0"
Info (12128): Elaborating entity "sdram_0_input_efifo_module" for hierarchy "system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Info (12128): Elaborating entity "sram_0_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0"
Warning (12125): Using design file sram_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sram_0
Info (12128): Elaborating entity "sram_0" for hierarchy "system_0:u0|sram_0:the_sram_0"
Warning (12125): Using design file sram_16bit_512k.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SRAM_16Bit_512K
Info (12128): Elaborating entity "SRAM_16Bit_512K" for hierarchy "system_0:u0|sram_0:the_sram_0|SRAM_16Bit_512K:sram_0"
Info (12128): Elaborating entity "switch_pio_s1_arbitrator" for hierarchy "system_0:u0|switch_pio_s1_arbitrator:the_switch_pio_s1"
Warning (12125): Using design file switch_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: switch_pio
Info (12128): Elaborating entity "switch_pio" for hierarchy "system_0:u0|switch_pio:the_switch_pio"
Info (12128): Elaborating entity "system_0_clock_0_in_arbitrator" for hierarchy "system_0:u0|system_0_clock_0_in_arbitrator:the_system_0_clock_0_in"
Info (12128): Elaborating entity "system_0_clock_0_out_arbitrator" for hierarchy "system_0:u0|system_0_clock_0_out_arbitrator:the_system_0_clock_0_out"
Warning (12125): Using design file system_0_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: system_0_clock_0_edge_to_pulse
    Info (12023): Found entity 2: system_0_clock_0_slave_FSM
    Info (12023): Found entity 3: system_0_clock_0_master_FSM
    Info (12023): Found entity 4: system_0_clock_0_bit_pipe
    Info (12023): Found entity 5: system_0_clock_0
Info (12128): Elaborating entity "system_0_clock_0" for hierarchy "system_0:u0|system_0_clock_0:the_system_0_clock_0"
Info (12128): Elaborating entity "system_0_clock_0_edge_to_pulse" for hierarchy "system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "system_0_clock_0_slave_FSM" for hierarchy "system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "system_0_clock_0_master_FSM" for hierarchy "system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM"
Info (12128): Elaborating entity "system_0_clock_0_bit_pipe" for hierarchy "system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "system_0_clock_1_in_arbitrator" for hierarchy "system_0:u0|system_0_clock_1_in_arbitrator:the_system_0_clock_1_in"
Info (12128): Elaborating entity "system_0_clock_1_out_arbitrator" for hierarchy "system_0:u0|system_0_clock_1_out_arbitrator:the_system_0_clock_1_out"
Warning (12125): Using design file system_0_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: system_0_clock_1_edge_to_pulse
    Info (12023): Found entity 2: system_0_clock_1_slave_FSM
    Info (12023): Found entity 3: system_0_clock_1_master_FSM
    Info (12023): Found entity 4: system_0_clock_1_bit_pipe
    Info (12023): Found entity 5: system_0_clock_1
Info (12128): Elaborating entity "system_0_clock_1" for hierarchy "system_0:u0|system_0_clock_1:the_system_0_clock_1"
Info (12128): Elaborating entity "system_0_clock_1_edge_to_pulse" for hierarchy "system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "system_0_clock_1_slave_FSM" for hierarchy "system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "system_0_clock_1_master_FSM" for hierarchy "system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM"
Info (12128): Elaborating entity "system_0_clock_1_bit_pipe" for hierarchy "system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "timer_0_s1_arbitrator" for hierarchy "system_0:u0|timer_0_s1_arbitrator:the_timer_0_s1"
Warning (12125): Using design file timer_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: timer_0
Info (12128): Elaborating entity "timer_0" for hierarchy "system_0:u0|timer_0:the_timer_0"
Info (12128): Elaborating entity "timer_1_s1_arbitrator" for hierarchy "system_0:u0|timer_1_s1_arbitrator:the_timer_1_s1"
Warning (12125): Using design file timer_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: timer_1
Info (12128): Elaborating entity "timer_1" for hierarchy "system_0:u0|timer_1:the_timer_1"
Info (12128): Elaborating entity "tri_state_bridge_0_avalon_slave_arbitrator" for hierarchy "system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave"
Info (12128): Elaborating entity "uart_0_s1_arbitrator" for hierarchy "system_0:u0|uart_0_s1_arbitrator:the_uart_0_s1"
Warning (12125): Using design file uart_0.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: uart_0_log_module
    Info (12023): Found entity 2: uart_0_tx
    Info (12023): Found entity 3: uart_0_rx_stimulus_source_character_source_rom_module
    Info (12023): Found entity 4: uart_0_rx_stimulus_source
    Info (12023): Found entity 5: uart_0_rx
    Info (12023): Found entity 6: uart_0_regs
    Info (12023): Found entity 7: uart_0
Info (12128): Elaborating entity "uart_0" for hierarchy "system_0:u0|uart_0:the_uart_0"
Info (12128): Elaborating entity "uart_0_tx" for hierarchy "system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx"
Info (12128): Elaborating entity "uart_0_rx" for hierarchy "system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx"
Info (12128): Elaborating entity "uart_0_rx_stimulus_source" for hierarchy "system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|uart_0_rx_stimulus_source:the_uart_0_rx_stimulus_source"
Info (12128): Elaborating entity "uart_0_regs" for hierarchy "system_0:u0|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs"
Info (12128): Elaborating entity "system_0_reset_clk_domain_synch_module" for hierarchy "system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch"
Info (12128): Elaborating entity "system_0_reset_clk_50_domain_synch_module" for hierarchy "system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u1"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u1|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Warning (12020): Port "address_b" on the entity instantiation of "cpu_0_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored.
Warning (12020): Port "jdo" on the entity instantiation of "the_cpu_0_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Error (12002): Port "audio_0_iCLK_18_4" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "audio_0_oAUD_BCK" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "audio_0_oAUD_DATA" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "audio_0_oAUD_LRCK" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "audio_0_oAUD_XCK" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "dm9000a_ENET_CLK" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "dm9000a_ENET_CMD" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "dm9000a_ENET_CS_N" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "dm9000a_ENET_DATA" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "dm9000a_ENET_INT" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "dm9000a_ENET_RD_N" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "dm9000a_ENET_RST_N" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "dm9000a_ENET_WR_N" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "dm9000a_iOSC_50" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "seg7_display_oSEG0" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "seg7_display_oSEG1" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "seg7_display_oSEG2" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "seg7_display_oSEG3" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "seg7_display_oSEG4" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "seg7_display_oSEG5" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "seg7_display_oSEG6" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "seg7_display_oSEG7" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "sram_0_avalon_slave_0_export_ADDR" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "sram_0_avalon_slave_0_export_CE_N" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "sram_0_avalon_slave_0_export_DQ" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "sram_0_avalon_slave_0_export_LB_N" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "sram_0_avalon_slave_0_export_OE_N" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "sram_0_avalon_slave_0_export_UB_N" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "sram_0_avalon_slave_0_export_WE_N" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "vga_0_VGA_B" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "vga_0_VGA_BLANK" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "vga_0_VGA_CLK" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "vga_0_VGA_G" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "vga_0_VGA_HS" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "vga_0_VGA_R" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "vga_0_VGA_SYNC" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "vga_0_VGA_VS" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Error (12002): Port "vga_0_iCLK_25" does not exist in macrofunction "u0" File: C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/de2_net.v Line: 446
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/DE2_NET.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 38 errors, 83 warnings
    Error: Peak virtual memory: 442 megabytes
    Error: Processing ended: Wed Nov 12 10:10:02 2025
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/13.0sp1/reconfigurable-logic/nios_ethernet/DE2_NET/DE2_NET.map.smsg.


