# system info nios_system on 2021.11.10.18:46:42
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1636587976
#
#
# Files generated for nios_system on 2021.11.10.18:46:42
files:
filepath,kind,attributes,module,is_top
simulation/nios_system.v,VERILOG,,nios_system,true
simulation/submodules/nios_system_generic_tristate_controller_0.v,VERILOG,,nios_system_generic_tristate_controller_0,false
simulation/submodules/nios_system_jtag_uart_0.v,VERILOG,,nios_system_jtag_uart_0,false
simulation/submodules/nios_system_new_sdram_controller_0_test_component.v,VERILOG,,nios_system_new_sdram_controller_0,false
simulation/submodules/nios_system_new_sdram_controller_0.v,VERILOG,,nios_system_new_sdram_controller_0,false
simulation/submodules/nios_system_nios2_qsys_0.vo,VERILOG,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v,VERILOG,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v,VERILOG,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v,VERILOG,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_oci_test_bench.v,VERILOG,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_mult_cell.v,VERILOG,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_test_bench.v,VERILOG,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_nios2_waves.do,OTHER,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0.sdc,SDC,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_ociram_default_contents.hex,HEX,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_ociram_default_contents.dat,DAT,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_ociram_default_contents.mif,MIF,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_dc_tag_ram.hex,HEX,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_dc_tag_ram.dat,DAT,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_dc_tag_ram.mif,MIF,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_rf_ram_b.hex,HEX,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_rf_ram_b.dat,DAT,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_rf_ram_b.mif,MIF,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_rf_ram_a.hex,HEX,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_rf_ram_a.dat,DAT,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_rf_ram_a.mif,MIF,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_bht_ram.hex,HEX,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_bht_ram.dat,DAT,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_bht_ram.mif,MIF,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_ic_tag_ram.hex,HEX,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_ic_tag_ram.dat,DAT,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_nios2_qsys_0_ic_tag_ram.mif,MIF,,nios_system_nios2_qsys_0,false
simulation/submodules/nios_system_performance_counter_0.v,VERILOG,,nios_system_performance_counter_0,false
simulation/submodules/nios_system_sram_0.v,VERILOG,,nios_system_sram_0,false
simulation/submodules/nios_system_tristate_conduit_bridge_0.sv,SYSTEM_VERILOG,,nios_system_tristate_conduit_bridge_0,false
simulation/submodules/nios_system_video_dual_clock_buffer_0.v,VERILOG,,nios_system_video_dual_clock_buffer_0,false
simulation/submodules/nios_system_video_pixel_buffer_dma_0.v,VERILOG,,nios_system_video_pixel_buffer_dma_0,false
simulation/submodules/nios_system_video_rgb_resampler_0.v,VERILOG,,nios_system_video_rgb_resampler_0,false
simulation/submodules/altera_up_avalon_video_vga_timing.v,VERILOG,,nios_system_video_vga_controller_0,false
simulation/submodules/nios_system_video_vga_controller_0.v,VERILOG,,nios_system_video_vga_controller_0,false
simulation/submodules/ycc_col_convert_sc_ci_b.sv,SYSTEM_VERILOG,,ycc_col_conv_b,false
simulation/submodules/ycc_col_convert_sc_ci_g.sv,SYSTEM_VERILOG,,ycc_col_conv_g,false
simulation/submodules/ycc_col_convert_sc_ci_r.sv,SYSTEM_VERILOG,,ycc_col_conv_r,false
simulation/submodules/altera_customins_master_translator.v,VERILOG,,altera_customins_master_translator,false
simulation/submodules/nios_system_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv,SYSTEM_VERILOG,,nios_system_nios2_qsys_0_custom_instruction_master_comb_xconnect,false
simulation/submodules/altera_customins_slave_translator.sv,SYSTEM_VERILOG,,altera_customins_slave_translator,false
simulation/submodules/nios_system_mm_interconnect_0.v,VERILOG,,nios_system_mm_interconnect_0,false
simulation/submodules/nios_system_irq_mapper.sv,SYSTEM_VERILOG,,nios_system_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_tristate_controller_translator.sv,SYSTEM_VERILOG,,altera_tristate_controller_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_tristate_controller_aggregator.sv,SYSTEM_VERILOG,,altera_tristate_controller_aggregator,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/nios_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_router,false
simulation/submodules/nios_system_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_router_001,false
simulation/submodules/nios_system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_router_002,false
simulation/submodules/nios_system_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_router_003,false
simulation/submodules/nios_system_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_router_004,false
simulation/submodules/nios_system_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_router_007,false
simulation/submodules/nios_system_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_router_009,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/nios_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_demux,false
simulation/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/nios_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/nios_system_mm_interconnect_0_cmd_mux_004.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_mux_006,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_cmd_mux_006,false
simulation/submodules/nios_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_demux,false
simulation/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/nios_system_mm_interconnect_0_rsp_demux_004.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_demux_004,false
simulation/submodules/nios_system_mm_interconnect_0_rsp_demux_006.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_demux_006,false
simulation/submodules/nios_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,nios_system_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,nios_system_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_006.v,VERILOG,,nios_system_mm_interconnect_0_avalon_st_adapter_006,false
simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
simulation/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv,SYSTEM_VERILOG,,nios_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios_system.generic_tristate_controller_0,nios_system_generic_tristate_controller_0
nios_system.generic_tristate_controller_0.tdt,altera_tristate_controller_translator
nios_system.generic_tristate_controller_0.slave_translator,altera_merlin_slave_translator
nios_system.generic_tristate_controller_0.tda,altera_tristate_controller_aggregator
nios_system.jtag_uart_0,nios_system_jtag_uart_0
nios_system.new_sdram_controller_0,nios_system_new_sdram_controller_0
nios_system.nios2_qsys_0,nios_system_nios2_qsys_0
nios_system.performance_counter_0,nios_system_performance_counter_0
nios_system.sram_0,nios_system_sram_0
nios_system.tristate_conduit_bridge_0,nios_system_tristate_conduit_bridge_0
nios_system.video_dual_clock_buffer_0,nios_system_video_dual_clock_buffer_0
nios_system.video_pixel_buffer_dma_0,nios_system_video_pixel_buffer_dma_0
nios_system.video_rgb_resampler_0,nios_system_video_rgb_resampler_0
nios_system.video_vga_controller_0,nios_system_video_vga_controller_0
nios_system.ycc_col_conv_b_0,ycc_col_conv_b
nios_system.ycc_col_conv_g_0,ycc_col_conv_g
nios_system.ycc_col_conv_r_0,ycc_col_conv_r
nios_system.nios2_qsys_0_custom_instruction_master_translator,altera_customins_master_translator
nios_system.nios2_qsys_0_custom_instruction_master_comb_xconnect,nios_system_nios2_qsys_0_custom_instruction_master_comb_xconnect
nios_system.nios2_qsys_0_custom_instruction_master_comb_slave_translator0,altera_customins_slave_translator
nios_system.nios2_qsys_0_custom_instruction_master_comb_slave_translator1,altera_customins_slave_translator
nios_system.nios2_qsys_0_custom_instruction_master_comb_slave_translator2,altera_customins_slave_translator
nios_system.mm_interconnect_0,nios_system_mm_interconnect_0
nios_system.mm_interconnect_0.video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator,altera_merlin_master_translator
nios_system.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
nios_system.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
nios_system.mm_interconnect_0.sram_0_avalon_sram_slave_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.video_pixel_buffer_dma_0_avalon_control_slave_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.performance_counter_0_control_slave_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.new_sdram_controller_0_s1_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.generic_tristate_controller_0_uas_translator,altera_merlin_slave_translator
nios_system.mm_interconnect_0.video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent,altera_merlin_master_agent
nios_system.mm_interconnect_0.nios2_qsys_0_data_master_agent,altera_merlin_master_agent
nios_system.mm_interconnect_0.nios2_qsys_0_instruction_master_agent,altera_merlin_master_agent
nios_system.mm_interconnect_0.sram_0_avalon_sram_slave_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.video_pixel_buffer_dma_0_avalon_control_slave_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.performance_counter_0_control_slave_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.new_sdram_controller_0_s1_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.generic_tristate_controller_0_uas_agent,altera_merlin_slave_agent
nios_system.mm_interconnect_0.sram_0_avalon_sram_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.sram_0_avalon_sram_slave_agent_rdata_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.performance_counter_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.new_sdram_controller_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.generic_tristate_controller_0_uas_agent_rsp_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.generic_tristate_controller_0_uas_agent_rdata_fifo,altera_avalon_sc_fifo
nios_system.mm_interconnect_0.router,nios_system_mm_interconnect_0_router
nios_system.mm_interconnect_0.router_001,nios_system_mm_interconnect_0_router_001
nios_system.mm_interconnect_0.router_002,nios_system_mm_interconnect_0_router_002
nios_system.mm_interconnect_0.router_003,nios_system_mm_interconnect_0_router_003
nios_system.mm_interconnect_0.router_004,nios_system_mm_interconnect_0_router_004
nios_system.mm_interconnect_0.router_005,nios_system_mm_interconnect_0_router_004
nios_system.mm_interconnect_0.router_006,nios_system_mm_interconnect_0_router_004
nios_system.mm_interconnect_0.router_007,nios_system_mm_interconnect_0_router_007
nios_system.mm_interconnect_0.router_008,nios_system_mm_interconnect_0_router_007
nios_system.mm_interconnect_0.router_009,nios_system_mm_interconnect_0_router_009
nios_system.mm_interconnect_0.nios2_qsys_0_data_master_limiter,altera_merlin_traffic_limiter
nios_system.mm_interconnect_0.nios2_qsys_0_instruction_master_limiter,altera_merlin_traffic_limiter
nios_system.mm_interconnect_0.sram_0_avalon_sram_slave_burst_adapter,altera_merlin_burst_adapter
nios_system.mm_interconnect_0.generic_tristate_controller_0_uas_burst_adapter,altera_merlin_burst_adapter
nios_system.mm_interconnect_0.cmd_demux,nios_system_mm_interconnect_0_cmd_demux
nios_system.mm_interconnect_0.cmd_demux_001,nios_system_mm_interconnect_0_cmd_demux_001
nios_system.mm_interconnect_0.cmd_demux_002,nios_system_mm_interconnect_0_cmd_demux_002
nios_system.mm_interconnect_0.cmd_mux,nios_system_mm_interconnect_0_cmd_mux
nios_system.mm_interconnect_0.cmd_mux_001,nios_system_mm_interconnect_0_cmd_mux_001
nios_system.mm_interconnect_0.cmd_mux_002,nios_system_mm_interconnect_0_cmd_mux_001
nios_system.mm_interconnect_0.cmd_mux_003,nios_system_mm_interconnect_0_cmd_mux_001
nios_system.mm_interconnect_0.cmd_mux_004,nios_system_mm_interconnect_0_cmd_mux_004
nios_system.mm_interconnect_0.cmd_mux_005,nios_system_mm_interconnect_0_cmd_mux_004
nios_system.mm_interconnect_0.cmd_mux_006,nios_system_mm_interconnect_0_cmd_mux_006
nios_system.mm_interconnect_0.rsp_demux,nios_system_mm_interconnect_0_rsp_demux
nios_system.mm_interconnect_0.rsp_demux_001,nios_system_mm_interconnect_0_rsp_demux_001
nios_system.mm_interconnect_0.rsp_demux_002,nios_system_mm_interconnect_0_rsp_demux_001
nios_system.mm_interconnect_0.rsp_demux_003,nios_system_mm_interconnect_0_rsp_demux_001
nios_system.mm_interconnect_0.rsp_demux_004,nios_system_mm_interconnect_0_rsp_demux_004
nios_system.mm_interconnect_0.rsp_demux_005,nios_system_mm_interconnect_0_rsp_demux_004
nios_system.mm_interconnect_0.rsp_demux_006,nios_system_mm_interconnect_0_rsp_demux_006
nios_system.mm_interconnect_0.rsp_mux,nios_system_mm_interconnect_0_rsp_mux
nios_system.mm_interconnect_0.rsp_mux_001,nios_system_mm_interconnect_0_rsp_mux_001
nios_system.mm_interconnect_0.rsp_mux_002,nios_system_mm_interconnect_0_rsp_mux_002
nios_system.mm_interconnect_0.nios2_qsys_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter,altera_merlin_width_adapter
nios_system.mm_interconnect_0.nios2_qsys_0_data_master_to_generic_tristate_controller_0_uas_cmd_width_adapter,altera_merlin_width_adapter
nios_system.mm_interconnect_0.sram_0_avalon_sram_slave_to_nios2_qsys_0_data_master_rsp_width_adapter,altera_merlin_width_adapter
nios_system.mm_interconnect_0.generic_tristate_controller_0_uas_to_nios2_qsys_0_data_master_rsp_width_adapter,altera_merlin_width_adapter
nios_system.mm_interconnect_0.avalon_st_adapter,nios_system_mm_interconnect_0_avalon_st_adapter
nios_system.mm_interconnect_0.avalon_st_adapter.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios_system.mm_interconnect_0.avalon_st_adapter_001,nios_system_mm_interconnect_0_avalon_st_adapter_001
nios_system.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
nios_system.mm_interconnect_0.avalon_st_adapter_002,nios_system_mm_interconnect_0_avalon_st_adapter_001
nios_system.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
nios_system.mm_interconnect_0.avalon_st_adapter_003,nios_system_mm_interconnect_0_avalon_st_adapter_001
nios_system.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
nios_system.mm_interconnect_0.avalon_st_adapter_004,nios_system_mm_interconnect_0_avalon_st_adapter_001
nios_system.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
nios_system.mm_interconnect_0.avalon_st_adapter_005,nios_system_mm_interconnect_0_avalon_st_adapter_001
nios_system.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
nios_system.mm_interconnect_0.avalon_st_adapter_006,nios_system_mm_interconnect_0_avalon_st_adapter_006
nios_system.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,nios_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
nios_system.irq_mapper,nios_system_irq_mapper
nios_system.rst_controller,altera_reset_controller
nios_system.rst_controller_001,altera_reset_controller
