
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001343                       # Number of seconds simulated
sim_ticks                                  1343455254                       # Number of ticks simulated
final_tick                                 1343455254                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 232386                       # Simulator instruction rate (inst/s)
host_op_rate                                   232385                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              130498126                       # Simulator tick rate (ticks/s)
host_mem_usage                                 695080                       # Number of bytes of host memory used
host_seconds                                    10.29                       # Real time elapsed on the host
sim_insts                                     2392363                       # Number of instructions simulated
sim_ops                                       2392363                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        123072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          6976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          6272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          4800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             621376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       123072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         2240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         4544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        154880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        74944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           74944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             98                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             75                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1171                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1171                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         91608559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        281685601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9051288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5002027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           809852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          3382323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           524022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5192581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           190553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4096899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           476384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4192175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           333468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5002027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          1619704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4859112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           190553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          3811069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           857490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4668559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          2572471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4001622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          1667342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4478005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           238192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          3906345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1190959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4573282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst          3382323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4811474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           571660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3572877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             462520801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     91608559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9051288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       809852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       524022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       190553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       476384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       333468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      1619704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       190553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       857490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      2572471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      1667342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       238192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1190959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst      3382323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       571660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        115284822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        55784515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55784515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        55784515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        91608559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       281685601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9051288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5002027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          809852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         3382323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          524022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5192581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          190553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4096899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          476384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4192175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          333468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5002027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         1619704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4859112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          190553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         3811069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          857490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4668559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         2572471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4001622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         1667342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4478005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          238192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         3906345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1190959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4573282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst         3382323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4811474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          571660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3572877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            518305316                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132015                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73493                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5663                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              86865                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66241                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.257411                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26415                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               81                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3624                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2884                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            740                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          255                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1242                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     179969                       # DTB read hits
system.cpu00.dtb.read_misses                      627                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 180596                       # DTB read accesses
system.cpu00.dtb.write_hits                    127409                       # DTB write hits
system.cpu00.dtb.write_misses                    1131                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128540                       # DTB write accesses
system.cpu00.dtb.data_hits                     307378                       # DTB hits
system.cpu00.dtb.data_misses                     1758                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 309136                       # DTB accesses
system.cpu00.itb.fetch_hits                    148705                       # ITB hits
system.cpu00.itb.fetch_misses                     157                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                148862                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2642                       # Number of system calls
system.cpu00.numCycles                         995152                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            86519                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1185914                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132015                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95540                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      699317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12676                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                522                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6207                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          549                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  148705                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2648                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           799452                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.483409                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.741509                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 582492     72.86%     72.86% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16365      2.05%     74.91% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17279      2.16%     77.07% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16835      2.11%     79.18% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37918      4.74%     83.92% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15666      1.96%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18701      2.34%     88.22% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11290      1.41%     89.63% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82906     10.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             799452                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.132658                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.191691                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  92850                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              539226                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129842                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               32917                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4617                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26417                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1750                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1123181                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7297                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4617                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 108612                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 82119                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       214867                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147133                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              242104                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1104134                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2602                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                21959                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2044                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               207455                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            756906                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1366795                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1208677                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155831                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668887                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88019                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4018                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1655                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  146608                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179295                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            134931                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           31917                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          11998                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   967091                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2733                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  950248                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1641                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         99854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        50205                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          356                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       799452                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.188624                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.948685                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            502583     62.87%     62.87% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             73302      9.17%     72.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60471      7.56%     79.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             44961      5.62%     85.22% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43355      5.42%     90.65% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28346      3.55%     94.19% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26938      3.37%     97.56% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11625      1.45%     99.02% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7871      0.98%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        799452                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4916     16.21%     16.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.51%     29.71% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.71% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  63      0.21%     29.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5899     19.45%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     49.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9470     31.22%     80.59% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                5887     19.41%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550757     57.96%     57.96% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12787      1.35%     59.30% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.30% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35720      3.76%     63.06% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.06% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.06% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37109      3.91%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             183810     19.34%     86.32% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130041     13.68%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               950248                       # Type of FU issued
system.cpu00.iq.rate                         0.954877                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30332                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.031920                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2488490                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          946761                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813012                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243431                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123332                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116959                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               855544                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125036                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21088                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18306                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          422                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15404                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          220                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         8853                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4617                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 21941                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               52708                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1077352                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1445                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179295                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             134931                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1568                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  112                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               52514                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1581                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3115                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4696                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              942796                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              180616                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7452                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107528                       # number of nop insts executed
system.cpu00.iew.exec_refs                     309164                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110337                       # Number of branches executed
system.cpu00.iew.exec_stores                   128548                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.947389                       # Inst execution rate
system.cpu00.iew.wb_sent                       933686                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      929971                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545257                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  776622                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.934501                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.702088                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        103973                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2377                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3942                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       783114                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.236875                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.324255                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       534770     68.29%     68.29% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51395      6.56%     74.85% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51327      6.55%     81.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30094      3.84%     85.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35574      4.54%     89.79% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8944      1.14%     90.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12890      1.65%     92.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5033      0.64%     93.22% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53087      6.78%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       783114                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968614                       # Number of instructions committed
system.cpu00.commit.committedOps               968614                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280516                       # Number of memory references committed
system.cpu00.commit.loads                      160989                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100137                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792095                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22224                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98645     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503288     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162027     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119528     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968614                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53087                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1798636                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2161630                       # The number of ROB writes
system.cpu00.timesIdled                          1459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        195700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      86536                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869969                       # Number of Instructions Simulated
system.cpu00.committedOps                      869969                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.143894                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.143894                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.874207                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.874207                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1138661                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612483                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151797                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102912                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  5096                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2252                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           11260                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         124.668885                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            229869                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           11388                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           20.185195                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        87205788                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   124.668885                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.973976                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.973976                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1096620                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1096620                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       142254                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        142254                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        85394                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        85394                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          955                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          955                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1101                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1101                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       227648                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         227648                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       227648                       # number of overall hits
system.cpu00.dcache.overall_hits::total        227648                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8262                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8262                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        33010                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33010                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          237                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          237                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           22                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        41272                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        41272                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        41272                       # number of overall misses
system.cpu00.dcache.overall_misses::total        41272                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    426345066                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    426345066                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5493900921                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5493900921                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2666574                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2666574                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       344034                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       344034                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5920245987                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5920245987                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5920245987                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5920245987                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150516                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150516                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118404                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118404                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268920                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268920                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268920                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268920                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.054891                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.054891                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.278791                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.278791                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.198826                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.198826                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.153473                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.153473                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.153473                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.153473                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 51603.130719                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 51603.130719                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 166431.412330                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 166431.412330                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 11251.367089                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 11251.367089                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 15637.909091                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 15637.909091                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 143444.611044                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 143444.611044                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 143444.611044                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 143444.611044                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       151081                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2573                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    58.717839                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8382                       # number of writebacks
system.cpu00.dcache.writebacks::total            8382                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         2880                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         2880                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        26725                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        26725                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          129                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        29605                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        29605                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        29605                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        29605                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5382                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5382                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6285                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6285                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          108                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        11667                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        11667                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        11667                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        11667                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    245852658                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    245852658                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1163930227                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1163930227                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       976212                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       976212                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       316710                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       316710                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1409782885                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1409782885                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1409782885                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1409782885                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.035757                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.035757                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.053081                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.053081                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.090604                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.090604                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.043385                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.043385                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.043385                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.043385                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 45680.538462                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 45680.538462                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 185191.762450                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 185191.762450                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data         9039                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9039                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 14395.909091                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 14395.909091                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 120835.080569                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 120835.080569                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 120835.080569                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 120835.080569                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7298                       # number of replacements
system.cpu00.icache.tags.tagsinuse         472.959997                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            139834                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7810                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.904481                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       809801388                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   472.959997                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.923750                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.923750                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305204                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305204                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       139834                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        139834                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       139834                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         139834                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       139834                       # number of overall hits
system.cpu00.icache.overall_hits::total        139834                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8863                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8863                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8863                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8863                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8863                       # number of overall misses
system.cpu00.icache.overall_misses::total         8863                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    689831627                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    689831627                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    689831627                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    689831627                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    689831627                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    689831627                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148697                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148697                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148697                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148697                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148697                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148697                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059604                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059604                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059604                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059604                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059604                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059604                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 77832.745910                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 77832.745910                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 77832.745910                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 77832.745910                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 77832.745910                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 77832.745910                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1077                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              24                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    44.875000                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7298                       # number of writebacks
system.cpu00.icache.writebacks::total            7298                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1053                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1053                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1053                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1053                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1053                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1053                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7810                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7810                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7810                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7810                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7810                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7810                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    502752893                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    502752893                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    502752893                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    502752893                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    502752893                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    502752893                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052523                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052523                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052523                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052523                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052523                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052523                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 64372.969654                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 64372.969654                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 64372.969654                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 64372.969654                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 64372.969654                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 64372.969654                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 41474                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           31422                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1580                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              28368                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 21446                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           75.599267                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  4510                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           132                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits               14                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            118                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      34582                       # DTB read hits
system.cpu01.dtb.read_misses                      453                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  35035                       # DTB read accesses
system.cpu01.dtb.write_hits                     11377                       # DTB write hits
system.cpu01.dtb.write_misses                      27                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                 11404                       # DTB write accesses
system.cpu01.dtb.data_hits                      45959                       # DTB hits
system.cpu01.dtb.data_misses                      480                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  46439                       # DTB accesses
system.cpu01.itb.fetch_hits                     37266                       # ITB hits
system.cpu01.itb.fetch_misses                      66                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 37332                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         165098                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            13158                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       238148                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     41474                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            25970                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       74346                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3475                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        47846                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1938                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                   37266                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 632                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           139064                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.712506                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.709519                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  91414     65.74%     65.74% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   2349      1.69%     67.42% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   4214      3.03%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   6876      4.94%     75.40% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  11664      8.39%     83.79% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1543      1.11%     84.90% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   6558      4.72%     89.61% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   2544      1.83%     91.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  11902      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             139064                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.251208                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.442464                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  15194                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               34721                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   37184                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2905                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1214                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               4780                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 539                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               219709                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2227                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1214                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  17067                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  9118                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        22228                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   38095                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3496                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               214215                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 332                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  447                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1345                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  213                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            141546                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              256400                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         243635                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12758                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps              113785                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  27761                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              717                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          699                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    9897                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              36118                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             13606                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            4107                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           3366                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   183034                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1323                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  176355                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             483                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         31269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        15594                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          277                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       139064                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.268157                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.084146                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             91190     65.57%     65.57% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              6848      4.92%     70.50% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              9340      6.72%     77.21% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              8518      6.13%     83.34% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              6347      4.56%     87.90% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              5343      3.84%     91.75% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              8455      6.08%     97.83% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1744      1.25%     99.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1279      0.92%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        139064                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1331     25.99%     25.99% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     25.99% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     25.99% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  78      1.52%     27.51% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     27.51% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     27.51% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                315      6.15%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     33.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 2157     42.11%     75.77% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1241     24.23%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              123434     69.99%     69.99% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                189      0.11%     70.10% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     70.10% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2935      1.66%     71.77% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     71.77% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     71.77% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1933      1.10%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.86% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              35989     20.41%     93.27% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             11871      6.73%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               176355                       # Type of FU issued
system.cpu01.iq.rate                         1.068184                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      5122                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.029044                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           473628                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          202243                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       161780                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23751                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13432                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10405                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               169258                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12215                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           1280                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         5616                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3667                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          816                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1214                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  4246                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1432                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            207126                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             275                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               36118                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              13606                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              671                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   25                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1396                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          381                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          850                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1231                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              174250                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               35035                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2105                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       22769                       # number of nop insts executed
system.cpu01.iew.exec_refs                      46439                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  35009                       # Number of branches executed
system.cpu01.iew.exec_stores                    11404                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.055434                       # Inst execution rate
system.cpu01.iew.wb_sent                       173122                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      172185                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   96621                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  119592                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.042926                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.807922                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         32836                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          1046                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            1057                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        86351                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.000208                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.837478                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        46214     53.52%     53.52% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        10262     11.88%     65.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         4744      5.49%     70.90% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         2637      3.05%     73.95% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         3344      3.87%     77.82% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         4917      5.69%     83.52% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          941      1.09%     84.61% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         4884      5.66%     90.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         8408      9.74%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        86351                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             172720                       # Number of instructions committed
system.cpu01.commit.committedOps               172720                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        40441                       # Number of memory references committed
system.cpu01.commit.loads                       30502                       # Number of loads committed
system.cpu01.commit.membars                       509                       # Number of memory barriers committed
system.cpu01.commit.branches                    31388                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  147566                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               3146                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        19636     11.37%     11.37% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         107204     62.07%     73.44% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.07%     73.50% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     73.50% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      1.67%     75.17% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.11%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         31011     17.95%     94.24% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         9956      5.76%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          172720                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                8408                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     282056                       # The number of ROB reads
system.cpu01.rob.rob_writes                    415972                       # The number of ROB writes
system.cpu01.timesIdled                           265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         26034                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     916589                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    153088                       # Number of Instructions Simulated
system.cpu01.committedOps                      153088                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.078452                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.078452                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.927255                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.927255                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 222174                       # number of integer regfile reads
system.cpu01.int_regfile_writes                121716                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8179                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  1281                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  459                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             714                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          37.745636                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             38683                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             831                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           46.549940                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    37.745636                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.294888                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.294888                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          171501                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         171501                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        29844                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         29844                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         8568                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         8568                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          186                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          186                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          139                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          139                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        38412                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          38412                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        38412                       # number of overall hits
system.cpu01.dcache.overall_hits::total         38412                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2482                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2482                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1161                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1161                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           68                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           68                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           70                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3643                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3643                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3643                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3643                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    114352182                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    114352182                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     87524912                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     87524912                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       750168                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       750168                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       698004                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       698004                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        37260                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        37260                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    201877094                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    201877094                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    201877094                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    201877094                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        32326                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        32326                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         9729                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         9729                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          209                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          209                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        42055                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        42055                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        42055                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        42055                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.076780                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.076780                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.119334                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.119334                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.267717                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.267717                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.334928                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.334928                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.086625                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.086625                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.086625                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.086625                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 46072.595488                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 46072.595488                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 75387.521102                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 75387.521102                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 11031.882353                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 11031.882353                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  9971.485714                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  9971.485714                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 55415.068350                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 55415.068350                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 55415.068350                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 55415.068350                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2352                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    21.189189                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          248                       # number of writebacks
system.cpu01.dcache.writebacks::total             248                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1291                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1291                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          653                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          653                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           10                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1944                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1944                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1944                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1944                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1191                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1191                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          508                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          508                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           58                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           68                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           68                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1699                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1699                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1699                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1699                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     36976824                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     36976824                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     27433281                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     27433281                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       417312                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       417312                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       614790                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       614790                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        36018                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        36018                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     64410105                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     64410105                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     64410105                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     64410105                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.036843                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.036843                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.052215                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.052215                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.228346                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.228346                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.325359                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.325359                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.040399                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.040399                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.040399                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.040399                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 31046.871537                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 31046.871537                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 54002.521654                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 54002.521654                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  7195.034483                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7195.034483                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  9041.029412                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  9041.029412                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 37910.597410                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 37910.597410                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 37910.597410                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 37910.597410                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             625                       # number of replacements
system.cpu01.icache.tags.tagsinuse         126.344733                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             35907                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1112                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           32.290468                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   126.344733                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.246767                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.246767                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           75644                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          75644                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        35907                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         35907                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        35907                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          35907                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        35907                       # number of overall hits
system.cpu01.icache.overall_hits::total         35907                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1359                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1359                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1359                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1359                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1359                       # number of overall misses
system.cpu01.icache.overall_misses::total         1359                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     96374232                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     96374232                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     96374232                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     96374232                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     96374232                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     96374232                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        37266                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        37266                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        37266                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        37266                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        37266                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        37266                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.036468                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.036468                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.036468                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.036468                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.036468                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.036468                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 70915.549669                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 70915.549669                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 70915.549669                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 70915.549669                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 70915.549669                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 70915.549669                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          625                       # number of writebacks
system.cpu01.icache.writebacks::total             625                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          247                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          247                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          247                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          247                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          247                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          247                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1112                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1112                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1112                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1112                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1112                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1112                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     69216660                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     69216660                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     69216660                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     69216660                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     69216660                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     69216660                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.029840                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.029840                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.029840                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.029840                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.029840                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.029840                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 62245.197842                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 62245.197842                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 62245.197842                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 62245.197842                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 62245.197842                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 62245.197842                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  7122                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            5688                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             655                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               5829                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  1922                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           32.973066                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   521                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            65                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             65                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                       6066                       # DTB read hits
system.cpu02.dtb.read_misses                      317                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                   6383                       # DTB read accesses
system.cpu02.dtb.write_hits                      3192                       # DTB write hits
system.cpu02.dtb.write_misses                      16                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  3208                       # DTB write accesses
system.cpu02.dtb.data_hits                       9258                       # DTB hits
system.cpu02.dtb.data_misses                      333                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                   9591                       # DTB accesses
system.cpu02.itb.fetch_hits                      5865                       # ITB hits
system.cpu02.itb.fetch_misses                      65                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                  5930                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          83896                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             5001                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        55453                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      7122                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             2443                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       18872                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  1471                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        49591                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1948                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    5865                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 296                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            76215                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.727586                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.142918                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  67033     87.95%     87.95% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    519      0.68%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    651      0.85%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    743      0.97%     90.46% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   1157      1.52%     91.98% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    306      0.40%     92.38% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    409      0.54%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    385      0.51%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   5012      6.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              76215                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.084891                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.660973                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   6827                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               12142                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    5975                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1177                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  503                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                595                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 239                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                47606                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 927                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  503                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   7511                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  6797                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         3933                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    6408                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                1472                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                45550                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 317                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  396                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  448                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                   75                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             33582                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups               65048                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          52242                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12802                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               22276                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  11306                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              103                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    4206                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               6197                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              3999                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             254                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores             94                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    40931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               102                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   38646                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             219                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         12080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         6044                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        76215                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.507066                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.549373                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             66572     87.35%     87.35% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              1816      2.38%     89.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              1363      1.79%     91.52% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              1033      1.36%     92.87% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              1318      1.73%     94.60% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5               925      1.21%     95.82% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              1841      2.42%     98.23% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7               714      0.94%     99.17% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               633      0.83%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         76215                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                   973     50.13%     50.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     50.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     50.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  79      4.07%     54.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     54.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     54.20% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                367     18.91%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     73.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  415     21.38%     94.49% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 107      5.51%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               23682     61.28%     61.29% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                183      0.47%     61.76% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     61.76% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2930      7.58%     69.34% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     69.34% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     69.34% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1927      4.99%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.33% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               6591     17.05%     91.39% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              3329      8.61%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                38646                       # Type of FU issued
system.cpu02.iq.rate                         0.460642                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      1941                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.050225                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           131924                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           39642                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        25950                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23743                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13490                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10387                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                28348                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12235                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            207                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         1726                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1183                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          752                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  503                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  1761                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1697                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             42524                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             186                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                6197                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               3999                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               80                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1679                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          103                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          394                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                497                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               37743                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                6383                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             903                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        1491                       # number of nop insts executed
system.cpu02.iew.exec_refs                       9591                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   4901                       # Number of branches executed
system.cpu02.iew.exec_stores                     3208                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.449878                       # Inst execution rate
system.cpu02.iew.wb_sent                        36872                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       36337                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   21522                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   30445                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.433120                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.706914                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         12159                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             423                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        24775                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.205691                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.507435                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        18507     74.70%     74.70% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1          918      3.71%     78.41% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1143      4.61%     83.02% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          626      2.53%     85.55% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          621      2.51%     88.05% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5          249      1.01%     89.06% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          203      0.82%     89.88% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          222      0.90%     90.77% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         2286      9.23%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        24775                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              29871                       # Number of instructions committed
system.cpu02.commit.committedOps                29871                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         7287                       # Number of memory references committed
system.cpu02.commit.loads                        4471                       # Number of loads committed
system.cpu02.commit.membars                        16                       # Number of memory barriers committed
system.cpu02.commit.branches                     3553                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   24303                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                221                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          922      3.09%      3.09% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          16734     56.02%     59.11% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           113      0.38%     59.49% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     59.49% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      9.63%     69.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     69.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     69.12% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      6.43%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          4487     15.02%     90.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         2817      9.43%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           29871                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                2286                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      63687                       # The number of ROB reads
system.cpu02.rob.rob_writes                     85894                       # The number of ROB writes
system.cpu02.timesIdled                           122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          7681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     997791                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     28953                       # Number of Instructions Simulated
system.cpu02.committedOps                       28953                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.897662                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.897662                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.345106                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.345106                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  44251                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 20249                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11132                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8141                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   112                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             298                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          35.634985                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              6175                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             406                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           15.209360                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    35.634985                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.278398                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.278398                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           32474                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          32474                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         3902                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          3902                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         2279                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2279                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           23                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           12                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data         6181                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           6181                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         6181                       # number of overall hits
system.cpu02.dcache.overall_hits::total          6181                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1261                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1261                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          515                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           10                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         1776                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         1776                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         1776                       # number of overall misses
system.cpu02.dcache.overall_misses::total         1776                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     94459068                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     94459068                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     71581360                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     71581360                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       165186                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       165186                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       134136                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       134136                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    166040428                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    166040428                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    166040428                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    166040428                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         5163                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5163                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         2794                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2794                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         7957                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         7957                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         7957                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         7957                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.244238                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.244238                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.184324                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.184324                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.223200                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.223200                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.223200                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.223200                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 74908.063442                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 74908.063442                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 138992.932039                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 138992.932039                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 41296.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 41296.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 13413.600000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 13413.600000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 93491.231982                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 93491.231982                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 93491.231982                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 93491.231982                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2238                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs              99                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    22.606061                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          185                       # number of writebacks
system.cpu02.dcache.writebacks::total             185                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          906                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          906                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          398                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          398                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1304                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1304                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1304                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1304                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          355                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          117                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          117                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           10                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          472                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          472                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     26414856                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     26414856                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     17017873                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     17017873                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       121716                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       121716                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     43432729                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     43432729                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     43432729                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     43432729                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.068758                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.068758                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.041875                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.041875                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.059319                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.059319                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.059319                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.059319                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 74408.045070                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 74408.045070                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 145451.905983                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 145451.905983                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 12171.600000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 12171.600000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 92018.493644                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 92018.493644                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 92018.493644                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 92018.493644                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              85                       # number of replacements
system.cpu02.icache.tags.tagsinuse         112.310002                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              5297                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             479                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           11.058455                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   112.310002                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.219355                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.219355                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           12207                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          12207                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         5297                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          5297                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         5297                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           5297                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         5297                       # number of overall hits
system.cpu02.icache.overall_hits::total          5297                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          567                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          567                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          567                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          567                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          567                       # number of overall misses
system.cpu02.icache.overall_misses::total          567                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     31544316                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     31544316                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     31544316                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     31544316                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     31544316                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     31544316                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         5864                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         5864                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         5864                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         5864                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         5864                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         5864                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.096692                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.096692                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.096692                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.096692                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.096692                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.096692                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 55633.714286                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 55633.714286                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 55633.714286                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 55633.714286                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 55633.714286                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 55633.714286                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu02.icache.writebacks::total              85                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           88                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           88                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           88                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          479                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          479                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          479                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          479                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          479                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          479                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     24289794                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     24289794                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     24289794                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     24289794                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     24289794                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     24289794                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.081685                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.081685                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.081685                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.081685                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.081685                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.081685                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 50709.382046                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 50709.382046                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 50709.382046                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 50709.382046                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 50709.382046                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 50709.382046                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 51262                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           37177                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1780                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              32873                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 26623                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           80.987436                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  6364                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups           163                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits               29                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses            134                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      44067                       # DTB read hits
system.cpu03.dtb.read_misses                      451                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  44518                       # DTB read accesses
system.cpu03.dtb.write_hits                     15478                       # DTB write hits
system.cpu03.dtb.write_misses                      39                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                 15517                       # DTB write accesses
system.cpu03.dtb.data_hits                      59545                       # DTB hits
system.cpu03.dtb.data_misses                      490                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  60035                       # DTB accesses
system.cpu03.itb.fetch_hits                     46856                       # ITB hits
system.cpu03.itb.fetch_misses                      73                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 46929                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                         158664                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            11908                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       293327                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     51262                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            33016                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       88128                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3931                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        47369                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2148                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   46856                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 618                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples           151629                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.934505                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.779600                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  92095     60.74%     60.74% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   3223      2.13%     62.86% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   5027      3.32%     66.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   8771      5.78%     71.96% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  15067      9.94%     81.90% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   2371      1.56%     83.46% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   8160      5.38%     88.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   2666      1.76%     90.60% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  14249      9.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total             151629                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.323085                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.848731                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  14985                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               37610                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   46903                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                3427                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1335                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               6788                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 646                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               271995                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                2794                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1335                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  17303                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                 10264                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        23533                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   47894                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                3931                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               265386                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 294                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  547                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1051                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  724                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands            174734                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              313557                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         300637                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12914                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps              142144                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  32590                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              825                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          805                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   11397                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              45892                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             17929                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            5029                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           3241                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   226334                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded              1533                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  218413                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             568                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         36854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        18302                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          282                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples       151629                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.440443                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.174673                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             92569     61.05%     61.05% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              8300      5.47%     66.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             11478      7.57%     74.09% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3             11006      7.26%     81.35% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              7638      5.04%     86.39% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              6374      4.20%     90.59% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              9948      6.56%     97.15% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              2499      1.65%     98.80% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              1817      1.20%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total        151629                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1461     24.27%     24.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     24.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     24.27% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  62      1.03%     25.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     25.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     25.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                340      5.65%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     30.95% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 2463     40.92%     71.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                1693     28.13%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              151479     69.35%     69.36% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                221      0.10%     69.46% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     69.46% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2945      1.35%     70.81% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     70.81% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     70.81% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1929      0.88%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.69% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              45740     20.94%     92.63% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite             16095      7.37%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               218413                       # Type of FU issued
system.cpu03.iq.rate                         1.376576                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      6019                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.027558                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           571269                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          251201                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       203150                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23773                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13594                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10429                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               212198                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12230                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           2560                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         6541                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         4857                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          813                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1335                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  4824                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1530                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            256858                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             277                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               45892                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts              17929                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              784                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   40                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1477                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          417                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          940                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1357                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              215957                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               44518                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2456                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       28991                       # number of nop insts executed
system.cpu03.iew.exec_refs                      60035                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  43594                       # Number of branches executed
system.cpu03.iew.exec_stores                    15517                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.361096                       # Inst execution rate
system.cpu03.iew.wb_sent                       214735                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      213579                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  120035                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  148977                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.346109                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.805728                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         38946                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls          1251                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            1150                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        98651                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.192720                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.934618                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        49516     50.19%     50.19% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        12020     12.18%     62.38% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         5964      6.05%     68.42% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         3100      3.14%     71.57% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         3914      3.97%     75.53% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         5942      6.02%     81.56% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         1179      1.20%     82.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         5502      5.58%     88.33% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        11514     11.67%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        98651                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             216314                       # Number of instructions committed
system.cpu03.commit.committedOps               216314                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        52423                       # Number of memory references committed
system.cpu03.commit.loads                       39351                       # Number of loads committed
system.cpu03.commit.membars                       609                       # Number of memory barriers committed
system.cpu03.commit.branches                    39410                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  185372                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               4704                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        25305     11.70%     11.70% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         133003     61.49%     73.18% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           153      0.07%     73.26% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     73.26% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      1.33%     74.59% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      0.89%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         39960     18.47%     93.95% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite        13095      6.05%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          216314                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               11514                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     340876                       # The number of ROB reads
system.cpu03.rob.rob_writes                    516132                       # The number of ROB writes
system.cpu03.timesIdled                           120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          7035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     923023                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    191013                       # Number of Instructions Simulated
system.cpu03.committedOps                      191013                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.830645                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.830645                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.203884                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.203884                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 275153                       # number of integer regfile reads
system.cpu03.int_regfile_writes                152474                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11158                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8190                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                  1455                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  698                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements            1020                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          34.830537                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             50448                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            1144                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           44.097902                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1251517446                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    34.830537                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.272114                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.272114                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          217137                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         217137                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        37840                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         37840                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data        11526                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        11526                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data          276                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          276                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data          222                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          222                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        49366                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          49366                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        49366                       # number of overall hits
system.cpu03.dcache.overall_hits::total         49366                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2593                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2593                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         1218                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1218                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           89                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           89                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data          102                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         3811                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3811                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         3811                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3811                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    110929230                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    110929230                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data    109952937                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total    109952937                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       885546                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       885546                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data      1197288                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total      1197288                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        33534                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        33534                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    220882167                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    220882167                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    220882167                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    220882167                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        40433                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        40433                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data        12744                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        12744                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data          324                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          324                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        53177                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        53177                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        53177                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        53177                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.064131                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.064131                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.095574                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.095574                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.243836                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.243836                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.314815                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.314815                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.071666                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.071666                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.071666                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.071666                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 42780.266101                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 42780.266101                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 90273.347291                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 90273.347291                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  9949.955056                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  9949.955056                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 11738.117647                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 11738.117647                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 57959.109682                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 57959.109682                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 57959.109682                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 57959.109682                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2599                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             114                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    22.798246                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          259                       # number of writebacks
system.cpu03.dcache.writebacks::total             259                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1204                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1204                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          734                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          734                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data           11                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1938                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1938                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1938                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1938                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1389                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1389                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          484                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          484                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           78                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           78                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data          101                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total          101                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1873                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1873                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1873                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1873                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     36448974                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     36448974                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     28670313                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     28670313                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       573804                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       573804                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data      1073088                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total      1073088                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        32292                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        32292                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     65119287                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     65119287                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     65119287                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     65119287                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.034353                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.034353                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.037979                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.037979                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.213699                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.213699                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.311728                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.311728                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.035222                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.035222                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.035222                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.035222                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 26241.161987                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 26241.161987                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 59236.183884                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 59236.183884                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  7356.461538                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7356.461538                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 10624.633663                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 10624.633663                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 34767.371596                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 34767.371596                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 34767.371596                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 34767.371596                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             786                       # number of replacements
system.cpu03.icache.tags.tagsinuse         118.004000                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             45405                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1257                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           36.121718                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   118.004000                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.230477                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.230477                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           94965                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          94965                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        45405                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         45405                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        45405                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          45405                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        45405                       # number of overall hits
system.cpu03.icache.overall_hits::total         45405                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1449                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1449                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1449                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1449                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1449                       # number of overall misses
system.cpu03.icache.overall_misses::total         1449                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     38682089                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     38682089                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     38682089                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     38682089                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     38682089                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     38682089                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        46854                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        46854                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        46854                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        46854                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        46854                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        46854                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.030926                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.030926                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.030926                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.030926                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.030926                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.030926                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 26695.713596                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 26695.713596                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 26695.713596                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 26695.713596                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 26695.713596                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 26695.713596                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          786                       # number of writebacks
system.cpu03.icache.writebacks::total             786                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          192                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          192                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          192                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         1257                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         1257                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         1257                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         1257                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         1257                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         1257                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     31574123                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     31574123                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     31574123                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     31574123                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     31574123                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     31574123                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.026828                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.026828                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.026828                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.026828                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.026828                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.026828                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 25118.634049                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 25118.634049                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 25118.634049                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 25118.634049                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 25118.634049                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 25118.634049                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  7073                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5618                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             625                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               5714                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  1897                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           33.199160                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   561                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            70                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             70                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                       5951                       # DTB read hits
system.cpu04.dtb.read_misses                      289                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                   6240                       # DTB read accesses
system.cpu04.dtb.write_hits                      3168                       # DTB write hits
system.cpu04.dtb.write_misses                      25                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3193                       # DTB write accesses
system.cpu04.dtb.data_hits                       9119                       # DTB hits
system.cpu04.dtb.data_misses                      314                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                   9433                       # DTB accesses
system.cpu04.itb.fetch_hits                      5853                       # ITB hits
system.cpu04.itb.fetch_misses                      70                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                  5923                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          81738                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             4360                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        54650                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      7073                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             2458                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       18936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1407                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        49264                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2036                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                    5853                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 254                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            75331                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.725465                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.137567                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  66254     87.95%     87.95% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    527      0.70%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    626      0.83%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    742      0.98%     90.47% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1156      1.53%     92.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    319      0.42%     92.42% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    433      0.57%     93.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    364      0.48%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   4910      6.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              75331                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.086533                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.668600                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   6439                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               12089                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    5932                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1119                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  488                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                587                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 221                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                46761                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 933                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  488                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   7092                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  5541                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         4326                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    6329                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2291                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                44870                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 258                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  898                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1358                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   77                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             33229                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups               64136                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          51532                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12600                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               22074                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11155                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               96                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4108                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6067                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              3886                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             261                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            124                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    40359                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   38093                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             259                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         11787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         5887                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        75331                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.505675                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.553875                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             65986     87.59%     87.59% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1646      2.19%     89.78% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1262      1.68%     91.46% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              1059      1.41%     92.86% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1345      1.79%     94.65% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               867      1.15%     95.80% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              1780      2.36%     98.16% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               737      0.98%     99.14% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               649      0.86%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         75331                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   970     50.29%     50.29% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     50.29% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     50.29% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  92      4.77%     55.05% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     55.05% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     55.05% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                347     17.99%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     73.04% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  414     21.46%     94.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 106      5.50%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               23300     61.17%     61.18% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                195      0.51%     61.69% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     61.69% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2904      7.62%     69.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     69.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     69.31% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1927      5.06%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.37% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6475     17.00%     91.37% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3288      8.63%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                38093                       # Type of FU issued
system.cpu04.iq.rate                         0.466038                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      1929                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.050639                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           130173                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           39088                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        25555                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23532                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13176                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10360                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                27902                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12116                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            202                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1656                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1097                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          779                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  488                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1742                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 843                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             41919                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             188                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6067                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               3886                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 825                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          121                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          371                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                492                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               37278                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6240                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             815                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        1462                       # number of nop insts executed
system.cpu04.iew.exec_refs                       9433                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   4831                       # Number of branches executed
system.cpu04.iew.exec_stores                     3193                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.456067                       # Inst execution rate
system.cpu04.iew.wb_sent                        36412                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       35915                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   21399                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   30298                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.439392                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.706284                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         11898                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             410                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        24257                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.218123                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.517329                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        18085     74.56%     74.56% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1          856      3.53%     78.08% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1151      4.75%     82.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          623      2.57%     85.40% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          604      2.49%     87.89% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          250      1.03%     88.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          212      0.87%     89.79% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          225      0.93%     90.72% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2251      9.28%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        24257                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              29548                       # Number of instructions committed
system.cpu04.commit.committedOps                29548                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7200                       # Number of memory references committed
system.cpu04.commit.loads                        4411                       # Number of loads committed
system.cpu04.commit.membars                        17                       # Number of memory barriers committed
system.cpu04.commit.branches                     3493                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   24026                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                214                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          882      2.98%      2.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          16538     55.97%     58.95% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.38%     59.34% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     59.34% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      9.74%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      6.50%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4428     14.99%     90.56% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2789      9.44%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           29548                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2251                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      62646                       # The number of ROB reads
system.cpu04.rob.rob_writes                     84690                       # The number of ROB writes
system.cpu04.timesIdled                           108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          6407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     999949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     28670                       # Number of Instructions Simulated
system.cpu04.committedOps                       28670                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.850994                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.850994                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.350755                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.350755                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  43750                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 19929                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11102                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8119                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   110                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             298                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          31.135051                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6160                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             404                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           15.247525                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    31.135051                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.243243                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.243243                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           31809                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          31809                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3875                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3875                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2298                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2298                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           23                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           12                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6173                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6173                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6173                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6173                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1151                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1151                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          469                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          469                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            4                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           10                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1620                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1620                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1620                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1620                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    117883188                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    117883188                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     65004978                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     65004978                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       275724                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       275724                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       344034                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       344034                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    182888166                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    182888166                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    182888166                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    182888166                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5026                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5026                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2767                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2767                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         7793                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7793                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         7793                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7793                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.229009                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.229009                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.169498                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.169498                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.207879                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.207879                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.207879                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.207879                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 102418.060817                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 102418.060817                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 138603.364606                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 138603.364606                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data        68931                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total        68931                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 34403.400000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 34403.400000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 112893.929630                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 112893.929630                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 112893.929630                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 112893.929630                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2074                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs              93                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    22.301075                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          153                       # number of writebacks
system.cpu04.dcache.writebacks::total             153                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          805                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          805                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          357                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          357                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            2                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1162                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1162                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1162                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1162                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          346                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          112                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          112                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           10                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          458                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          458                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     28459188                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     28459188                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     16534734                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     16534734                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       331614                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       331614                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     44993922                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     44993922                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     44993922                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     44993922                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.068842                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.068842                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.040477                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.040477                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.058771                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.058771                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.058771                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.058771                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 82251.988439                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 82251.988439                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 147631.553571                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 147631.553571                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 33161.400000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 33161.400000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 98240.004367                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 98240.004367                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 98240.004367                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 98240.004367                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              54                       # number of replacements
system.cpu04.icache.tags.tagsinuse          99.703564                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              5349                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             434                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           12.324885                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    99.703564                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.194734                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.194734                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           12140                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          12140                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         5349                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          5349                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         5349                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           5349                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         5349                       # number of overall hits
system.cpu04.icache.overall_hits::total          5349                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          504                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          504                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          504                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          504                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          504                       # number of overall misses
system.cpu04.icache.overall_misses::total          504                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     23729652                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     23729652                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     23729652                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     23729652                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     23729652                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     23729652                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         5853                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         5853                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         5853                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         5853                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         5853                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         5853                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.086110                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.086110                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.086110                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.086110                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.086110                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.086110                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 47082.642857                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 47082.642857                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 47082.642857                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 47082.642857                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 47082.642857                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 47082.642857                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu04.icache.writebacks::total              54                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           70                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           70                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           70                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          434                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          434                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          434                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     18833688                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     18833688                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     18833688                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     18833688                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     18833688                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     18833688                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.074150                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.074150                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.074150                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.074150                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.074150                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.074150                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 43395.594470                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 43395.594470                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 43395.594470                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 43395.594470                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 43395.594470                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 43395.594470                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  9775                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            7643                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             692                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               8076                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  3205                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           39.685488                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   880                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            82                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             81                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       6531                       # DTB read hits
system.cpu05.dtb.read_misses                      323                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6854                       # DTB read accesses
system.cpu05.dtb.write_hits                      3373                       # DTB write hits
system.cpu05.dtb.write_misses                      27                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3400                       # DTB write accesses
system.cpu05.dtb.data_hits                       9904                       # DTB hits
system.cpu05.dtb.data_misses                      350                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  10254                       # DTB accesses
system.cpu05.itb.fetch_hits                      7317                       # ITB hits
system.cpu05.itb.fetch_misses                      63                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  7380                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          85697                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             5370                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        66414                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      9775                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             4086                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       22504                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1555                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        48029                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1836                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                    7317                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 299                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            78551                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.845489                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.254602                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  67004     85.30%     85.30% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    860      1.09%     86.39% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    946      1.20%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    866      1.10%     88.70% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1747      2.22%     90.93% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    345      0.44%     91.36% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    504      0.64%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    905      1.15%     93.16% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5374      6.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              78551                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.114065                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.774986                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   7295                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               13420                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    8046                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1230                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  531                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                910                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 253                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                57784                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1019                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  531                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   8021                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  6765                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         4475                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    8486                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2244                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                55698                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 288                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  840                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1037                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  213                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             40409                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               78011                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          65257                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12749                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               28503                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  11906                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              132                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          113                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4483                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6699                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              4124                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             316                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            159                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    49929                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               148                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   47476                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             268                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         12855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6237                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        78551                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.604397                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.656996                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             66740     84.96%     84.96% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1882      2.40%     87.36% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1932      2.46%     89.82% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1137      1.45%     91.27% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1632      2.08%     93.34% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1671      2.13%     95.47% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              2143      2.73%     98.20% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               734      0.93%     99.13% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               680      0.87%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         78551                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1040     50.96%     50.96% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     50.96% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     50.96% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  80      3.92%     54.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     54.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     54.88% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                350     17.15%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     72.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  441     21.61%     93.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 130      6.37%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               31801     66.98%     66.99% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                184      0.39%     67.38% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     67.38% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2940      6.19%     73.57% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     73.57% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     73.57% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1928      4.06%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.63% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               7102     14.96%     92.59% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3517      7.41%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                47476                       # Type of FU issued
system.cpu05.iq.rate                         0.553998                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      2041                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.042990                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           151963                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           49548                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        34814                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23849                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13406                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10413                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                37230                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12283                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            214                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1804                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1155                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          779                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  531                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1988                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1150                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             52731                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             165                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6699                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               4124                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              110                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1126                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          132                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          409                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                541                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               46619                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6854                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             857                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        2654                       # number of nop insts executed
system.cpu05.iew.exec_refs                      10254                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   7218                       # Number of branches executed
system.cpu05.iew.exec_stores                     3400                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.543998                       # Inst execution rate
system.cpu05.iew.wb_sent                        45768                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       45227                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   26932                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   37513                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.527755                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.717938                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         13082                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           100                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             446                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        28542                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.373975                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.584585                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        20189     70.73%     70.73% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         1000      3.50%     74.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1750      6.13%     80.37% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          663      2.32%     82.69% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         1145      4.01%     86.70% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          274      0.96%     87.66% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          461      1.62%     89.28% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          469      1.64%     90.92% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2591      9.08%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        28542                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              39216                       # Number of instructions committed
system.cpu05.commit.committedOps                39216                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7864                       # Number of memory references committed
system.cpu05.commit.loads                        4895                       # Number of loads committed
system.cpu05.commit.membars                        25                       # Number of memory barriers committed
system.cpu05.commit.branches                     5735                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   32559                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                507                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass         1998      5.09%      5.09% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          24418     62.27%     67.36% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.29%     67.65% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     67.65% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      7.34%     74.99% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     74.99% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     74.99% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      4.90%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4920     12.55%     92.43% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2969      7.57%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           39216                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2591                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      77391                       # The number of ROB reads
system.cpu05.rob.rob_writes                    106564                       # The number of ROB writes
system.cpu05.timesIdled                           123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          7146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     995990                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     37222                       # Number of Instructions Simulated
system.cpu05.committedOps                       37222                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.302321                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.302321                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.434344                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.434344                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  57239                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 26908                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11146                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8170                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   141                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   85                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             325                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          30.175771                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6731                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             435                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           15.473563                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    30.175771                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.235748                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.235748                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           34852                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          34852                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4304                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4304                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2395                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2395                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           47                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           47                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           22                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6699                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6699                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6699                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6699                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1269                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          537                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          537                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            6                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           13                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1806                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1806                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1806                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1806                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    110059830                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    110059830                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     75139686                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     75139686                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       175122                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       175122                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       103086                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       103086                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       105570                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       105570                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    185199516                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    185199516                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    185199516                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    185199516                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5573                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5573                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2932                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2932                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           35                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           35                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         8505                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         8505                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         8505                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         8505                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.227705                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.227705                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.183151                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.183151                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.113208                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.113208                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.371429                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.371429                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.212346                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.212346                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.212346                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.212346                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 86729.574468                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 86729.574468                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 139924.927374                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 139924.927374                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        29187                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        29187                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  7929.692308                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  7929.692308                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 102546.797342                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 102546.797342                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 102546.797342                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 102546.797342                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2444                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              99                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    24.686869                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          154                       # number of writebacks
system.cpu05.dcache.writebacks::total             154                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          904                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          904                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          407                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          407                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            3                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1311                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1311                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1311                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1311                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          365                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          365                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          130                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           13                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          495                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          495                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     28978344                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     28978344                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     18843607                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     18843607                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        32292                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        32292                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        91908                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        91908                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       100602                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       100602                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     47821951                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     47821951                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     47821951                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     47821951                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.065494                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.065494                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.044338                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.044338                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.056604                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.056604                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.371429                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.371429                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.058201                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.058201                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.058201                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.058201                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 79392.723288                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 79392.723288                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 144950.823077                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 144950.823077                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data        10764                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10764                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  7069.846154                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  7069.846154                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 96610.002020                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 96610.002020                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 96610.002020                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 96610.002020                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             103                       # number of replacements
system.cpu05.icache.tags.tagsinuse          99.382340                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              6728                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             505                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           13.322772                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    99.382340                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.194106                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.194106                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           15139                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          15139                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         6728                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          6728                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         6728                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           6728                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         6728                       # number of overall hits
system.cpu05.icache.overall_hits::total          6728                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          589                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          589                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          589                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          589                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          589                       # number of overall misses
system.cpu05.icache.overall_misses::total          589                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     28696410                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     28696410                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     28696410                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     28696410                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     28696410                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     28696410                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         7317                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         7317                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         7317                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         7317                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         7317                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         7317                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.080497                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.080497                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.080497                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.080497                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.080497                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.080497                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 48720.560272                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 48720.560272                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 48720.560272                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 48720.560272                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 48720.560272                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 48720.560272                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          103                       # number of writebacks
system.cpu05.icache.writebacks::total             103                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           84                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           84                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           84                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          505                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          505                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          505                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          505                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          505                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          505                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     22252914                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     22252914                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     22252914                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     22252914                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     22252914                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     22252914                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.069017                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.069017                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.069017                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.069017                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.069017                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.069017                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 44065.176238                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 44065.176238                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 44065.176238                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 44065.176238                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 44065.176238                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 44065.176238                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 47180                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           34570                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1764                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              31303                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 24258                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           77.494170                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  5659                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           145                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits               22                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            123                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      39980                       # DTB read hits
system.cpu06.dtb.read_misses                      420                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  40400                       # DTB read accesses
system.cpu06.dtb.write_hits                     13779                       # DTB write hits
system.cpu06.dtb.write_misses                      44                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                 13823                       # DTB write accesses
system.cpu06.dtb.data_hits                      53759                       # DTB hits
system.cpu06.dtb.data_misses                      464                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  54223                       # DTB accesses
system.cpu06.itb.fetch_hits                     42633                       # ITB hits
system.cpu06.itb.fetch_misses                      77                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 42710                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         152815                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            11576                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       270352                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     47180                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            29939                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       82101                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3851                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                252                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        48480                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2132                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   42633                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 635                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           146523                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.845116                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.759984                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  92122     62.87%     62.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   2789      1.90%     64.78% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   4783      3.26%     68.04% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   7803      5.33%     73.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  13574      9.26%     82.63% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1983      1.35%     83.98% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   7333      5.00%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   2709      1.85%     90.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  13427      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             146523                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.308739                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.769146                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  14623                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               36330                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   42513                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                3257                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1320                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               6066                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 620                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               249539                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                2719                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1320                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  16787                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  8763                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        23399                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   43484                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                4290                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               243324                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 292                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  509                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1799                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  404                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            160176                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              288466                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         275631                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12828                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps              129103                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  31073                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              820                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          795                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   11035                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              41669                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             16180                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            5044                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           3641                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   207190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              1521                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  199657                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             535                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         35085                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        17503                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          298                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       146523                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.362632                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.135795                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             92539     63.16%     63.16% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              7649      5.22%     68.38% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2             10308      7.04%     75.41% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              9764      6.66%     82.08% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              7340      5.01%     87.09% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              6088      4.15%     91.24% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              9150      6.24%     97.49% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              2080      1.42%     98.90% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              1605      1.10%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        146523                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1389     24.01%     24.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     24.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     24.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  79      1.37%     25.38% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     25.38% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     25.38% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                322      5.57%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     30.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 2435     42.09%     73.03% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                1560     26.97%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              138733     69.49%     69.49% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                191      0.10%     69.58% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     69.58% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2931      1.47%     71.05% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     71.05% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     71.05% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1934      0.97%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.02% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              41527     20.80%     92.82% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             14337      7.18%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               199657                       # Type of FU issued
system.cpu06.iq.rate                         1.306528                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      5785                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.028975                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           528168                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          230299                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       184529                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23989                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13562                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10414                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               193096                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12342                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           1868                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         6283                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         4364                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          887                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1320                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  4565                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 829                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            235208                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             332                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               41669                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              16180                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              759                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   39                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 783                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          435                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          945                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1380                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              197302                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               40400                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            2355                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       26497                       # number of nop insts executed
system.cpu06.iew.exec_refs                      54223                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  39685                       # Number of branches executed
system.cpu06.iew.exec_stores                    13823                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.291117                       # Inst execution rate
system.cpu06.iew.wb_sent                       196011                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      194943                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                  108805                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  134836                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.275680                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.806943                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         37004                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls          1223                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            1159                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        92632                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.120822                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.901729                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        47657     51.45%     51.45% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        11150     12.04%     63.48% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         5429      5.86%     69.35% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         2917      3.15%     72.49% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         3738      4.04%     76.53% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         5291      5.71%     82.24% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         1126      1.22%     83.46% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         5058      5.46%     88.92% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        10266     11.08%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        92632                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             196456                       # Number of instructions committed
system.cpu06.commit.committedOps               196456                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        47202                       # Number of memory references committed
system.cpu06.commit.loads                       35386                       # Number of loads committed
system.cpu06.commit.membars                       600                       # Number of memory barriers committed
system.cpu06.commit.branches                    35618                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  167982                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               4060                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        22834     11.62%     11.62% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         120884     61.53%     73.16% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.06%     73.21% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     73.21% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      1.46%     74.68% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     74.68% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     74.68% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      0.98%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.66% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         35986     18.32%     93.97% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite        11839      6.03%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          196456                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               10266                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     314474                       # The number of ROB reads
system.cpu06.rob.rob_writes                    472330                       # The number of ROB writes
system.cpu06.timesIdled                           136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     928872                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    173626                       # Number of Instructions Simulated
system.cpu06.committedOps                      173626                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.880139                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.880139                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.136184                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.136184                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 251488                       # number of integer regfile reads
system.cpu06.int_regfile_writes                138638                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11144                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8175                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                  1468                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  604                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             861                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          29.679499                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             44933                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             980                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           45.850000                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    29.679499                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.231871                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.231871                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          198120                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         198120                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        34374                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         34374                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        10413                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        10413                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          243                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          243                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          187                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          187                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        44787                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          44787                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        44787                       # number of overall hits
system.cpu06.dcache.overall_hits::total         44787                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2625                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2625                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         1118                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1118                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           77                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           77                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           96                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           96                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3743                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3743                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3743                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3743                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    122127102                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    122127102                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     86768536                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     86768536                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data      1038312                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total      1038312                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data      1112832                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total      1112832                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        63342                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        63342                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    208895638                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    208895638                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    208895638                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    208895638                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        36999                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        36999                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data        11531                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        11531                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          283                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          283                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        48530                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        48530                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        48530                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        48530                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.070948                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.070948                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.096956                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.096956                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.240625                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.240625                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.339223                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.339223                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.077128                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.077128                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.077128                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.077128                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 46524.610286                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 46524.610286                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 77610.497317                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 77610.497317                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 13484.571429                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 13484.571429                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        11592                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        11592                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 55809.681539                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 55809.681539                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 55809.681539                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 55809.681539                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3128                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             107                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    29.233645                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          232                       # number of writebacks
system.cpu06.dcache.writebacks::total             232                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1284                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1284                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          626                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          626                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data           11                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1910                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1910                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1910                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1910                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1341                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1341                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          492                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          492                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           66                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           95                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           95                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1833                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1833                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1833                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1833                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     38280924                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     38280924                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     25971444                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     25971444                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       734022                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       734022                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       997326                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       997326                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        60858                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        60858                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     64252368                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     64252368                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     64252368                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     64252368                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.036244                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.036244                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.042668                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.042668                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.206250                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.206250                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.335689                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.335689                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.037770                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.037770                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.037770                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.037770                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 28546.550336                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 28546.550336                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 52787.487805                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 52787.487805                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 11121.545455                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11121.545455                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 10498.168421                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 10498.168421                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 35053.119476                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 35053.119476                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 35053.119476                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 35053.119476                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             753                       # number of replacements
system.cpu06.icache.tags.tagsinuse         104.116173                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             41195                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1241                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           33.195004                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   104.116173                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.203352                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.203352                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           86499                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          86499                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        41195                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         41195                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        41195                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          41195                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        41195                       # number of overall hits
system.cpu06.icache.overall_hits::total         41195                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1434                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1434                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1434                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1434                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1434                       # number of overall misses
system.cpu06.icache.overall_misses::total         1434                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     36651418                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     36651418                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     36651418                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     36651418                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     36651418                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     36651418                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        42629                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        42629                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        42629                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        42629                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        42629                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        42629                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.033639                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.033639                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.033639                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.033639                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.033639                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.033639                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 25558.868898                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 25558.868898                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 25558.868898                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 25558.868898                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 25558.868898                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 25558.868898                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          753                       # number of writebacks
system.cpu06.icache.writebacks::total             753                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          193                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          193                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          193                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         1241                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         1241                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         1241                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         1241                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         1241                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         1241                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     29552146                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     29552146                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     29552146                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     29552146                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     29552146                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     29552146                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.029112                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.029112                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.029112                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.029112                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.029112                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.029112                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 23813.171636                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 23813.171636                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 23813.171636                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 23813.171636                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 23813.171636                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 23813.171636                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 30470                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           23615                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1328                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              21230                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 15363                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           72.364578                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  2944                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           137                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            131                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      25120                       # DTB read hits
system.cpu07.dtb.read_misses                      402                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  25522                       # DTB read accesses
system.cpu07.dtb.write_hits                      8049                       # DTB write hits
system.cpu07.dtb.write_misses                      36                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  8085                       # DTB write accesses
system.cpu07.dtb.data_hits                      33169                       # DTB hits
system.cpu07.dtb.data_misses                      438                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  33607                       # DTB accesses
system.cpu07.itb.fetch_hits                     28087                       # ITB hits
system.cpu07.itb.fetch_misses                      78                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 28165                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          73208                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             9806                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       175699                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     30470                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            18313                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       50824                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  2935                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                371                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2143                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   28087                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 543                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            64685                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.716225                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.997817                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  29797     46.06%     46.06% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   1685      2.60%     48.67% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   2610      4.03%     52.70% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   5551      8.58%     61.29% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   8305     12.84%     74.13% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1085      1.68%     75.80% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   5265      8.14%     83.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1190      1.84%     85.78% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   9197     14.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              64685                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.416211                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.399997                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  12455                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               21460                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   27683                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2087                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  990                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               3219                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 489                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               161063                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2041                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  990                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  13832                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  6923                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        11292                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   28300                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3338                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               156739                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 284                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  433                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1640                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  421                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            104220                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              188324                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         175584                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12733                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               81740                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  22480                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              425                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          398                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    6929                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              26222                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              9769                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            2262                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           1818                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   134562                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               727                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  129089                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             397                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         25483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        12625                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          186                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        64685                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.995656                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.356125                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             30194     46.68%     46.68% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              4447      6.87%     53.55% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              7155     11.06%     64.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              6535     10.10%     74.72% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              3922      6.06%     80.78% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              3262      5.04%     85.82% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              6550     10.13%     95.95% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1531      2.37%     98.32% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1089      1.68%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         64685                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1130     32.03%     32.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     32.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     32.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  74      2.10%     34.13% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     34.13% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     34.13% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                318      9.01%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     43.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1276     36.17%     79.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 730     20.69%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               89412     69.26%     69.27% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                176      0.14%     69.40% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     69.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2925      2.27%     71.67% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     71.67% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     71.67% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1935      1.50%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.17% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              26198     20.29%     93.46% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              8439      6.54%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               129089                       # Type of FU issued
system.cpu07.iq.rate                         1.763318                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3528                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.027330                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           302957                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          147391                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       115001                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23831                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13422                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10412                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               120364                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12249                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            936                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         4620                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         2994                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          805                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  990                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  3277                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 981                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            151307                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             263                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               26222                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               9769                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              374                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 943                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          289                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          714                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1003                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              127385                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               25522                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1704                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       16018                       # number of nop insts executed
system.cpu07.iew.exec_refs                      33607                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  25396                       # Number of branches executed
system.cpu07.iew.exec_stores                     8085                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.740042                       # Inst execution rate
system.cpu07.iew.wb_sent                       126232                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      125413                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   72026                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   88727                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.713105                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.811771                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         26085                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           541                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             851                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        60811                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.029287                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.872866                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        32743     53.84%     53.84% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         7118     11.71%     65.55% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         3124      5.14%     70.69% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1690      2.78%     73.47% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         1746      2.87%     76.34% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         4097      6.74%     83.07% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          530      0.87%     83.95% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         3786      6.23%     90.17% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         5977      9.83%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        60811                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             123403                       # Number of instructions committed
system.cpu07.commit.committedOps               123403                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        28377                       # Number of memory references committed
system.cpu07.commit.loads                       21602                       # Number of loads committed
system.cpu07.commit.membars                       256                       # Number of memory barriers committed
system.cpu07.commit.branches                    22423                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  104740                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               1899                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        13601     11.02%     11.02% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          76244     61.78%     72.81% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.09%     72.90% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     72.90% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      2.33%     75.23% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.23% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.23% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.56%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.79% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         21858     17.71%     94.50% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         6787      5.50%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          123403                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                5977                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     202983                       # The number of ROB reads
system.cpu07.rob.rob_writes                    302837                       # The number of ROB writes
system.cpu07.timesIdled                           158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          8523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     960161                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    109806                       # Number of Instructions Simulated
system.cpu07.committedOps                      109806                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.666703                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.666703                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.499918                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.499918                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 158768                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 86343                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11136                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8169                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   716                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  290                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             616                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          27.726417                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             26933                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             730                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           36.894521                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    27.726417                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.216613                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.216613                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          121953                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         121953                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        21347                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         21347                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         5861                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         5861                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          115                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          115                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           88                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           88                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        27208                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          27208                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        27208                       # number of overall hits
system.cpu07.dcache.overall_hits::total         27208                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1956                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1956                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          779                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          779                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           37                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           47                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2735                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2735                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2735                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2735                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    111091932                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    111091932                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     80085343                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     80085343                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       421038                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       421038                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       504252                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       504252                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    191177275                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    191177275                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    191177275                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    191177275                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        23303                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        23303                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         6640                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         6640                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          135                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          135                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        29943                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        29943                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        29943                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        29943                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.083938                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.083938                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.117319                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.117319                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.243421                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.243421                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.348148                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.348148                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.091340                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.091340                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.091340                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.091340                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 56795.466258                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 56795.466258                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 102805.318357                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 102805.318357                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 11379.405405                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 11379.405405                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 10728.765957                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 10728.765957                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 69900.283364                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 69900.283364                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 69900.283364                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 69900.283364                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2996                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets           99                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             113                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    26.513274                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets           99                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          258                       # number of writebacks
system.cpu07.dcache.writebacks::total             258                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1108                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1108                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          517                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          517                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            3                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1625                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1625                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1625                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1625                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          848                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          848                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          262                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           34                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           47                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1110                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1110                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1110                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1110                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     33175062                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     33175062                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     20278122                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     20278122                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       255852                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       255852                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       445878                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       445878                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     53453184                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     53453184                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     53453184                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     53453184                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.036390                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.036390                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.039458                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.039458                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.223684                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.223684                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.348148                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.348148                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.037070                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.037070                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.037070                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.037070                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 39121.535377                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 39121.535377                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 77397.412214                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 77397.412214                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  7525.058824                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7525.058824                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  9486.765957                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  9486.765957                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 48156.021622                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 48156.021622                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 48156.021622                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 48156.021622                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             540                       # number of replacements
system.cpu07.icache.tags.tagsinuse         100.103037                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             26911                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1016                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           26.487205                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   100.103037                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.195514                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.195514                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           57180                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          57180                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        26911                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         26911                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        26911                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          26911                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        26911                       # number of overall hits
system.cpu07.icache.overall_hits::total         26911                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1171                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1171                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1171                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1171                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1171                       # number of overall misses
system.cpu07.icache.overall_misses::total         1171                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     40197327                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     40197327                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     40197327                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     40197327                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     40197327                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     40197327                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        28082                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        28082                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        28082                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        28082                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        28082                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        28082                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.041699                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.041699                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.041699                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.041699                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.041699                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.041699                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 34327.350128                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 34327.350128                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 34327.350128                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 34327.350128                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 34327.350128                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 34327.350128                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          540                       # number of writebacks
system.cpu07.icache.writebacks::total             540                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          155                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          155                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          155                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1016                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1016                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1016                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1016                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1016                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1016                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     31344351                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     31344351                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     31344351                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     31344351                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     31344351                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     31344351                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.036180                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.036180                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.036180                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.036180                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.036180                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.036180                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 30850.739173                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 30850.739173                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 30850.739173                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 30850.739173                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 30850.739173                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 30850.739173                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 22223                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           18113                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             805                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              16969                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 10827                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           63.804585                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  1808                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            95                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      18229                       # DTB read hits
system.cpu08.dtb.read_misses                      367                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  18596                       # DTB read accesses
system.cpu08.dtb.write_hits                      6616                       # DTB write hits
system.cpu08.dtb.write_misses                      33                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  6649                       # DTB write accesses
system.cpu08.dtb.data_hits                      24845                       # DTB hits
system.cpu08.dtb.data_misses                      400                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  25245                       # DTB accesses
system.cpu08.itb.fetch_hits                     18134                       # ITB hits
system.cpu08.itb.fetch_misses                      72                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 18206                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         111746                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             6033                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       134097                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     22223                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            12636                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       47725                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  1791                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        48634                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2137                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   18134                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 355                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           105502                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.271038                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.516472                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  79764     75.60%     75.60% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1248      1.18%     76.79% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   2192      2.08%     78.86% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   3696      3.50%     82.37% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   5707      5.41%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    525      0.50%     88.28% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   2342      2.22%     90.49% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   2352      2.23%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   7676      7.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             105502                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.198871                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.200016                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   8504                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               26588                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   19245                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1920                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  611                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1890                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 294                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               124578                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1191                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  611                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   9614                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  6849                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        17188                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   19992                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2614                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               122146                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 333                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  352                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  926                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                   83                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             83206                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              156453                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         143629                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12818                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               69879                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  13327                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              481                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          455                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    7317                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              18470                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              7517                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            2360                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2605                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   107056                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               829                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  104904                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             287                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         14442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         7106                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       105502                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.994332                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.945711                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             78430     74.34%     74.34% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              3501      3.32%     77.66% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              4249      4.03%     81.69% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              4589      4.35%     86.04% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              3851      3.65%     89.69% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              3725      3.53%     93.22% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              5666      5.37%     98.59% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7               815      0.77%     99.36% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               676      0.64%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        105502                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1029     25.18%     25.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     25.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     25.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  71      1.74%     26.92% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     26.92% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     26.92% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                329      8.05%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     34.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1824     44.64%     79.61% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 833     20.39%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               73860     70.41%     70.41% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                186      0.18%     70.59% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     70.59% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2936      2.80%     73.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     73.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     73.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1929      1.84%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.23% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              19209     18.31%     93.54% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              6780      6.46%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               104904                       # Type of FU issued
system.cpu08.iq.rate                         0.938772                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      4086                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.038950                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           295746                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          108689                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        91894                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23937                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13662                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10413                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                96674                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12312                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            225                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2111                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         1391                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          817                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  611                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2022                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1149                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            118777                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             157                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               18470                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               7517                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              449                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1125                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          479                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                620                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              103887                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               18596                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1017                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       10892                       # number of nop insts executed
system.cpu08.iew.exec_refs                      25245                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  19276                       # Number of branches executed
system.cpu08.iew.exec_stores                     6649                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.929671                       # Inst execution rate
system.cpu08.iew.wb_sent                       102916                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      102307                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   57232                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   72383                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.915532                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.790683                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         14617                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           776                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             521                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        54632                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.896105                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.734512                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        30291     55.45%     55.45% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         5544     10.15%     65.59% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3117      5.71%     71.30% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1488      2.72%     74.02% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         3424      6.27%     80.29% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         2550      4.67%     84.96% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          845      1.55%     86.50% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         3154      5.77%     92.28% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         4219      7.72%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        54632                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             103588                       # Number of instructions committed
system.cpu08.commit.committedOps               103588                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        22485                       # Number of memory references committed
system.cpu08.commit.loads                       16359                       # Number of loads committed
system.cpu08.commit.membars                       364                       # Number of memory barriers committed
system.cpu08.commit.branches                    17636                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   88088                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1398                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        10149      9.80%      9.80% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          65678     63.40%     73.20% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           113      0.11%     73.31% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     73.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      2.78%     76.09% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     76.09% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     76.09% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.85%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.94% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         16723     16.14%     94.09% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         6127      5.91%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          103588                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                4219                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     167695                       # The number of ROB reads
system.cpu08.rob.rob_writes                    238636                       # The number of ROB writes
system.cpu08.timesIdled                           124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          6244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     969941                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     93443                       # Number of Instructions Simulated
system.cpu08.committedOps                       93443                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.195873                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.195873                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.836209                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.836209                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 136053                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 69619                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11141                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8167                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   235                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   83                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             309                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          26.879483                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             21243                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             425                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           49.983529                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    26.879483                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.209996                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.209996                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           94092                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          94092                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        15961                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         15961                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         5059                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         5059                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           44                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           44                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           20                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        21020                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          21020                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        21020                       # number of overall hits
system.cpu08.dcache.overall_hits::total         21020                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1253                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1253                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         1031                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1031                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           11                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           14                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2284                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2284                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2284                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2284                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     98565120                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     98565120                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     87913661                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     87913661                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       212382                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       212382                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       146556                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       146556                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        58374                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        58374                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    186478781                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    186478781                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    186478781                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    186478781                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        17214                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        17214                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         6090                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         6090                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        23304                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        23304                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        23304                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        23304                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.072790                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.072790                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.169294                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.169294                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.411765                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.411765                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.098009                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.098009                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.098009                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.098009                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 78663.304070                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 78663.304070                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 85270.282250                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 85270.282250                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 19307.454545                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 19307.454545                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 10468.285714                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 10468.285714                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 81645.700963                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 81645.700963                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 81645.700963                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 81645.700963                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2321                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              95                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    24.431579                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          167                       # number of writebacks
system.cpu08.dcache.writebacks::total             167                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          839                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          839                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          658                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          658                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            7                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1497                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1497                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1497                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1497                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          414                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          414                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          373                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          373                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            4                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           13                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          787                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          787                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          787                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          787                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     28411992                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     28411992                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     24483536                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     24483536                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        24840                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        24840                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       132894                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       132894                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        55890                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        55890                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     52895528                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     52895528                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     52895528                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     52895528                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.024050                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.024050                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.061248                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.061248                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.072727                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.072727                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.382353                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.382353                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.033771                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.033771                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.033771                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.033771                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data        68628                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total        68628                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 65639.506702                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 65639.506702                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         6210                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6210                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 10222.615385                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 10222.615385                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 67211.598475                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 67211.598475                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 67211.598475                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 67211.598475                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             192                       # number of replacements
system.cpu08.icache.tags.tagsinuse          90.618755                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             17412                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             629                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           27.682035                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    90.618755                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.176990                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.176990                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          361                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           36895                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          36895                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        17412                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         17412                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        17412                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          17412                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        17412                       # number of overall hits
system.cpu08.icache.overall_hits::total         17412                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          721                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          721                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          721                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          721                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          721                       # number of overall misses
system.cpu08.icache.overall_misses::total          721                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     25874585                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     25874585                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     25874585                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     25874585                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     25874585                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     25874585                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        18133                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        18133                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        18133                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        18133                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        18133                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        18133                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.039762                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.039762                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.039762                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.039762                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.039762                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.039762                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 35887.080444                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 35887.080444                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 35887.080444                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 35887.080444                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 35887.080444                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 35887.080444                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          192                       # number of writebacks
system.cpu08.icache.writebacks::total             192                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           92                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           92                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           92                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          629                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          629                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          629                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          629                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          629                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          629                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     20491757                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     20491757                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     20491757                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     20491757                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     20491757                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     20491757                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.034688                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.034688                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.034688                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.034688                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.034688                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.034688                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 32578.310016                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 32578.310016                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 32578.310016                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 32578.310016                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 32578.310016                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 32578.310016                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 39176                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           29029                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1648                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              26910                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 19755                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           73.411371                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  4499                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect               19                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           148                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            131                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      32188                       # DTB read hits
system.cpu09.dtb.read_misses                      453                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  32641                       # DTB read accesses
system.cpu09.dtb.write_hits                     11027                       # DTB write hits
system.cpu09.dtb.write_misses                      39                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                 11066                       # DTB write accesses
system.cpu09.dtb.data_hits                      43215                       # DTB hits
system.cpu09.dtb.data_misses                      492                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  43707                       # DTB accesses
system.cpu09.itb.fetch_hits                     35380                       # ITB hits
system.cpu09.itb.fetch_misses                      83                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 35463                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          91113                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            11005                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       225696                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     39176                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            24271                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       68261                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  3617                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2005                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   35380                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 603                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            83191                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.712986                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.995392                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  38115     45.82%     45.82% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   2370      2.85%     48.67% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   3852      4.63%     53.30% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   6491      7.80%     61.10% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                  10867     13.06%     74.16% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1679      2.02%     76.18% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   6070      7.30%     83.48% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   2110      2.54%     86.01% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  11637     13.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              83191                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.429972                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.477100                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  13706                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               30546                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   34885                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                2805                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1239                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               4816                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 581                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               206298                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                2504                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1239                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  15546                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  8980                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        17970                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   35730                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                3716                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               200599                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 306                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  432                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1516                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  492                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            132892                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              239327                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         226424                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12894                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps              104450                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  28442                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              648                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          621                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    9284                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              33866                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             13110                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            3715                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           2644                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   171062                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded              1161                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  164000                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             436                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         31928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        15721                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          271                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        83191                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.971367                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.333618                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             38874     46.73%     46.73% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              6341      7.62%     54.35% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              8704     10.46%     64.81% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              7920      9.52%     74.33% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              5670      6.82%     81.15% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              4808      5.78%     86.93% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              7680      9.23%     96.16% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              1861      2.24%     98.40% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              1333      1.60%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         83191                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1272     27.65%     27.65% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     27.65% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     27.65% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  82      1.78%     29.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     29.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     29.43% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                320      6.96%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     36.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1789     38.89%     75.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                1137     24.72%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              113856     69.42%     69.43% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                188      0.11%     69.54% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     69.54% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2939      1.79%     71.33% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 2      0.00%     71.33% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     71.33% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1937      1.18%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.52% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              33574     20.47%     92.99% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite             11500      7.01%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               164000                       # Type of FU issued
system.cpu09.iq.rate                         1.799963                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      4600                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.028049                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           392470                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          190566                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       149368                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23757                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13637                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10436                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               156379                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12217                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           1427                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         5731                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         3722                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          724                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1239                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  4160                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1150                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            193359                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             366                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               33866                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts              13110                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              587                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1112                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          391                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          873                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1264                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              161851                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               32641                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            2149                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       21136                       # number of nop insts executed
system.cpu09.iew.exec_refs                      43707                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  32311                       # Number of branches executed
system.cpu09.iew.exec_stores                    11066                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.776377                       # Inst execution rate
system.cpu09.iew.wb_sent                       160775                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      159804                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   90039                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  111976                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.753910                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.804092                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         33689                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           890                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            1079                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        78219                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.022092                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.865698                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        42004     53.70%     53.70% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         8893     11.37%     65.07% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         4462      5.70%     70.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         2378      3.04%     73.81% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         2884      3.69%     77.50% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         4400      5.63%     83.13% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          893      1.14%     84.27% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         4119      5.27%     89.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         8186     10.47%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        78219                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             158166                       # Number of instructions committed
system.cpu09.commit.committedOps               158166                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        37523                       # Number of memory references committed
system.cpu09.commit.loads                       28135                       # Number of loads committed
system.cpu09.commit.membars                       433                       # Number of memory barriers committed
system.cpu09.commit.branches                    28594                       # Number of branches committed
system.cpu09.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  134923                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               3083                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        17875     11.30%     11.30% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          97389     61.57%     72.88% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           116      0.07%     72.95% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     72.95% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2887      1.83%     74.77% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            2      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1921      1.21%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.99% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         28568     18.06%     94.05% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         9408      5.95%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          158166                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                8186                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     260432                       # The number of ROB reads
system.cpu09.rob.rob_writes                    388672                       # The number of ROB writes
system.cpu09.timesIdled                           139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          7922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     941801                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    140295                       # Number of Instructions Simulated
system.cpu09.committedOps                      140295                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.649439                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.649439                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.539791                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.539791                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 204523                       # number of integer regfile reads
system.cpu09.int_regfile_writes                112358                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11161                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8194                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                  1117                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  475                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             770                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          25.014445                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             35221                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             883                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           39.887882                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    25.014445                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.195425                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.195425                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          159411                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         159411                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        27580                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         27580                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         8123                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         8123                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data          183                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          183                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data          138                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        35703                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          35703                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        35703                       # number of overall hits
system.cpu09.dcache.overall_hits::total         35703                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2298                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2298                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         1045                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1045                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           66                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           82                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         3343                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3343                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         3343                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3343                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    112063176                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    112063176                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     90069769                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     90069769                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       695520                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       695520                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       957582                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       957582                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        59616                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        59616                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    202132945                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    202132945                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    202132945                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    202132945                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        29878                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        29878                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         9168                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         9168                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data          220                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          220                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        39046                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        39046                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        39046                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        39046                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.076913                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.076913                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.113983                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.113983                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.265060                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.265060                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.372727                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.372727                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.085617                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.085617                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.085617                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.085617                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 48765.524804                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 48765.524804                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 86191.166507                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 86191.166507                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 10538.181818                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 10538.181818                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 11677.829268                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 11677.829268                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 60464.536345                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 60464.536345                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 60464.536345                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 60464.536345                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2644                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             109                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    24.256881                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          240                       # number of writebacks
system.cpu09.dcache.writebacks::total             240                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1180                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1180                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          621                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          621                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data           12                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1801                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1801                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1801                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1801                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1118                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1118                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          424                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          424                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           54                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           81                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           81                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1542                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1542                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1542                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1542                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     34359930                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     34359930                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     25033740                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     25033740                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       437184                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       437184                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       859464                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       859464                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        57132                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        57132                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     59393670                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     59393670                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     59393670                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     59393670                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.037419                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.037419                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.046248                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.046248                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.216867                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.216867                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.368182                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.368182                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.039492                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.039492                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.039492                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.039492                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 30733.389982                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 30733.389982                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 59041.839623                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 59041.839623                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         8096                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8096                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 10610.666667                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 10610.666667                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 38517.295720                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 38517.295720                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 38517.295720                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 38517.295720                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             671                       # number of replacements
system.cpu09.icache.tags.tagsinuse          91.890556                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             34040                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1161                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           29.319552                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    91.890556                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.179474                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.179474                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           71919                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          71919                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        34040                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         34040                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        34040                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          34040                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        34040                       # number of overall hits
system.cpu09.icache.overall_hits::total         34040                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1339                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1339                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1339                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1339                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1339                       # number of overall misses
system.cpu09.icache.overall_misses::total         1339                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     42516142                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     42516142                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     42516142                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     42516142                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     42516142                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     42516142                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        35379                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        35379                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        35379                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        35379                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        35379                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        35379                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.037847                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.037847                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.037847                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.037847                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.037847                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.037847                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 31752.159821                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 31752.159821                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 31752.159821                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 31752.159821                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 31752.159821                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 31752.159821                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs    12.333333                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          671                       # number of writebacks
system.cpu09.icache.writebacks::total             671                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          178                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          178                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          178                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         1161                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         1161                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         1161                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         1161                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         1161                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         1161                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     33491770                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     33491770                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     33491770                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     33491770                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     33491770                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     33491770                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.032816                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.032816                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.032816                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.032816                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.032816                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.032816                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 28847.347115                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 28847.347115                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 28847.347115                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 28847.347115                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 28847.347115                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 28847.347115                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 22063                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           18452                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             898                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              15672                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 10591                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           67.579122                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  1564                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            97                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             96                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      18500                       # DTB read hits
system.cpu10.dtb.read_misses                      357                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  18857                       # DTB read accesses
system.cpu10.dtb.write_hits                      6036                       # DTB write hits
system.cpu10.dtb.write_misses                      39                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  6075                       # DTB write accesses
system.cpu10.dtb.data_hits                      24536                       # DTB hits
system.cpu10.dtb.data_misses                      396                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  24932                       # DTB accesses
system.cpu10.itb.fetch_hits                     18979                       # ITB hits
system.cpu10.itb.fetch_misses                      72                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 19051                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          67751                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             7249                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       132277                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     22063                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            12156                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       46173                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1993                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2356                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   18979                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 414                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            56906                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.324482                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.014901                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  31818     55.91%     55.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    935      1.64%     57.56% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   1830      3.22%     60.77% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   3606      6.34%     67.11% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   5869     10.31%     77.42% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    383      0.67%     78.10% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   3239      5.69%     83.79% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1769      3.11%     86.90% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   7457     13.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              56906                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.325648                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.952399                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   9860                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               25235                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   19321                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1803                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  677                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               1615                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 327                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               121770                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1269                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  677                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  10948                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  6515                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        16037                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   19959                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2760                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               118890                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 317                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  480                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1091                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  246                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             80657                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              150472                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         137675                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12791                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               66076                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  14581                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              427                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          401                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    6733                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              18848                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              7084                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            2047                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           2207                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   103817                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               728                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  101020                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             287                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         16005                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         8063                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        56906                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.775208                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.303081                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             30067     52.84%     52.84% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              4004      7.04%     59.87% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              4657      8.18%     68.06% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              4279      7.52%     75.58% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              3825      6.72%     82.30% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              3086      5.42%     87.72% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              5488      9.64%     97.36% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               793      1.39%     98.76% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               707      1.24%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         56906                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1016     27.94%     27.94% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     27.94% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     27.94% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  72      1.98%     29.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     29.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     29.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                335      9.21%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     39.14% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1535     42.22%     81.35% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 678     18.65%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               70319     69.61%     69.61% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                186      0.18%     69.80% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     69.80% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2933      2.90%     72.70% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     72.70% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     72.70% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1928      1.91%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.61% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              19428     19.23%     93.84% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              6222      6.16%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               101020                       # Type of FU issued
system.cpu10.iq.rate                         1.491048                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      3636                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.035993                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           238898                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          107003                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        87860                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23971                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13570                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10398                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                92318                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12334                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            258                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         2595                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1620                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          903                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  677                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  2225                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1003                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            115329                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             201                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               18848                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               7084                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              394                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 981                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          163                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          530                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                693                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               99961                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               18857                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1059                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       10784                       # number of nop insts executed
system.cpu10.iew.exec_refs                      24932                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  18774                       # Number of branches executed
system.cpu10.iew.exec_stores                     6075                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.475417                       # Inst execution rate
system.cpu10.iew.wb_sent                        98881                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       98258                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   56009                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   70360                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.450281                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.796035                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         16484                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           615                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             579                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        54397                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.807728                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.729320                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        31235     57.42%     57.42% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         6008     11.04%     68.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2624      4.82%     73.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1448      2.66%     75.95% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         2212      4.07%     80.02% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2909      5.35%     85.37% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          501      0.92%     86.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         3344      6.15%     92.43% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         4116      7.57%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        54397                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              98335                       # Number of instructions committed
system.cpu10.commit.committedOps                98335                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        21717                       # Number of memory references committed
system.cpu10.commit.loads                       16253                       # Number of loads committed
system.cpu10.commit.membars                       287                       # Number of memory barriers committed
system.cpu10.commit.branches                    17017                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   83344                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               1052                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass         9799      9.96%      9.96% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          61617     62.66%     72.63% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.12%     72.74% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     72.74% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      2.93%     75.67% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     75.67% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     75.67% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      1.95%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.62% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         16540     16.82%     94.44% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         5466      5.56%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           98335                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                4116                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     164060                       # The number of ROB reads
system.cpu10.rob.rob_writes                    232124                       # The number of ROB writes
system.cpu10.timesIdled                           178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                         10845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     966247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     88540                       # Number of Instructions Simulated
system.cpu10.committedOps                       88540                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.765202                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.765202                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.306844                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.306844                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 128525                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 66384                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11136                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8165                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   505                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   89                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             343                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          23.760778                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             20443                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           44.733042                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    23.760778                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.185631                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.185631                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           92387                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          92387                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        15552                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         15552                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         4484                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         4484                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           38                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           20                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        20036                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          20036                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        20036                       # number of overall hits
system.cpu10.dcache.overall_hits::total         20036                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1822                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1822                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          942                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          942                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           15                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           17                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2764                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2764                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2764                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2764                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    101780658                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    101780658                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     87358489                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     87358489                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       239706                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       239706                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       135378                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       135378                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        68310                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        68310                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    189139147                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    189139147                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    189139147                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    189139147                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        17374                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        17374                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         5426                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         5426                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           37                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           37                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        22800                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        22800                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        22800                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        22800                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.104869                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.104869                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.173609                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.173609                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.283019                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.283019                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.459459                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.459459                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.121228                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.121228                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.121228                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.121228                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 55862.051592                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 55862.051592                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 92737.249469                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 92737.249469                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 15980.400000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 15980.400000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  7963.411765                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  7963.411765                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 68429.503256                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 68429.503256                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 68429.503256                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 68429.503256                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2340                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             100                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    23.400000                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          193                       # number of writebacks
system.cpu10.dcache.writebacks::total             193                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1119                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1119                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          582                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          582                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            7                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1701                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1701                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1701                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1701                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          703                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          703                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          360                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          360                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            8                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           17                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1063                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1063                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1063                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1063                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     30873636                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     30873636                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     25273445                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     25273445                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        42228                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        42228                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       116748                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       116748                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        65826                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        65826                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     56147081                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     56147081                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     56147081                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     56147081                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.040463                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.040463                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.066347                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.066347                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.150943                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.150943                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.459459                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.459459                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.046623                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.046623                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.046623                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.046623                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 43916.978663                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 43916.978663                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 70204.013889                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 70204.013889                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  5278.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5278.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  6867.529412                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  6867.529412                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 52819.455315                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 52819.455315                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 52819.455315                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 52819.455315                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             244                       # number of replacements
system.cpu10.icache.tags.tagsinuse          84.352202                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             18141                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             703                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           25.805121                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    84.352202                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.164750                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.164750                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           38653                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          38653                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        18141                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         18141                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        18141                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          18141                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        18141                       # number of overall hits
system.cpu10.icache.overall_hits::total         18141                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          834                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          834                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          834                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          834                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          834                       # number of overall misses
system.cpu10.icache.overall_misses::total          834                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     44770372                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     44770372                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     44770372                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     44770372                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     44770372                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     44770372                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        18975                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        18975                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        18975                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        18975                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        18975                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        18975                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.043953                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.043953                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.043953                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.043953                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.043953                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.043953                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 53681.501199                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 53681.501199                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 53681.501199                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 53681.501199                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 53681.501199                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 53681.501199                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          244                       # number of writebacks
system.cpu10.icache.writebacks::total             244                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          131                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          131                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          131                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          703                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          703                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          703                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          703                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          703                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          703                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     32814880                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     32814880                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     32814880                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     32814880                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     32814880                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     32814880                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.037049                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.037049                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.037049                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.037049                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.037049                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.037049                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 46678.349929                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 46678.349929                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 46678.349929                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 46678.349929                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 46678.349929                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 46678.349929                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 38337                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           29820                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1422                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              28311                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 20075                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           70.908834                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  3742                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           123                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               13                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            110                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      31262                       # DTB read hits
system.cpu11.dtb.read_misses                      413                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  31675                       # DTB read accesses
system.cpu11.dtb.write_hits                      9571                       # DTB write hits
system.cpu11.dtb.write_misses                      37                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  9608                       # DTB write accesses
system.cpu11.dtb.data_hits                      40833                       # DTB hits
system.cpu11.dtb.data_misses                      450                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  41283                       # DTB accesses
system.cpu11.itb.fetch_hits                     35798                       # ITB hits
system.cpu11.itb.fetch_misses                      79                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 35877                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         132090                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10663                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       214028                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     38337                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            23830                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       61900                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3141                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        47549                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2021                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                   35798                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 582                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           123744                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.729603                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.676951                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  80278     64.87%     64.87% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2073      1.68%     66.55% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   2940      2.38%     68.93% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   7555      6.11%     75.03% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  10884      8.80%     83.83% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1529      1.24%     85.06% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   7231      5.84%     90.91% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1189      0.96%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  10065      8.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             123744                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.290234                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.620319                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  12918                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               24317                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   35619                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2298                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1043                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               4076                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 547                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               198403                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2365                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1043                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  14472                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8347                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        12851                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   36286                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3196                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               193925                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 312                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  655                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1297                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  430                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            127557                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              228303                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         215500                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12796                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps              104035                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  23522                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              443                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          417                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    7246                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              32470                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             11223                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2628                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1615                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   165572                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               776                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  160104                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             388                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         26286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        12561                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          146                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       123744                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.293832                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.107563                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             80586     65.12%     65.12% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5158      4.17%     69.29% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              9455      7.64%     76.93% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              9003      7.28%     84.21% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              4333      3.50%     87.71% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              3823      3.09%     90.80% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              8400      6.79%     97.59% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1708      1.38%     98.97% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1278      1.03%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        123744                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1367     35.02%     35.02% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     35.02% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     35.02% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  80      2.05%     37.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     37.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     37.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                315      8.07%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     45.14% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1268     32.49%     77.63% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 873     22.37%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              112644     70.36%     70.36% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                185      0.12%     70.47% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     70.47% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2926      1.83%     72.30% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     72.30% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.30% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1936      1.21%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.51% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              32396     20.23%     93.75% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             10013      6.25%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               160104                       # Type of FU issued
system.cpu11.iq.rate                         1.212083                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      3903                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.024378                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           424693                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          179234                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       145921                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23550                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13450                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10412                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               151908                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12095                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1419                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4643                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3115                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          699                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1043                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3852                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1327                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            187733                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             281                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               32470                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              11223                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              386                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   34                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1282                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          310                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          744                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1054                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              158216                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               31676                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1888                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       21385                       # number of nop insts executed
system.cpu11.iew.exec_refs                      41284                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  32960                       # Number of branches executed
system.cpu11.iew.exec_stores                     9608                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.197789                       # Inst execution rate
system.cpu11.iew.wb_sent                       157239                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      156333                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   90266                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  108993                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.183534                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.828182                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         27578                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           630                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             895                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        72146                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.201439                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.945876                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        36678     50.84%     50.84% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         8916     12.36%     63.20% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3625      5.02%     68.22% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1857      2.57%     70.80% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2001      2.77%     73.57% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         5652      7.83%     81.40% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          639      0.89%     82.29% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         5234      7.25%     89.54% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         7544     10.46%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        72146                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             158825                       # Number of instructions committed
system.cpu11.commit.committedOps               158825                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        35935                       # Number of memory references committed
system.cpu11.commit.loads                       27827                       # Number of loads committed
system.cpu11.commit.membars                       301                       # Number of memory barriers committed
system.cpu11.commit.branches                    29815                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  134961                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               2620                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        18767     11.82%     11.82% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          98891     62.26%     74.08% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.07%     74.15% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.81%     75.96% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     75.96% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     75.96% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.21%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.17% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         28128     17.71%     94.88% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         8126      5.12%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          158825                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                7544                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     249666                       # The number of ROB reads
system.cpu11.rob.rob_writes                    376849                       # The number of ROB writes
system.cpu11.timesIdled                           143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          8346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     949597                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    140062                       # Number of Instructions Simulated
system.cpu11.committedOps                      140062                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.943082                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.943082                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.060353                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.060353                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 197577                       # number of integer regfile reads
system.cpu11.int_regfile_writes                109027                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11141                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8172                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   920                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  429                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             763                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          22.632067                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             34014                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             881                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           38.608400                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    22.632067                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.176813                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.176813                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          150586                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         150586                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        27029                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         27029                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         7028                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         7028                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          160                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          128                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        34057                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          34057                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        34057                       # number of overall hits
system.cpu11.dcache.overall_hits::total         34057                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1993                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1993                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          879                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          879                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           55                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           72                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         2872                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         2872                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         2872                       # number of overall misses
system.cpu11.dcache.overall_misses::total         2872                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    109962954                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    109962954                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     87563413                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     87563413                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       575046                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       575046                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       830898                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       830898                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        39744                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        39744                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    197526367                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    197526367                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    197526367                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    197526367                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        29022                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        29022                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         7907                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         7907                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        36929                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        36929                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        36929                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        36929                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.068672                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.068672                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.111167                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.111167                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.255814                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.255814                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.360000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.360000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.077771                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.077771                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.077771                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.077771                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 55174.588058                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 55174.588058                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 99617.079636                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 99617.079636                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 10455.381818                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 10455.381818                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 11540.250000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 11540.250000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 68776.590181                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 68776.590181                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 68776.590181                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 68776.590181                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2060                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             106                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    19.433962                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          236                       # number of writebacks
system.cpu11.dcache.writebacks::total             236                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1006                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1006                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          549                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          549                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            5                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1555                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1555                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1555                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1555                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          987                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          987                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          330                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          330                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           50                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           72                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           72                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1317                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1317                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1317                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1317                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     33305472                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     33305472                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     22822977                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     22822977                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       396198                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       396198                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       743958                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       743958                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        37260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        37260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     56128449                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     56128449                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     56128449                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     56128449                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.034009                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.034009                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.041735                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.041735                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.232558                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.232558                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.035663                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.035663                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.035663                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.035663                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 33744.145897                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 33744.145897                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 69160.536364                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 69160.536364                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  7923.960000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7923.960000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 10332.750000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 10332.750000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 42618.412301                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 42618.412301                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 42618.412301                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 42618.412301                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             611                       # number of replacements
system.cpu11.icache.tags.tagsinuse          82.995213                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             34525                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1094                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           31.558501                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    82.995213                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.162100                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.162100                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           72690                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          72690                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        34525                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         34525                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        34525                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          34525                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        34525                       # number of overall hits
system.cpu11.icache.overall_hits::total         34525                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1273                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1273                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1273                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1273                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1273                       # number of overall misses
system.cpu11.icache.overall_misses::total         1273                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     41424426                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     41424426                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     41424426                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     41424426                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     41424426                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     41424426                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        35798                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        35798                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        35798                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        35798                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        35798                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        35798                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.035561                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.035561                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.035561                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.035561                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.035561                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.035561                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 32540.790259                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 32540.790259                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 32540.790259                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 32540.790259                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 32540.790259                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 32540.790259                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          611                       # number of writebacks
system.cpu11.icache.writebacks::total             611                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          179                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          179                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          179                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1094                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1094                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1094                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1094                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1094                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1094                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     31928094                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     31928094                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     31928094                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     31928094                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     31928094                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     31928094                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.030560                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.030560                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.030560                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.030560                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.030560                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.030560                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 29184.729433                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 29184.729433                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 29184.729433                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 29184.729433                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 29184.729433                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 29184.729433                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  7704                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            5978                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             737                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               6273                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  2018                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           32.169616                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   632                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           112                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            111                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                       6375                       # DTB read hits
system.cpu12.dtb.read_misses                      341                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                   6716                       # DTB read accesses
system.cpu12.dtb.write_hits                      3390                       # DTB write hits
system.cpu12.dtb.write_misses                      35                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  3425                       # DTB write accesses
system.cpu12.dtb.data_hits                       9765                       # DTB hits
system.cpu12.dtb.data_misses                      376                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  10141                       # DTB accesses
system.cpu12.itb.fetch_hits                      6514                       # ITB hits
system.cpu12.itb.fetch_misses                      86                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                  6600                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          83530                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             5700                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        58239                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      7704                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             2651                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       19523                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1663                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        48178                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2720                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    6514                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 323                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            77025                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.756105                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.178211                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  67345     87.43%     87.43% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    630      0.82%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    616      0.80%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    786      1.02%     90.07% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   1185      1.54%     91.61% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    349      0.45%     92.06% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    502      0.65%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    374      0.49%     93.20% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   5238      6.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              77025                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.092230                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.697223                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   8217                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               12527                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    6375                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1159                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  569                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                702                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 274                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                49831                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1102                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  569                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   8936                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  6068                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         4153                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    6757                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2364                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                47664                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 302                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  834                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1206                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  257                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             35267                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               67706                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          54812                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12885                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  12206                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              112                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           92                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    4101                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               6711                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              4140                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             286                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            278                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    42844                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               115                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   40139                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             251                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         12930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         6574                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        77025                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.521117                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.567954                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             67041     87.04%     87.04% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1832      2.38%     89.42% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              1404      1.82%     91.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              1074      1.39%     92.63% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              1422      1.85%     94.48% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              1006      1.31%     95.79% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              1827      2.37%     98.16% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7               755      0.98%     99.14% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               664      0.86%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         77025                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                   953     49.95%     49.95% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     49.95% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     49.95% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  74      3.88%     53.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     53.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     53.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                336     17.61%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     71.44% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  409     21.44%     92.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 136      7.13%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               24573     61.22%     61.23% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                183      0.46%     61.69% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     61.69% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2942      7.33%     69.02% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 2      0.00%     69.02% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     69.02% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1929      4.81%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.83% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               6976     17.38%     91.21% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              3530      8.79%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                40139                       # Type of FU issued
system.cpu12.iq.rate                         0.480534                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      1908                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.047535                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           135948                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           42370                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        27429                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23514                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13545                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10414                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                29963                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12080                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            220                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1969                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1186                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          694                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  569                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  2260                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1120                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             44433                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             190                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                6711                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               4140                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               87                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1098                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          126                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          433                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                559                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               39231                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                6716                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             908                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        1474                       # number of nop insts executed
system.cpu12.iew.exec_refs                      10141                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   5184                       # Number of branches executed
system.cpu12.iew.exec_stores                     3425                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.469664                       # Inst execution rate
system.cpu12.iew.wb_sent                        38427                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       37843                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   22249                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   31564                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.453047                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.704885                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         12995                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             475                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        26826                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.152949                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.452451                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        20257     75.51%     75.51% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1          969      3.61%     79.12% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1240      4.62%     83.75% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          654      2.44%     86.19% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          667      2.49%     88.67% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          252      0.94%     89.61% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          217      0.81%     90.42% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          272      1.01%     91.43% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2298      8.57%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        26826                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              30929                       # Number of instructions committed
system.cpu12.commit.committedOps                30929                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         7696                       # Number of memory references committed
system.cpu12.commit.loads                        4742                       # Number of loads committed
system.cpu12.commit.membars                        21                       # Number of memory barriers committed
system.cpu12.commit.branches                     3733                       # Number of branches committed
system.cpu12.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                250                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          904      2.92%      2.92% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          17384     56.21%     59.13% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           114      0.37%     59.50% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     59.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2887      9.33%     68.83% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            2      0.01%     68.84% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     68.84% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1921      6.21%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          4763     15.40%     90.45% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           30929                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2298                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      67490                       # The number of ROB reads
system.cpu12.rob.rob_writes                     89861                       # The number of ROB writes
system.cpu12.timesIdled                           152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          6505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     998157                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu12.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.781644                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.781644                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.359500                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.359500                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  46204                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 21299                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11157                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8176                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   124                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             294                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          21.194653                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              6782                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             405                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           16.745679                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    21.194653                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.165583                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.165583                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           34449                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          34449                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         4417                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          4417                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         2386                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2386                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           26                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           15                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data         6803                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           6803                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         6803                       # number of overall hits
system.cpu12.dcache.overall_hits::total          6803                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1098                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1098                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          543                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          543                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            5                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           10                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         1641                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         1641                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         1641                       # number of overall misses
system.cpu12.dcache.overall_misses::total         1641                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    110495772                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    110495772                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     76504646                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     76504646                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        89424                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        89424                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       167670                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       167670                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    187000418                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    187000418                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    187000418                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    187000418                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         5515                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5515                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         8444                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         8444                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         8444                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         8444                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.199093                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.199093                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.185388                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.185388                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.194339                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.194339                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.194339                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.194339                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 100633.672131                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 100633.672131                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 140892.534070                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 140892.534070                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 17884.800000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 17884.800000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data        16767                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total        16767                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 113955.160268                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 113955.160268                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 113955.160268                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 113955.160268                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2132                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              94                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    22.680851                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          179                       # number of writebacks
system.cpu12.dcache.writebacks::total             179                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          746                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          746                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          417                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          417                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            3                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1163                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1163                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1163                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1163                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          352                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          126                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          126                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           10                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          478                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          478                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          478                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          478                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     29318652                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     29318652                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     17661227                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     17661227                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       155250                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       155250                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     46979879                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     46979879                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     46979879                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     46979879                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.063826                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.063826                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.043018                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.043018                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.056608                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.056608                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.056608                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.056608                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 83291.625000                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 83291.625000                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 140168.468254                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 140168.468254                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data        15525                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total        15525                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 98284.265690                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 98284.265690                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 98284.265690                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 98284.265690                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             123                       # number of replacements
system.cpu12.icache.tags.tagsinuse          72.846553                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              5867                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             555                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           10.571171                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    72.846553                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.142278                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.142278                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           13583                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          13583                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         5867                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          5867                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         5867                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           5867                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         5867                       # number of overall hits
system.cpu12.icache.overall_hits::total          5867                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          647                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          647                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          647                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          647                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          647                       # number of overall misses
system.cpu12.icache.overall_misses::total          647                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     24836269                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     24836269                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     24836269                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     24836269                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     24836269                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     24836269                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         6514                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         6514                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         6514                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         6514                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         6514                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         6514                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.099325                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.099325                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.099325                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.099325                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.099325                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.099325                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 38386.814529                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 38386.814529                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 38386.814529                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 38386.814529                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 38386.814529                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 38386.814529                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          123                       # number of writebacks
system.cpu12.icache.writebacks::total             123                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           92                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           92                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           92                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          555                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          555                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          555                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          555                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     20207335                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     20207335                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     20207335                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     20207335                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     20207335                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     20207335                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.085201                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.085201                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.085201                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.085201                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.085201                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.085201                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 36409.612613                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 36409.612613                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 36409.612613                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 36409.612613                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 36409.612613                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 36409.612613                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 46657                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           34427                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1742                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              33409                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 24241                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           72.558293                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  5494                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           122                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               26                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             96                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      39266                       # DTB read hits
system.cpu13.dtb.read_misses                      443                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  39709                       # DTB read accesses
system.cpu13.dtb.write_hits                     13151                       # DTB write hits
system.cpu13.dtb.write_misses                      27                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                 13178                       # DTB write accesses
system.cpu13.dtb.data_hits                      52417                       # DTB hits
system.cpu13.dtb.data_misses                      470                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  52887                       # DTB accesses
system.cpu13.itb.fetch_hits                     43539                       # ITB hits
system.cpu13.itb.fetch_misses                      79                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 43618                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         100301                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            12833                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       263687                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     46657                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            29761                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       74792                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3811                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2035                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   43539                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 672                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            91621                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.878019                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.938931                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  37921     41.39%     41.39% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2765      3.02%     44.41% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   3996      4.36%     48.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   8649      9.44%     58.21% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  13578     14.82%     73.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   2264      2.47%     75.50% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   8316      9.08%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1601      1.75%     86.32% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  12531     13.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              91621                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.465170                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.628957                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  15032                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               28790                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   43649                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2885                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1255                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               5927                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 674                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               244541                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2844                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1255                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  17020                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  8618                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        16483                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   44444                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3791                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               238656                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 268                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  717                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1743                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  362                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            156251                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              278501                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         265683                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12811                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              127045                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  29206                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              604                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          577                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    8752                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              40763                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             15282                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            4116                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           2088                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   202568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              1145                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  195940                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             556                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         32750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        15395                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          209                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        91621                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       2.138593                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.346162                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             38400     41.91%     41.91% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              6955      7.59%     49.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             11116     12.13%     61.64% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             10869     11.86%     73.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              6148      6.71%     80.21% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              4866      5.31%     85.52% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              9345     10.20%     95.72% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              2222      2.43%     98.14% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1700      1.86%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         91621                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1446     29.70%     29.70% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     29.70% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     29.70% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  78      1.60%     31.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     31.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     31.30% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                316      6.49%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     37.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1726     35.45%     73.24% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                1303     26.76%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              136451     69.64%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                181      0.09%     69.73% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     69.73% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2925      1.49%     71.23% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     71.23% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     71.23% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1935      0.99%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.21% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              40675     20.76%     92.97% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             13769      7.03%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               195940                       # Type of FU issued
system.cpu13.iq.rate                         1.953520                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      4869                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.024849                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           465230                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          223089                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       181003                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23696                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13440                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10408                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               188626                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12179                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           2232                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         5655                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         4135                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          755                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1255                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  4250                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1055                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            230748                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             350                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               40763                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              15282                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              546                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   48                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 993                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          399                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          908                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1307                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              193569                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               39709                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2371                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       27035                       # number of nop insts executed
system.cpu13.iew.exec_refs                      52887                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  39933                       # Number of branches executed
system.cpu13.iew.exec_stores                    13178                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.929881                       # Inst execution rate
system.cpu13.iew.wb_sent                       192442                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      191411                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  108848                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  132864                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.908366                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.819244                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         34691                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           936                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            1092                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        86583                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.245961                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.968547                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        43153     49.84%     49.84% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        10560     12.20%     62.04% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         4977      5.75%     67.78% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2481      2.87%     70.65% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2835      3.27%     73.92% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         6103      7.05%     80.97% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          900      1.04%     82.01% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         5342      6.17%     88.18% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        10232     11.82%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        86583                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             194462                       # Number of instructions committed
system.cpu13.commit.committedOps               194462                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        46255                       # Number of memory references committed
system.cpu13.commit.loads                       35108                       # Number of loads committed
system.cpu13.commit.membars                       470                       # Number of memory barriers committed
system.cpu13.commit.branches                    36020                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  165640                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               4043                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        23503     12.09%     12.09% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         119296     61.35%     73.43% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.06%     73.49% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     73.49% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.48%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     74.97% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      0.99%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.96% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         35578     18.30%     94.25% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite        11172      5.75%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          194462                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               10232                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     304165                       # The number of ROB reads
system.cpu13.rob.rob_writes                    463326                       # The number of ROB writes
system.cpu13.timesIdled                           132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          8680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     932282                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    170963                       # Number of Instructions Simulated
system.cpu13.committedOps                      170963                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.586682                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.586682                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.704499                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.704499                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 242740                       # number of integer regfile reads
system.cpu13.int_regfile_writes                135312                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8172                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  1406                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  687                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             964                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          19.237071                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             43428                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1081                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           40.173913                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    19.237071                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.150290                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.150290                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          191579                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         191579                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        33723                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         33723                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         9859                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         9859                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          254                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          254                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          214                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        43582                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          43582                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        43582                       # number of overall hits
system.cpu13.dcache.overall_hits::total         43582                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2297                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2297                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          969                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          969                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           95                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           95                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data          100                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          100                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3266                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3266                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3266                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3266                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    113051808                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    113051808                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     86698981                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     86698981                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       861948                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       861948                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data      1119042                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total      1119042                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    199750789                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    199750789                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    199750789                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    199750789                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        36020                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        36020                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data        10828                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        10828                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          314                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          314                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        46848                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        46848                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        46848                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        46848                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.063770                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.063770                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.089490                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.089490                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.272206                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.272206                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.318471                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.318471                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.069715                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.069715                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.069715                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.069715                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 49217.156291                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 49217.156291                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 89472.632611                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 89472.632611                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  9073.136842                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  9073.136842                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 11190.420000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 11190.420000                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 61160.682486                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 61160.682486                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 61160.682486                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 61160.682486                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         1956                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             102                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    19.176471                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          216                       # number of writebacks
system.cpu13.dcache.writebacks::total             216                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1036                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1036                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          599                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          599                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           13                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1635                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1635                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1635                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1635                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1261                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1261                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          370                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          370                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           82                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data          100                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total          100                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1631                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1631                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1631                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1631                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     35175924                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     35175924                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     22036790                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     22036790                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       587466                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       587466                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       994842                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       994842                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     57212714                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     57212714                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     57212714                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     57212714                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.035008                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.035008                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.034171                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.034171                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.234957                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.234957                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.318471                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.318471                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.034815                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.034815                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.034815                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.034815                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 27895.260904                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 27895.260904                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 59558.891892                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 59558.891892                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  7164.219512                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7164.219512                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  9948.420000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  9948.420000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 35078.304108                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 35078.304108                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 35078.304108                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 35078.304108                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             816                       # number of replacements
system.cpu13.icache.tags.tagsinuse          73.591807                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             42004                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1306                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           32.162328                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    73.591807                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.143734                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.143734                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           88384                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          88384                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        42004                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         42004                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        42004                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          42004                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        42004                       # number of overall hits
system.cpu13.icache.overall_hits::total         42004                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1535                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1535                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1535                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1535                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1535                       # number of overall misses
system.cpu13.icache.overall_misses::total         1535                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     48188358                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     48188358                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     48188358                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     48188358                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     48188358                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     48188358                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        43539                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        43539                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        43539                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        43539                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        43539                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        43539                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.035256                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.035256                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.035256                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.035256                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.035256                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.035256                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 31393.067101                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 31393.067101                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 31393.067101                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 31393.067101                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 31393.067101                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 31393.067101                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          816                       # number of writebacks
system.cpu13.icache.writebacks::total             816                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          229                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          229                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          229                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          229                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          229                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          229                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1306                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1306                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1306                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1306                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1306                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1306                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     36586836                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     36586836                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     36586836                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     36586836                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     36586836                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     36586836                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.029996                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.029996                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.029996                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.029996                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.029996                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.029996                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 28014.422665                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 28014.422665                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 28014.422665                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 28014.422665                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 28014.422665                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 28014.422665                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 27819                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           20208                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1361                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              19568                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 13367                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           68.310507                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  3333                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           105                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits               10                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             95                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      23417                       # DTB read hits
system.cpu14.dtb.read_misses                      395                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  23812                       # DTB read accesses
system.cpu14.dtb.write_hits                      8546                       # DTB write hits
system.cpu14.dtb.write_misses                      33                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  8579                       # DTB write accesses
system.cpu14.dtb.data_hits                      31963                       # DTB hits
system.cpu14.dtb.data_misses                      428                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  32391                       # DTB accesses
system.cpu14.itb.fetch_hits                     25596                       # ITB hits
system.cpu14.itb.fetch_misses                      78                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 25674                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          78160                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            11299                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       164313                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     27819                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            16710                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       48588                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  3003                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2103                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   25596                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 583                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            63550                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.585570                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.020140                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  31173     49.05%     49.05% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   1879      2.96%     52.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   2550      4.01%     56.02% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   4608      7.25%     63.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   7383     11.62%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   1348      2.12%     77.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   4322      6.80%     83.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    990      1.56%     85.37% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   9297     14.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              63550                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.355924                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      2.102265                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  13431                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               21553                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   25484                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                2080                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  992                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               3600                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 525                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               149608                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2181                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  992                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  14821                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  7964                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        11039                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   26101                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2623                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               145461                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 293                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  602                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  940                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  413                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             97289                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              175063                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         162264                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12792                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               75893                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  21396                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              380                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          353                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    6440                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              24388                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             10031                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            2094                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1240                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   124610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               654                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  119857                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             349                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         23714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        11286                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          141                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        63550                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.886027                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.342959                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             31349     49.33%     49.33% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              4569      7.19%     56.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              6511     10.25%     66.76% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              5829      9.17%     75.94% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              3837      6.04%     81.97% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              3295      5.18%     87.16% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              5341      8.40%     95.56% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              1642      2.58%     98.15% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              1177      1.85%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         63550                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1254     37.02%     37.02% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     37.02% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     37.02% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  77      2.27%     39.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     39.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     39.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                313      9.24%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     48.54% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 1047     30.91%     79.45% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 696     20.55%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               81378     67.90%     67.90% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                190      0.16%     68.06% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     68.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2929      2.44%     70.50% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     70.50% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     70.50% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1930      1.61%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              24484     20.43%     92.54% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              8942      7.46%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               119857                       # Type of FU issued
system.cpu14.iq.rate                         1.533483                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      3387                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.028259                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           283322                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          135578                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       105822                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23678                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13448                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10401                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               111075                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12165                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           1222                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         4133                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         2766                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          723                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  992                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  3242                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1505                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            139720                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             240                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               24388                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts              10031                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              327                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1464                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          291                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          723                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1014                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              118084                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               23812                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1773                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       14456                       # number of nop insts executed
system.cpu14.iew.exec_refs                      32391                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  22889                       # Number of branches executed
system.cpu14.iew.exec_stores                     8579                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.510798                       # Inst execution rate
system.cpu14.iew.wb_sent                       117077                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      116223                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   66056                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   83109                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.486988                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.794812                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         24705                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           513                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             852                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        59894                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.898604                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.854883                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        34484     57.58%     57.58% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         5765      9.63%     67.20% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         3480      5.81%     73.01% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1717      2.87%     75.88% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         1783      2.98%     78.85% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         2969      4.96%     83.81% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          602      1.01%     84.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         2502      4.18%     88.99% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         6592     11.01%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        59894                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             113715                       # Number of instructions committed
system.cpu14.commit.committedOps               113715                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        27520                       # Number of memory references committed
system.cpu14.commit.loads                       20255                       # Number of loads committed
system.cpu14.commit.membars                       247                       # Number of memory barriers committed
system.cpu14.commit.branches                    20052                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   96552                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               2311                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        12169     10.70%     10.70% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          68851     60.55%     71.25% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           115      0.10%     71.35% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     71.35% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      2.53%     73.88% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     73.88% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     73.88% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      1.69%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         20502     18.03%     93.60% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         7280      6.40%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          113715                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                6592                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     190448                       # The number of ROB reads
system.cpu14.rob.rob_writes                    280477                       # The number of ROB writes
system.cpu14.timesIdled                           184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                         14610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     954123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    101550                       # Number of Instructions Simulated
system.cpu14.committedOps                      101550                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.769670                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.769670                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.299258                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.299258                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 145973                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 79576                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11134                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8170                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   830                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  385                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             686                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          18.051898                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             25653                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             800                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           32.066250                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    18.051898                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.141030                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.141030                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          116336                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         116336                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        19475                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         19475                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         6259                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         6259                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          149                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          149                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data          115                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          115                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        25734                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          25734                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        25734                       # number of overall hits
system.cpu14.dcache.overall_hits::total         25734                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1872                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1872                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          827                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          827                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           55                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           62                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2699                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2699                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2699                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2699                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    113413230                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    113413230                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     87261617                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     87261617                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       452088                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       452088                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       699246                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       699246                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    200674847                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    200674847                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    200674847                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    200674847                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        21347                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        21347                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         7086                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         7086                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          177                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          177                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        28433                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        28433                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        28433                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        28433                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.087694                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.087694                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.116709                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.116709                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.269608                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.269608                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.350282                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.350282                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.094925                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.094925                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.094925                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.094925                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 60583.990385                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 60583.990385                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 105515.860943                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 105515.860943                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  8219.781818                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  8219.781818                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 11278.161290                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 11278.161290                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 74351.555020                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 74351.555020                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 74351.555020                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 74351.555020                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2969                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             112                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    26.508929                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          205                       # number of writebacks
system.cpu14.dcache.writebacks::total             205                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1000                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1000                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          531                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          531                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            9                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1531                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1531                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1531                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1531                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          872                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          872                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          296                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          296                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           46                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           61                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           61                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1168                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1168                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1168                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1168                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     34046946                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     34046946                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     21707664                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     21707664                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       284418                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       284418                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       623484                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       623484                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     55754610                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     55754610                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     55754610                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     55754610                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.040849                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.040849                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.041773                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.041773                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.225490                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.225490                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.344633                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.344633                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.041079                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.041079                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.041079                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.041079                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 39044.662844                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 39044.662844                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 73336.702703                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 73336.702703                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         6183                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6183                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 10221.049180                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 10221.049180                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 47735.111301                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 47735.111301                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 47735.111301                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 47735.111301                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             589                       # number of replacements
system.cpu14.icache.tags.tagsinuse          69.259680                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             24336                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1067                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           22.807873                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    69.259680                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.135273                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.135273                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           52259                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          52259                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        24336                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         24336                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        24336                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          24336                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        24336                       # number of overall hits
system.cpu14.icache.overall_hits::total         24336                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1260                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1260                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1260                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1260                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1260                       # number of overall misses
system.cpu14.icache.overall_misses::total         1260                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     57705804                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     57705804                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     57705804                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     57705804                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     57705804                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     57705804                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        25596                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        25596                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        25596                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        25596                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        25596                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        25596                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.049226                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.049226                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.049226                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.049226                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.049226                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.049226                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 45798.257143                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 45798.257143                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 45798.257143                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 45798.257143                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 45798.257143                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 45798.257143                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          589                       # number of writebacks
system.cpu14.icache.writebacks::total             589                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          193                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          193                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          193                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1067                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1067                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1067                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1067                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1067                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1067                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     42831612                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     42831612                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     42831612                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     42831612                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     42831612                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     42831612                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.041686                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.041686                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.041686                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.041686                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.041686                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.041686                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 40142.091846                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 40142.091846                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 40142.091846                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 40142.091846                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 40142.091846                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 40142.091846                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  9206                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            7258                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             697                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               7359                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  2869                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           38.986275                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   750                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                       6729                       # DTB read hits
system.cpu15.dtb.read_misses                      330                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                   7059                       # DTB read accesses
system.cpu15.dtb.write_hits                      3403                       # DTB write hits
system.cpu15.dtb.write_misses                      31                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  3434                       # DTB write accesses
system.cpu15.dtb.data_hits                      10132                       # DTB hits
system.cpu15.dtb.data_misses                      361                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  10493                       # DTB accesses
system.cpu15.itb.fetch_hits                      7137                       # ITB hits
system.cpu15.itb.fetch_misses                      67                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                  7204                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          84091                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             5064                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        63942                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      9206                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             3620                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       20155                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1569                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        48962                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2174                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                    7137                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 308                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            77182                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.828457                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.252866                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  66304     85.91%     85.91% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    818      1.06%     86.97% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    750      0.97%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    833      1.08%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   1521      1.97%     90.99% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    329      0.43%     91.41% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    497      0.64%     92.06% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    626      0.81%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   5504      7.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              77182                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.109477                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.760391                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   7212                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               11770                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    7536                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1163                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  539                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                822                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                55724                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1059                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  539                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   7905                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  6280                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         3860                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    7949                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                1687                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                53593                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 316                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  374                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  484                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  304                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             39110                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               75163                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          62379                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12779                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               26869                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  12241                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              115                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           97                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    3981                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               6870                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              4183                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             309                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            364                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    48156                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               123                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   45618                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             277                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         13145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         6526                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        77182                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.591045                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.661871                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             66113     85.66%     85.66% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1731      2.24%     87.90% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              1673      2.17%     90.07% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              1073      1.39%     91.46% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              1587      2.06%     93.52% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              1396      1.81%     95.32% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              1972      2.55%     97.88% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7               934      1.21%     99.09% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               703      0.91%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         77182                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   966     49.21%     49.21% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    2      0.10%     49.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     49.31% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  72      3.67%     52.98% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                326     16.61%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     69.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  452     23.03%     92.61% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 145      7.39%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               29711     65.13%     65.14% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                190      0.42%     65.56% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     65.56% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2934      6.43%     71.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     71.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     71.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1929      4.23%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.22% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               7303     16.01%     92.22% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              3547      7.78%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                45618                       # Type of FU issued
system.cpu15.iq.rate                         0.542484                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      1963                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.043031                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           146894                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           48016                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        32832                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23764                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13432                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10398                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                35360                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12217                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            208                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1908                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1245                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          828                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  539                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  1829                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1467                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             50478                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             135                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                6870                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               4183                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               93                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1441                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          114                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          427                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                541                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               44742                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                7059                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             876                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                        2199                       # number of nop insts executed
system.cpu15.iew.exec_refs                      10493                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   6690                       # Number of branches executed
system.cpu15.iew.exec_stores                     3434                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.532066                       # Inst execution rate
system.cpu15.iew.wb_sent                        43792                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       43230                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   25675                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   35964                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.514086                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.713908                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         13041                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            83                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             452                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        26241                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.400252                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.635614                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        18603     70.89%     70.89% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1          938      3.57%     74.47% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1489      5.67%     80.14% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          623      2.37%     82.52% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          967      3.69%     86.20% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          242      0.92%     87.12% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          356      1.36%     88.48% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          439      1.67%     90.15% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2584      9.85%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        26241                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              36744                       # Number of instructions committed
system.cpu15.commit.committedOps                36744                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         7900                       # Number of memory references committed
system.cpu15.commit.loads                        4962                       # Number of loads committed
system.cpu15.commit.membars                        21                       # Number of memory barriers committed
system.cpu15.commit.branches                     5185                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   30467                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                387                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass         1614      4.39%      4.39% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          22298     60.68%     65.08% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.31%     65.38% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     65.38% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      7.83%     73.22% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     73.22% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      5.23%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.44% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          4983     13.56%     92.00% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2938      8.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           36744                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2584                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      72545                       # The number of ROB reads
system.cpu15.rob.rob_writes                    101539                       # The number of ROB writes
system.cpu15.timesIdled                           115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          6909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     997596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     35134                       # Number of Instructions Simulated
system.cpu15.committedOps                       35134                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.393437                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.393437                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.417809                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.417809                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  54064                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 25324                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11127                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8158                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   126                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             290                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          16.529035                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              6826                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           17.107769                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    16.529035                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.129133                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.129133                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           35308                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          35308                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         4582                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          4582                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         2391                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2391                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           34                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           13                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data         6973                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           6973                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         6973                       # number of overall hits
system.cpu15.dcache.overall_hits::total          6973                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1159                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1159                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          522                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          522                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           12                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         1681                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         1681                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         1681                       # number of overall misses
system.cpu15.dcache.overall_misses::total         1681                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     85772520                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     85772520                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     76564264                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     76564264                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       111780                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       111780                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       178848                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       178848                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        40986                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        40986                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    162336784                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    162336784                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    162336784                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    162336784                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         5741                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         5741                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         2913                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2913                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           37                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           37                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         8654                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         8654                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         8654                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         8654                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.201881                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.201881                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.179197                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.179197                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.081081                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.081081                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.480000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.480000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.194245                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.194245                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.194245                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.194245                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 74005.625539                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 74005.625539                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 146674.835249                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 146674.835249                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        37260                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        37260                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data        14904                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total        14904                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 96571.555027                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 96571.555027                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 96571.555027                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 96571.555027                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2252                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             101                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    22.297030                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          153                       # number of writebacks
system.cpu15.dcache.writebacks::total             153                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data          810                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total          810                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          398                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          398                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1208                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1208                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1208                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1208                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          349                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          124                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           12                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          473                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          473                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     24903342                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     24903342                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     18492126                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     18492126                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       165186                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       165186                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        39744                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        39744                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     43395468                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     43395468                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     43395468                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     43395468                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.060791                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.060791                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.042568                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.042568                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.054054                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.054054                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.054657                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.054657                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.054657                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.054657                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 71356.280802                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 71356.280802                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 149130.048387                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 149130.048387                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data 13765.500000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 13765.500000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 91745.175476                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 91745.175476                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 91745.175476                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 91745.175476                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             106                       # number of replacements
system.cpu15.icache.tags.tagsinuse          56.206003                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              6541                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           12.775391                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    56.206003                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.109777                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.109777                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           14786                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          14786                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         6541                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          6541                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         6541                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           6541                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         6541                       # number of overall hits
system.cpu15.icache.overall_hits::total          6541                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          596                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          596                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          596                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          596                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          596                       # number of overall misses
system.cpu15.icache.overall_misses::total          596                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     28570967                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     28570967                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     28570967                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     28570967                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     28570967                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     28570967                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         7137                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         7137                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         7137                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         7137                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         7137                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         7137                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.083508                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.083508                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.083508                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.083508                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.083508                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.083508                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 47937.864094                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 47937.864094                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 47937.864094                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 47937.864094                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 47937.864094                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 47937.864094                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          106                       # number of writebacks
system.cpu15.icache.writebacks::total             106                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           84                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           84                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           84                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          512                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          512                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          512                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          512                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          512                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          512                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     21172373                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     21172373                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     21172373                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     21172373                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     21172373                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     21172373                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.071739                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.071739                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.071739                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.071739                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.071739                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.071739                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 41352.291016                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 41352.291016                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 41352.291016                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 41352.291016                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 41352.291016                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 41352.291016                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1642                       # number of replacements
system.l2.tags.tagsinuse                  4117.405420                       # Cycle average of tags in use
system.l2.tags.total_refs                       40482                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9114                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.441738                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2255.926578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1212.925961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      486.601587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       61.108182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.286987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.677850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.355880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.483454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.039137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.293723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        6.142463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        1.070478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        5.386963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.594425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        3.792680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        3.758560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        4.660133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.316092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        4.170499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.444162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.949710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        5.923905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.673796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        3.309651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.961146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.544953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        4.754881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        2.688271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.646323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        8.898224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        4.212411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.902930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.903425                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.137691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.074031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.029700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.251306                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7472                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4579                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2091                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.456055                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    511480                       # Number of tag accesses
system.l2.tags.data_accesses                   511480                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11459                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11459                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6728                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6728                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  119                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 17                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               56                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1844                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5845                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           856                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           408                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst          1200                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           397                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           449                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst          1193                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           955                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst          1078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          1014                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           517                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          1209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17711                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          343                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          200                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          390                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8527                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5845                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                5495                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 856                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 411                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 408                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 241                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                1200                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 471                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 397                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 222                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 449                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 211                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                1193                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 444                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 955                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 356                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 574                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 226                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                1078                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 406                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 605                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 258                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1014                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 384                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 517                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 258                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1209                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 449                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 934                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 335                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 477                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 204                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28082                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5845                       # number of overall hits
system.l2.overall_hits::cpu00.data               5495                       # number of overall hits
system.l2.overall_hits::cpu01.inst                856                       # number of overall hits
system.l2.overall_hits::cpu01.data                411                       # number of overall hits
system.l2.overall_hits::cpu02.inst                408                       # number of overall hits
system.l2.overall_hits::cpu02.data                241                       # number of overall hits
system.l2.overall_hits::cpu03.inst               1200                       # number of overall hits
system.l2.overall_hits::cpu03.data                471                       # number of overall hits
system.l2.overall_hits::cpu04.inst                397                       # number of overall hits
system.l2.overall_hits::cpu04.data                222                       # number of overall hits
system.l2.overall_hits::cpu05.inst                449                       # number of overall hits
system.l2.overall_hits::cpu05.data                211                       # number of overall hits
system.l2.overall_hits::cpu06.inst               1193                       # number of overall hits
system.l2.overall_hits::cpu06.data                444                       # number of overall hits
system.l2.overall_hits::cpu07.inst                955                       # number of overall hits
system.l2.overall_hits::cpu07.data                356                       # number of overall hits
system.l2.overall_hits::cpu08.inst                574                       # number of overall hits
system.l2.overall_hits::cpu08.data                226                       # number of overall hits
system.l2.overall_hits::cpu09.inst               1078                       # number of overall hits
system.l2.overall_hits::cpu09.data                406                       # number of overall hits
system.l2.overall_hits::cpu10.inst                605                       # number of overall hits
system.l2.overall_hits::cpu10.data                258                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1014                       # number of overall hits
system.l2.overall_hits::cpu11.data                384                       # number of overall hits
system.l2.overall_hits::cpu12.inst                517                       # number of overall hits
system.l2.overall_hits::cpu12.data                258                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1209                       # number of overall hits
system.l2.overall_hits::cpu13.data                449                       # number of overall hits
system.l2.overall_hits::cpu14.inst                934                       # number of overall hits
system.l2.overall_hits::cpu14.data                335                       # number of overall hits
system.l2.overall_hits::cpu15.inst                477                       # number of overall hits
system.l2.overall_hits::cpu15.data                204                       # number of overall hits
system.l2.overall_hits::total                   28082                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           240                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           172                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data           209                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           248                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data           148                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data           214                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            70                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1429                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              131                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5884                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1965                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           71                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           57                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           83                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           98                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           80                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           97                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst          133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3170                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          827                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           45                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1523                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1965                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5931                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               256                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                57                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                37                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                56                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                48                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                61                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                83                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data               106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                98                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                38                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                77                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10577                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1965                       # number of overall misses
system.l2.overall_misses::cpu00.data             5931                       # number of overall misses
system.l2.overall_misses::cpu01.inst              256                       # number of overall misses
system.l2.overall_misses::cpu01.data              112                       # number of overall misses
system.l2.overall_misses::cpu02.inst               71                       # number of overall misses
system.l2.overall_misses::cpu02.data               75                       # number of overall misses
system.l2.overall_misses::cpu03.inst               57                       # number of overall misses
system.l2.overall_misses::cpu03.data              112                       # number of overall misses
system.l2.overall_misses::cpu04.inst               37                       # number of overall misses
system.l2.overall_misses::cpu04.data               90                       # number of overall misses
system.l2.overall_misses::cpu05.inst               56                       # number of overall misses
system.l2.overall_misses::cpu05.data               96                       # number of overall misses
system.l2.overall_misses::cpu06.inst               48                       # number of overall misses
system.l2.overall_misses::cpu06.data              112                       # number of overall misses
system.l2.overall_misses::cpu07.inst               61                       # number of overall misses
system.l2.overall_misses::cpu07.data              108                       # number of overall misses
system.l2.overall_misses::cpu08.inst               55                       # number of overall misses
system.l2.overall_misses::cpu08.data               88                       # number of overall misses
system.l2.overall_misses::cpu09.inst               83                       # number of overall misses
system.l2.overall_misses::cpu09.data              106                       # number of overall misses
system.l2.overall_misses::cpu10.inst               98                       # number of overall misses
system.l2.overall_misses::cpu10.data               94                       # number of overall misses
system.l2.overall_misses::cpu11.inst               80                       # number of overall misses
system.l2.overall_misses::cpu11.data              103                       # number of overall misses
system.l2.overall_misses::cpu12.inst               38                       # number of overall misses
system.l2.overall_misses::cpu12.data               90                       # number of overall misses
system.l2.overall_misses::cpu13.inst               97                       # number of overall misses
system.l2.overall_misses::cpu13.data              104                       # number of overall misses
system.l2.overall_misses::cpu14.inst              133                       # number of overall misses
system.l2.overall_misses::cpu14.data              109                       # number of overall misses
system.l2.overall_misses::cpu15.inst               35                       # number of overall misses
system.l2.overall_misses::cpu15.data               77                       # number of overall misses
system.l2.overall_misses::total                 10577                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       254610                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data       120474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        19872                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        21114                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        19872                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        42228                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        43470                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        63342                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        22356                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        79488                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        40986                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        19872                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       747684                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        21114                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        22356                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        39744                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu05.data        19872                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        19872                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        19872                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu11.data        22356                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        19872                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       185058                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1129872240                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     12069785                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      9154782                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     14701554                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      9359712                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     10348344                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11651171                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11597395                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      9674683                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11596554                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11222712                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11640157                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9431748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11366959                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11413980                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      9805590                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1294907366                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    433254312                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     53949996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     13214880                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     10662570                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      6572664                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     10063926                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      8383500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     11774160                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      9018639                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     15510096                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     19908018                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     15473621                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      6658362                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     18184441                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     26468262                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      6791256                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    665888703                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    183124206                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     12084660                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      7243344                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      9742248                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     10250226                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      9913644                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     12387708                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     11888424                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8675333                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data     11086092                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      8439390                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data     10179432                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      9476460                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data     11365542                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     12001446                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      7095546                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    334953701                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    433254312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1312996446                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     53949996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     24154445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     13214880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     16398126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     10662570                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     24443802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      6572664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     19609938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     10063926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     20261988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      8383500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     24038879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     11774160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     23485819                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      9018639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     18350016                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     15510096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     22682646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     19908018                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     19662102                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     15473621                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     21819589                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      6658362                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     18908208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     18184441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     22732501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     26468262                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     23415426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      6791256                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     16901136                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2295749770                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    433254312                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1312996446                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     53949996                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     24154445                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     13214880                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     16398126                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     10662570                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     24443802                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      6572664                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     19609938                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     10063926                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     20261988                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      8383500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     24038879                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     11774160                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     23485819                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      9018639                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     18350016                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     15510096                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     22682646                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     19908018                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     19662102                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     15473621                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     21819589                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      6658362                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     18908208                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     18184441                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     22732501                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     26468262                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     23415426                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      6791256                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     16901136                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2295749770                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11459                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11459                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6728                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6728                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          248                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          178                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data          216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          253                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data          157                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data          220                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1548                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            148                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           83                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           86                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data           89                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data           86                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         1112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst         1257                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         1241                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1016                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          629                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst         1161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1306                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         1067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          398                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          442                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7810                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           11426                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1112                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             523                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             479                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             316                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            1257                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             583                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             434                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             312                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             505                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             307                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            1241                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             556                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1016                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             464                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             629                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             314                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            1161                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             512                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             703                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1094                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             487                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             555                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             348                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1306                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             553                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1067                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             444                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             512                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38659                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7810                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          11426                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1112                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            523                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            479                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            316                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           1257                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            583                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            434                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            312                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            505                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            307                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           1241                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            556                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1016                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            464                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            629                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            314                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           1161                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            512                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            703                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1094                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            487                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            555                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            348                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1306                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            553                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1067                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            444                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            512                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38659                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.378378                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.967742                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.966292                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.967593                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.757576                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.980237                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.942675                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.972727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.886076                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.363636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.851852                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.829268                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.923127                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.950000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.885135                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.828034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.456000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.506024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.503704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.510000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.495327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.528090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.453782                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.561224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.482759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.546512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.468468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.477876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.535714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.761387                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.251601                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.230216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.148225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.045346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.085253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.110891                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.038678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.060039                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.087440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.071490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.139403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.073126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.068468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.074273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.124649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.068359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.151813                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.157165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.138191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.141631                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.098214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.207965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.217391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.126126                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.154062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.182222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.132316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.153543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.126685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.164122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.117647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.166163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.162437                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.151542                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.251601                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.519079                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.230216                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.214149                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.148225                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.237342                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.045346                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.192110                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.085253                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.288462                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.110891                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.312704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.038678                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.201439                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.060039                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.232759                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.087440                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.280255                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.071490                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.207031                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.139403                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.267045                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.073126                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.211499                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.068468                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.258621                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.074273                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.188065                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.124649                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.245495                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.068359                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.274021                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.273597                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.251601                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.519079                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.230216                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.214149                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.148225                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.237342                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.045346                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.192110                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.085253                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.288462                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.110891                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.312704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.038678                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.201439                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.060039                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.232759                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.087440                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.280255                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.071490                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.207031                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.139403                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.267045                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.073126                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.211499                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.068468                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.258621                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.074273                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.188065                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.124649                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.245495                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.068359                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.274021                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.273597                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 18186.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   501.975000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data         9936                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   122.755814                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data        19872                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   202.047847                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data  1738.800000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data   427.986486                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data   104.467290                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data  1135.542857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data          891                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data   584.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   523.221833                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data        10557                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data  2032.363636                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data         1728                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu05.data        19872                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data  1045.894737                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data         1104                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu11.data  1490.400000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data         1104                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1412.656489                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 221369.952978                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 211750.614035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data       217971                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 216199.323529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 217667.720930                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 202908.705882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 208056.625000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 218818.773585                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 205844.319149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data       214751                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 204049.309091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 207859.946429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 200675.489362                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 218595.365385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data       211370                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data       217902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 220072.631883                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220485.654962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 210742.171875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 186125.070423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 187062.631579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 177639.567568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 179712.964286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 174656.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 193019.016393                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 163975.254545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 186868.626506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 203143.040816                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 193420.262500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 175220.052632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 187468.463918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 199009.488722                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 194035.885714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 210059.527760                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221431.929867                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 219721.090909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 219495.272727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 221414.727273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 218089.914894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 220303.200000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 221209.071429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 216153.163636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 211593.487805                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 213194.076923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 216394.615385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 216583.659574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 220382.790698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 218568.115385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 218208.109091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 221735.812500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 219930.204202                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220485.654962                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 221378.594841                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 210742.171875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 215664.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 186125.070423                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 218641.680000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 187062.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 218248.232143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 177639.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 217888.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 179712.964286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 211062.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 174656.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 214632.848214                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 193019.016393                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 217461.287037                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 163975.254545                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 208522.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 186868.626506                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 213987.226415                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 203143.040816                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 209171.297872                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 193420.262500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 211840.669903                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 175220.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 210091.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 187468.463918                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 218581.740385                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 199009.488722                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 214820.422018                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 194035.885714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 219495.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 217051.126974                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220485.654962                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 221378.594841                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 210742.171875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 215664.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 186125.070423                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 218641.680000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 187062.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 218248.232143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 177639.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 217888.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 179712.964286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 211062.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 174656.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 214632.848214                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 193019.016393                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 217461.287037                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 163975.254545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 208522.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 186868.626506                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 213987.226415                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 203143.040816                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 209171.297872                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 193420.262500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 211840.669903                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 175220.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 210091.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 187468.463918                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 218581.740385                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 199009.488722                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 214820.422018                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 194035.885714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 219495.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 217051.126974                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                143                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             4822                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        10                       # number of cycles access was blocked
system.l2.blocked::no_targets                      44                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      14.300000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   109.590909                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1171                       # number of writebacks
system.l2.writebacks::total                      1171                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           750                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           62                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 812                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                812                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          240                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          172                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data          209                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          248                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data          148                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data          214                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1429                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          131                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5884                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           54                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           35                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           71                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2420                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           50                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           50                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1461                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9765                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9765                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       198722                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      3777614                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        30566                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      2683013                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        14198                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data      3276156                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data       386402                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      3903902                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data      2298062                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data      3351878                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data      1085188                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        62312                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       710266                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data       529724                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        31272                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     22339275                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        31120                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       169860                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        15404                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data       356108                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        14788                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data       289604                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        91032                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        14508                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data       277260                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       237762                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        33194                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       278526                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data       187004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        31108                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2027278                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1101805978                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11759510                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      8921130                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     14329693                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      9121258                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     10071636                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11340428                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     11301716                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      9414203                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     11296501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     10923637                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     11330768                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      9176697                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     11082072                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     11117491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      9554585                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1262547303                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    415324888                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     41014283                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      3671520                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      2372612                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       863688                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      2188163                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1513864                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      7367522                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       861878                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      3886590                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst     11699392                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      7588949                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      1078284                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      5410244                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst     15395378                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2589632                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    522826887                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    178094392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     11029496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      6522603                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      9287748                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      9552265                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      9107925                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     11484868                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data     10837337                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      8004252                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      9948039                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      7354622                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      9072226                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      8697405                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      9725627                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data     10823126                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      6719833                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    316261764                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    415324888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1279900370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     41014283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     22789006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      3671520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     15443733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2372612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     23617441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       863688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     18673523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      2188163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     19179561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1513864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     22825296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      7367522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     22139053                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       861878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     17418455                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      3886590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     21244540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst     11699392                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     18278259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      7588949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     20402994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      1078284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     17874102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      5410244                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     20807699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst     15395378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     21940617                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2589632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     16274418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2101635954                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    415324888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1279900370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     41014283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     22789006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      3671520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     15443733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2372612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     23617441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       863688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     18673523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      2188163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     19179561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1513864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     22825296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      7367522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     22139053                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       861878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     17418455                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      3886590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     21244540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst     11699392                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     18278259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      7588949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     20402994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      1078284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     17874102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      5410244                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     20807699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst     15395378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     21940617                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2589632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     16274418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2101635954                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.378378                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.967742                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.966292                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.967593                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.757576                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.980237                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.942675                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.972727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.886076                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.363636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.851852                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.829268                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.923127                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.950000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.885135                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.828034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.456000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.506024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.503704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.510000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.495327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.528090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.453782                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.561224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.482759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.546512                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.468468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.477876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.535714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.761387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.246223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.170863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.035491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.008751                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.009217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.019802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.005641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.033465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.006359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.015504                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.076814                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.031993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.009009                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.019142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.066542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.023438                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.115895                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.156404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.128141                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.128755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.095982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.194690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.202899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.119369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.140056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.164444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.117048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.133858                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.113208                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.152672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.101810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.151057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.157360                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.145373                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.246223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.518729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.170863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.206501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.035491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.227848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.008751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.190395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.009217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.278846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.019802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.302932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.005641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.196043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.033465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.221983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.006359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.267516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.015504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.195312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.076814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.252841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.031993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.201232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.009009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.019142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.175407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.066542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.234234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.023438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.270463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.252593                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.246223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.518729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.170863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.206501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.035491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.227848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.008751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.190395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.009217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.278846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.019802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.302932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.005641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.196043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.033465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.221983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.006359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.267516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.015504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.195312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.076814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.252841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.031993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.201232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.009009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.019142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.175407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.066542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.234234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.023438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.270463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.252593                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 14194.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 15740.058333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        15283                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 15598.912791                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        14198                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 15675.387560                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 15456.080000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 15741.540323                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 15527.445946                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 15662.981308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 15502.685714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        15578                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 15440.565217                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 15580.117647                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        15636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15632.802659                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        15560                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 15441.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        15404                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 15482.956522                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        14788                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 15242.315789                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data        15172                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        14508                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 15403.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 15850.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data        16597                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 15473.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 15583.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        15554                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 15475.404580                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 215871.077194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 206307.192982                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 212407.857143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 210730.779412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 212122.279070                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 197483.058824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 202507.642857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 213239.924528                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 200302.191489                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 209194.462963                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 198611.581818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 202335.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 195248.872340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 213116.769231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 205879.462963                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 212324.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 214572.961081                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215977.580863                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215864.647368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215971.764706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst       215692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       215922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 218816.300000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 216266.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 216691.823529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 215469.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 215921.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 216655.407407                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 216827.114286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215656.800000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 216409.760000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 216836.309859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 215802.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 216044.168182                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216396.588092                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 216264.627451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 217420.100000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 215994.139535                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 217096.931818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 216855.357143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 216695.622642                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 216746.740000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 216331.135135                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 216261.717391                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 216312.411765                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 216005.380952                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 217435.125000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 216125.044444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216462.520000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 216768.806452                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216469.379877                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215977.580863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 215944.047579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215864.647368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 211009.314815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215971.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 214496.291667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       215692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 212769.738739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       215922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 214638.195402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 218816.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 206231.838710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 216266.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 209406.385321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 216691.823529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 214942.262136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 215469.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 207362.559524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 215921.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 212445.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 216655.407407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 205373.696629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 216827.114286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 208193.816327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215656.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 205449.448276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 216409.760000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 214512.360825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 216836.309859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 210967.471154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 215802.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 214137.078947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215221.295853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215977.580863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 215944.047579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215864.647368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 211009.314815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215971.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 214496.291667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       215692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 212769.738739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       215922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 214638.195402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 218816.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 206231.838710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 216266.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 209406.385321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 216691.823529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 214942.262136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 215469.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 207362.559524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 215921.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 212445.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 216655.407407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 205373.696629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 216827.114286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 208193.816327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215656.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 205449.448276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 216409.760000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 214512.360825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 216836.309859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 210967.471154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 215802.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 214137.078947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215221.295853                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3881                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1171                       # Transaction distribution
system.membus.trans_dist::CleanEvict              267                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2475                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            698                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5925                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5828                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3881                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        24126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       696320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  696320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1654                       # Total snoops (count)
system.membus.snoop_fanout::samples             16135                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16135    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16135                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25732452                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48545000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        83784                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        28044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        32518                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            212                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          186                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             38748                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12630                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13596                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8822                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2538                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           715                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3253                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8305                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8305                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20881                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17868                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        22918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        34525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         3300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         3860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         3235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         3655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         2311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         2993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         3144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         2786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         3428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         3406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         2723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         2461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                124085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       966912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1267648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       111168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        49344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        36096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        32064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       130752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        53888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        31232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        29760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        38912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        29504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       127616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        50432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        99584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        46208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        52544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        30784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       117248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        48128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        60608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        34880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       109120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        46272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        33728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       135808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        49216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       105984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        41536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        39552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        27776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4077696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           11611                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            52008                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.368886                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.787889                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24759     47.61%     47.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10242     19.69%     67.30% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3567      6.86%     74.16% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1874      3.60%     77.76% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1341      2.58%     80.34% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1216      2.34%     82.68% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1217      2.34%     85.02% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1193      2.29%     87.31% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1043      2.01%     89.32% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    951      1.83%     91.15% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   980      1.88%     93.03% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   845      1.62%     94.65% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   779      1.50%     96.15% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   749      1.44%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   766      1.47%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   477      0.92%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     9      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              52008                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          166468487                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29471281                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          43963024                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4242349                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           5919284                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1857225                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1762047                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4755418                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           6799761                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1667829                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1718572                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1946702                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1871667                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          4699045                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          6517935                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3839515                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          4114091                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2414099                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          2379644                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          4418721                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          5518148                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          2703526                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          3509786                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          4148048                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          4871048                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          2136341                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1773286                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          4983008                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          6134535                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          4091890                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          4327056                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1946549                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          1738772                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
