set ::env(PROJECT_NAME) brainfuck_cpu
set ::env(DESIGN_TOP) brainfuck_cpu
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/brainfuckcpu/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/brainfuckcpu/rtl/brainfuck_cpu.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
