LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity fulladder is
generic(
	W:=4
)
port ( Cin : in std_logic_vector(w-1 downto 0);
      x   : in std_logic_vector(w-1 downto 0);
      y   : in std_logic_vector(w-1 downto 0);
      s   : out std_logic_vector(w-1 downto 0)
   );
end fulladder;
architecture RTL OF fulladder is
component fulladder is
    port ( Cin : in std_logic;
           x   : in std_logic;
           y   : in std_logic;
           s   : out std_logic;
           Cout : out std_logic
        );
end fulladder;
begin
   add1: fulladder port map ('0',x(0),y(0),s(0),cin(0))
	add2: fulladder port map (cin(0),x(1),y(1),s(1),cin(1))
	add3: fulladder port map (cin(1),x(2),y(2),s(2),cin(2))
	add4: fulladder port map (cin(2),x(3),y(3),s(3),cin(3))
end RTL ;