Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 28 15:47:58 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.142        0.000                      0                  377        0.106        0.000                      0                  377        1.100        0.000                       0                   235  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_adda_pll   {0.000 15.625}       31.250          32.000          
  clk_out1_video_pll  {0.000 7.692}        15.385          65.000          
  clk_out2_adda_pll   {0.000 4.000}        8.000           125.000         
  clkfbout_adda_pll   {0.000 2.500}        5.000           200.000         
  clkfbout_video_pll  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     2  
  clk_out1_adda_pll        27.615        0.000                      0                  106        0.130        0.000                      0                  106       15.125        0.000                       0                    55  
  clk_out1_video_pll        7.028        0.000                      0                  244        0.106        0.000                      0                  244        6.838        0.000                       0                   159  
  clk_out2_adda_pll         6.142        0.000                      0                   27        0.145        0.000                      0                   27        3.500        0.000                       0                    13  
  clkfbout_adda_pll                                                                                                                                                     3.408        0.000                       0                     3  
  clkfbout_video_pll                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_adda_pll
  To Clock:  clk_out1_adda_pll

Setup :            0  Failing Endpoints,  Worst Slack       27.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.615ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.800ns (22.589%)  route 2.742ns (77.411%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 29.837 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.538    -0.989    ad9280_sample_m0/clk_out1
    SLICE_X11Y157        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDCE (Prop_fdce_C_Q)         0.348    -0.641 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.677     0.036    ad9280_sample_m0/wait_cnt[22]
    SLICE_X11Y158        LUT4 (Prop_lut4_I0_O)        0.242     0.278 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.651     0.929    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X11Y159        LUT6 (Prop_lut6_I0_O)        0.105     1.034 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.414     2.448    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X9Y153         LUT6 (Prop_lut6_I3_O)        0.105     2.553 r  ad9280_sample_m0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.553    ad9280_sample_m0/state[1]_i_1_n_0
    SLICE_X9Y153         FDCE                                         r  ad9280_sample_m0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    R4                                                0.000    31.250 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.250    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    32.063 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    33.067    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    26.959 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    28.341    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.418 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.419    29.837    ad9280_sample_m0/clk_out1
    SLICE_X9Y153         FDCE                                         r  ad9280_sample_m0/state_reg[1]/C
                         clock pessimism              0.380    30.216    
                         clock uncertainty           -0.078    30.138    
    SLICE_X9Y153         FDCE (Setup_fdce_C_D)        0.030    30.168    ad9280_sample_m0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         30.168    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                 27.615    

Slack (MET) :             27.617ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.800ns (22.589%)  route 2.742ns (77.411%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 29.837 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.538    -0.989    ad9280_sample_m0/clk_out1
    SLICE_X11Y157        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDCE (Prop_fdce_C_Q)         0.348    -0.641 r  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.677     0.036    ad9280_sample_m0/wait_cnt[22]
    SLICE_X11Y158        LUT4 (Prop_lut4_I0_O)        0.242     0.278 f  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.651     0.929    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X11Y159        LUT6 (Prop_lut6_I0_O)        0.105     1.034 f  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.414     2.448    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X9Y153         LUT6 (Prop_lut6_I2_O)        0.105     2.553 r  ad9280_sample_m0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.553    ad9280_sample_m0/state[0]_i_1_n_0
    SLICE_X9Y153         FDCE                                         r  ad9280_sample_m0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    R4                                                0.000    31.250 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.250    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    32.063 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    33.067    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    26.959 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    28.341    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.418 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.419    29.837    ad9280_sample_m0/clk_out1
    SLICE_X9Y153         FDCE                                         r  ad9280_sample_m0/state_reg[0]/C
                         clock pessimism              0.380    30.216    
                         clock uncertainty           -0.078    30.138    
    SLICE_X9Y153         FDCE (Setup_fdce_C_D)        0.032    30.170    ad9280_sample_m0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         30.170    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                 27.617    

Slack (MET) :             27.636ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.800ns (22.606%)  route 2.739ns (77.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 29.838 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.538    -0.989    ad9280_sample_m0/clk_out1
    SLICE_X11Y157        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDCE (Prop_fdce_C_Q)         0.348    -0.641 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.677     0.036    ad9280_sample_m0/wait_cnt[22]
    SLICE_X11Y158        LUT4 (Prop_lut4_I0_O)        0.242     0.278 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.651     0.929    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X11Y159        LUT6 (Prop_lut6_I0_O)        0.105     1.034 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.411     2.445    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X11Y152        LUT5 (Prop_lut5_I3_O)        0.105     2.550 r  ad9280_sample_m0/wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.550    ad9280_sample_m0/wait_cnt_0[1]
    SLICE_X11Y152        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    R4                                                0.000    31.250 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.250    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    32.063 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    33.067    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    26.959 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    28.341    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.418 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.420    29.838    ad9280_sample_m0/clk_out1
    SLICE_X11Y152        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[1]/C
                         clock pessimism              0.397    30.234    
                         clock uncertainty           -0.078    30.156    
    SLICE_X11Y152        FDCE (Setup_fdce_C_D)        0.030    30.186    ad9280_sample_m0/wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         30.186    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 27.636    

Slack (MET) :             27.638ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.800ns (22.606%)  route 2.739ns (77.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 29.838 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.538    -0.989    ad9280_sample_m0/clk_out1
    SLICE_X11Y157        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDCE (Prop_fdce_C_Q)         0.348    -0.641 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.677     0.036    ad9280_sample_m0/wait_cnt[22]
    SLICE_X11Y158        LUT4 (Prop_lut4_I0_O)        0.242     0.278 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.651     0.929    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X11Y159        LUT6 (Prop_lut6_I0_O)        0.105     1.034 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.411     2.445    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X11Y152        LUT5 (Prop_lut5_I3_O)        0.105     2.550 r  ad9280_sample_m0/wait_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.550    ad9280_sample_m0/wait_cnt_0[2]
    SLICE_X11Y152        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    R4                                                0.000    31.250 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.250    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    32.063 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    33.067    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    26.959 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    28.341    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.418 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.420    29.838    ad9280_sample_m0/clk_out1
    SLICE_X11Y152        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[2]/C
                         clock pessimism              0.397    30.234    
                         clock uncertainty           -0.078    30.156    
    SLICE_X11Y152        FDCE (Setup_fdce_C_D)        0.032    30.188    ad9280_sample_m0/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         30.188    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 27.638    

Slack (MET) :             27.752ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.800ns (23.500%)  route 2.604ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 29.837 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.538    -0.989    ad9280_sample_m0/clk_out1
    SLICE_X11Y157        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDCE (Prop_fdce_C_Q)         0.348    -0.641 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.677     0.036    ad9280_sample_m0/wait_cnt[22]
    SLICE_X11Y158        LUT4 (Prop_lut4_I0_O)        0.242     0.278 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.651     0.929    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X11Y159        LUT6 (Prop_lut6_I0_O)        0.105     1.034 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.277     2.311    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X9Y155         LUT5 (Prop_lut5_I3_O)        0.105     2.416 r  ad9280_sample_m0/wait_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.416    ad9280_sample_m0/wait_cnt_0[11]
    SLICE_X9Y155         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    R4                                                0.000    31.250 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.250    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    32.063 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    33.067    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    26.959 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    28.341    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.418 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.419    29.837    ad9280_sample_m0/clk_out1
    SLICE_X9Y155         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[11]/C
                         clock pessimism              0.380    30.216    
                         clock uncertainty           -0.078    30.138    
    SLICE_X9Y155         FDCE (Setup_fdce_C_D)        0.030    30.168    ad9280_sample_m0/wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         30.168    
                         arrival time                          -2.416    
  -------------------------------------------------------------------
                         slack                                 27.752    

Slack (MET) :             27.754ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.800ns (23.500%)  route 2.604ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 29.837 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.538    -0.989    ad9280_sample_m0/clk_out1
    SLICE_X11Y157        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDCE (Prop_fdce_C_Q)         0.348    -0.641 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.677     0.036    ad9280_sample_m0/wait_cnt[22]
    SLICE_X11Y158        LUT4 (Prop_lut4_I0_O)        0.242     0.278 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.651     0.929    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X11Y159        LUT6 (Prop_lut6_I0_O)        0.105     1.034 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.277     2.311    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X9Y155         LUT5 (Prop_lut5_I3_O)        0.105     2.416 r  ad9280_sample_m0/wait_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.416    ad9280_sample_m0/wait_cnt_0[10]
    SLICE_X9Y155         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    R4                                                0.000    31.250 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.250    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    32.063 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    33.067    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    26.959 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    28.341    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.418 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.419    29.837    ad9280_sample_m0/clk_out1
    SLICE_X9Y155         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[10]/C
                         clock pessimism              0.380    30.216    
                         clock uncertainty           -0.078    30.138    
    SLICE_X9Y155         FDCE (Setup_fdce_C_D)        0.032    30.170    ad9280_sample_m0/wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         30.170    
                         arrival time                          -2.416    
  -------------------------------------------------------------------
                         slack                                 27.754    

Slack (MET) :             27.781ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.800ns (23.573%)  route 2.594ns (76.427%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 29.838 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.538    -0.989    ad9280_sample_m0/clk_out1
    SLICE_X11Y157        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDCE (Prop_fdce_C_Q)         0.348    -0.641 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.677     0.036    ad9280_sample_m0/wait_cnt[22]
    SLICE_X11Y158        LUT4 (Prop_lut4_I0_O)        0.242     0.278 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.651     0.929    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X11Y159        LUT6 (Prop_lut6_I0_O)        0.105     1.034 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.266     2.300    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X11Y154        LUT5 (Prop_lut5_I3_O)        0.105     2.405 r  ad9280_sample_m0/wait_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.405    ad9280_sample_m0/wait_cnt_0[6]
    SLICE_X11Y154        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    R4                                                0.000    31.250 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.250    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    32.063 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    33.067    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    26.959 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    28.341    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.418 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.420    29.838    ad9280_sample_m0/clk_out1
    SLICE_X11Y154        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[6]/C
                         clock pessimism              0.397    30.234    
                         clock uncertainty           -0.078    30.156    
    SLICE_X11Y154        FDCE (Setup_fdce_C_D)        0.030    30.186    ad9280_sample_m0/wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         30.186    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                 27.781    

Slack (MET) :             27.783ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.800ns (23.573%)  route 2.594ns (76.427%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 29.838 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.538    -0.989    ad9280_sample_m0/clk_out1
    SLICE_X11Y157        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDCE (Prop_fdce_C_Q)         0.348    -0.641 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.677     0.036    ad9280_sample_m0/wait_cnt[22]
    SLICE_X11Y158        LUT4 (Prop_lut4_I0_O)        0.242     0.278 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.651     0.929    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X11Y159        LUT6 (Prop_lut6_I0_O)        0.105     1.034 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.266     2.300    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X11Y154        LUT5 (Prop_lut5_I3_O)        0.105     2.405 r  ad9280_sample_m0/wait_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.405    ad9280_sample_m0/wait_cnt_0[8]
    SLICE_X11Y154        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    R4                                                0.000    31.250 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.250    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    32.063 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    33.067    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    26.959 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    28.341    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.418 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.420    29.838    ad9280_sample_m0/clk_out1
    SLICE_X11Y154        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[8]/C
                         clock pessimism              0.397    30.234    
                         clock uncertainty           -0.078    30.156    
    SLICE_X11Y154        FDCE (Setup_fdce_C_D)        0.032    30.188    ad9280_sample_m0/wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         30.188    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                 27.783    

Slack (MET) :             27.807ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 1.889ns (56.408%)  route 1.460ns (43.592%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 29.836 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.538    -0.989    ad9280_sample_m0/clk_out1
    SLICE_X11Y157        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDCE (Prop_fdce_C_Q)         0.379    -0.610 r  ad9280_sample_m0/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          0.782     0.172    ad9280_sample_m0/wait_cnt[0]
    SLICE_X10Y152        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     0.666 r  ad9280_sample_m0/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.666    ad9280_sample_m0/wait_cnt0_carry_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.766 r  ad9280_sample_m0/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.766    ad9280_sample_m0/wait_cnt0_carry__0_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.866 r  ad9280_sample_m0/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.866    ad9280_sample_m0/wait_cnt0_carry__1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.966 r  ad9280_sample_m0/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.966    ad9280_sample_m0/wait_cnt0_carry__2_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.066 r  ad9280_sample_m0/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.066    ad9280_sample_m0/wait_cnt0_carry__3_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.166 r  ad9280_sample_m0/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.166    ad9280_sample_m0/wait_cnt0_carry__4_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.266 r  ad9280_sample_m0/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.266    ad9280_sample_m0/wait_cnt0_carry__5_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.444 r  ad9280_sample_m0/wait_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.678     2.122    ad9280_sample_m0/wait_cnt0_carry__6_n_7
    SLICE_X9Y159         LUT5 (Prop_lut5_I4_O)        0.238     2.360 r  ad9280_sample_m0/wait_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     2.360    ad9280_sample_m0/wait_cnt_0[29]
    SLICE_X9Y159         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    R4                                                0.000    31.250 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.250    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    32.063 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    33.067    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    26.959 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    28.341    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.418 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.418    29.836    ad9280_sample_m0/clk_out1
    SLICE_X9Y159         FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[29]/C
                         clock pessimism              0.380    30.215    
                         clock uncertainty           -0.078    30.137    
    SLICE_X9Y159         FDCE (Setup_fdce_C_D)        0.030    30.167    ad9280_sample_m0/wait_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         30.167    
                         arrival time                          -2.360    
  -------------------------------------------------------------------
                         slack                                 27.807    

Slack (MET) :             27.853ns  (required time - arrival time)
  Source:                 ad9280_sample_m0/wait_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/wait_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.800ns (24.082%)  route 2.522ns (75.918%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 29.838 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.538    -0.989    ad9280_sample_m0/clk_out1
    SLICE_X11Y157        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDCE (Prop_fdce_C_Q)         0.348    -0.641 f  ad9280_sample_m0/wait_cnt_reg[22]/Q
                         net (fo=2, routed)           0.677     0.036    ad9280_sample_m0/wait_cnt[22]
    SLICE_X11Y158        LUT4 (Prop_lut4_I0_O)        0.242     0.278 r  ad9280_sample_m0/wait_cnt[31]_i_8/O
                         net (fo=1, routed)           0.651     0.929    ad9280_sample_m0/wait_cnt[31]_i_8_n_0
    SLICE_X11Y159        LUT6 (Prop_lut6_I0_O)        0.105     1.034 r  ad9280_sample_m0/wait_cnt[31]_i_5/O
                         net (fo=34, routed)          1.194     2.228    ad9280_sample_m0/wait_cnt[31]_i_5_n_0
    SLICE_X11Y153        LUT5 (Prop_lut5_I3_O)        0.105     2.333 r  ad9280_sample_m0/wait_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.333    ad9280_sample_m0/wait_cnt_0[5]
    SLICE_X11Y153        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    R4                                                0.000    31.250 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.250    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    32.063 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004    33.067    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    26.959 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    28.341    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.418 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.420    29.838    ad9280_sample_m0/clk_out1
    SLICE_X11Y153        FDCE                                         r  ad9280_sample_m0/wait_cnt_reg[5]/C
                         clock pessimism              0.397    30.234    
                         clock uncertainty           -0.078    30.156    
    SLICE_X11Y153        FDCE (Setup_fdce_C_D)        0.030    30.186    ad9280_sample_m0/wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         30.186    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                 27.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.480%)  route 0.225ns (61.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.653    -0.396    ad9280_sample_m0/clk_out1
    SLICE_X9Y154         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDCE (Prop_fdce_C_Q)         0.141    -0.255 r  ad9280_sample_m0/sample_cnt_reg[6]/Q
                         net (fo=6, routed)           0.225    -0.029    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.966    -0.749    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.407    -0.342    
    RAMB18_X0Y63         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.159    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.657%)  route 0.221ns (63.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.653    -0.396    ad9280_sample_m0/clk_out1
    SLICE_X9Y154         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDCE (Prop_fdce_C_Q)         0.128    -0.268 r  ad9280_sample_m0/sample_cnt_reg[8]/Q
                         net (fo=4, routed)           0.221    -0.047    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.966    -0.749    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.407    -0.342    
    RAMB18_X0Y63         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.212    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.180ns (22.371%)  route 0.625ns (77.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.593    -0.456    ad9280_sample_m0/clk_out1
    ILOGIC_X0Y146        FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y146        FDCE (Prop_fdce_C_Q)         0.180    -0.276 r  ad9280_sample_m0/adc_data_d0_reg[1]/Q
                         net (fo=1, routed)           0.625     0.349    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.966    -0.749    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.661    -0.088    
    RAMB18_X0Y63         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.271     0.183    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.209%)  route 0.229ns (60.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.653    -0.396    ad9280_sample_m0/clk_out1
    SLICE_X8Y153         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDCE (Prop_fdce_C_Q)         0.148    -0.248 r  ad9280_sample_m0/sample_cnt_reg[3]/Q
                         net (fo=5, routed)           0.229    -0.018    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.966    -0.749    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.407    -0.342    
    RAMB18_X0Y63         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.212    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.356%)  route 0.287ns (63.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.653    -0.396    ad9280_sample_m0/clk_out1
    SLICE_X8Y153         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDCE (Prop_fdce_C_Q)         0.164    -0.232 r  ad9280_sample_m0/sample_cnt_reg[5]/Q
                         net (fo=3, routed)           0.287     0.055    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.966    -0.749    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.407    -0.342    
    RAMB18_X0Y63         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.159    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/adc_data_d0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.180ns (20.995%)  route 0.677ns (79.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.593    -0.456    ad9280_sample_m0/clk_out1
    ILOGIC_X0Y145        FDCE                                         r  ad9280_sample_m0/adc_data_d0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        FDCE (Prop_fdce_C_Q)         0.180    -0.276 r  ad9280_sample_m0/adc_data_d0_reg[0]/Q
                         net (fo=1, routed)           0.677     0.401    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.966    -0.749    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.661    -0.088    
    RAMB18_X0Y63         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.271     0.183    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.879%)  route 0.306ns (65.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.653    -0.396    ad9280_sample_m0/clk_out1
    SLICE_X8Y153         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDCE (Prop_fdce_C_Q)         0.164    -0.232 r  ad9280_sample_m0/sample_cnt_reg[4]/Q
                         net (fo=4, routed)           0.306     0.075    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.966    -0.749    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.407    -0.342    
    RAMB18_X0Y63         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.159    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.956%)  route 0.330ns (70.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.653    -0.396    ad9280_sample_m0/clk_out1
    SLICE_X9Y154         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDCE (Prop_fdce_C_Q)         0.141    -0.255 r  ad9280_sample_m0/sample_cnt_reg[7]/Q
                         net (fo=5, routed)           0.330     0.075    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.966    -0.749    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.407    -0.342    
    RAMB18_X0Y63         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.159    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/sample_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.183ns (51.964%)  route 0.169ns (48.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.653    -0.396    ad9280_sample_m0/clk_out1
    SLICE_X9Y154         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDCE (Prop_fdce_C_Q)         0.141    -0.255 r  ad9280_sample_m0/sample_cnt_reg[9]/Q
                         net (fo=3, routed)           0.169    -0.086    ad9280_sample_m0/Q[9]
    SLICE_X9Y154         LUT5 (Prop_lut5_I0_O)        0.042    -0.044 r  ad9280_sample_m0/sample_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    ad9280_sample_m0/sample_cnt[9]
    SLICE_X9Y154         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.928    -0.787    ad9280_sample_m0/clk_out1
    SLICE_X9Y154         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[9]/C
                         clock pessimism              0.391    -0.396    
    SLICE_X9Y154         FDCE (Hold_fdce_C_D)         0.105    -0.291    ad9280_sample_m0/sample_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ad9280_sample_m0/sample_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample_m0/sample_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.818%)  route 0.172ns (45.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.653    -0.396    ad9280_sample_m0/clk_out1
    SLICE_X8Y153         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDCE (Prop_fdce_C_Q)         0.164    -0.232 r  ad9280_sample_m0/sample_cnt_reg[5]/Q
                         net (fo=3, routed)           0.172    -0.059    ad9280_sample_m0/Q[5]
    SLICE_X8Y153         LUT6 (Prop_lut6_I5_O)        0.045    -0.014 r  ad9280_sample_m0/sample_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    ad9280_sample_m0/sample_cnt[5]
    SLICE_X8Y153         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.928    -0.787    ad9280_sample_m0/clk_out1
    SLICE_X8Y153         FDCE                                         r  ad9280_sample_m0/sample_cnt_reg[5]/C
                         clock pessimism              0.391    -0.396    
    SLICE_X8Y153         FDCE (Hold_fdce_C_D)         0.121    -0.275    ad9280_sample_m0/sample_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_adda_pll
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         31.250      29.080     RAMB18_X0Y63     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         31.250      29.658     BUFGCTRL_X0Y0    adda_pll_m0/inst/clkout1_buf/I
Min Period        n/a     FDCE/C              n/a            1.474         31.250      29.776     ILOGIC_X0Y145    ad9280_sample_m0/adc_data_d0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         31.250      29.776     ILOGIC_X0Y146    ad9280_sample_m0/adc_data_d0_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.474         31.250      29.776     ILOGIC_X0Y171    ad9280_sample_m0/adc_data_d0_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.474         31.250      29.776     ILOGIC_X0Y172    ad9280_sample_m0/adc_data_d0_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.474         31.250      29.776     ILOGIC_X0Y161    ad9280_sample_m0/adc_data_d0_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.474         31.250      29.776     ILOGIC_X0Y162    ad9280_sample_m0/adc_data_d0_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.474         31.250      29.776     ILOGIC_X0Y165    ad9280_sample_m0/adc_data_d0_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.474         31.250      29.776     ILOGIC_X0Y166    ad9280_sample_m0/adc_data_d0_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X11Y157    ad9280_sample_m0/wait_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X11Y155    ad9280_sample_m0/wait_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X11Y155    ad9280_sample_m0/wait_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X11Y155    ad9280_sample_m0/wait_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X11Y155    ad9280_sample_m0/wait_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X11Y156    ad9280_sample_m0/wait_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X11Y156    ad9280_sample_m0/wait_cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X11Y156    ad9280_sample_m0/wait_cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X11Y152    ad9280_sample_m0/wait_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X11Y156    ad9280_sample_m0/wait_cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X11Y157    ad9280_sample_m0/wait_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X11Y157    ad9280_sample_m0/wait_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y152     ad9280_sample_m0/sample_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y152     ad9280_sample_m0/sample_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y152     ad9280_sample_m0/sample_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y152     ad9280_sample_m0/sample_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y153     ad9280_sample_m0/sample_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y153     ad9280_sample_m0/sample_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y153     ad9280_sample_m0/sample_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y153     ad9280_sample_m0/sample_cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[22]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 2.758ns (34.680%)  route 5.195ns (65.320%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 14.000 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.573    -0.847    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     1.278 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.027     2.305    wav_display_m0/timing_gen_xy_m0/doutb[0]
    SLICE_X6Y158         LUT6 (Prop_lut6_I1_O)        0.105     2.410 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.410    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.833 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.290     4.123    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.105     4.228 r  wav_display_m0/timing_gen_xy_m0/v_data[22]_i_1/O
                         net (fo=3, routed)           2.877     7.105    wav_display_m0/timing_gen_xy_m0_n_13
    SLICE_X0Y62          FDRE                                         r  wav_display_m0/v_data_reg[22]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.346    14.000    wav_display_m0/bbstub_clk_out1
    SLICE_X0Y62          FDRE                                         r  wav_display_m0/v_data_reg[22]_lopt_replica/C
                         clock pessimism              0.310    14.310    
                         clock uncertainty           -0.130    14.180    
    SLICE_X0Y62          FDRE (Setup_fdre_C_D)       -0.047    14.133    wav_display_m0/v_data_reg[22]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.133    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 2.758ns (36.568%)  route 4.784ns (63.432%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.573    -0.847    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     1.278 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.027     2.305    wav_display_m0/timing_gen_xy_m0/doutb[0]
    SLICE_X6Y158         LUT6 (Prop_lut6_I1_O)        0.105     2.410 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.410    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.833 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.290     4.123    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.105     4.228 r  wav_display_m0/timing_gen_xy_m0/v_data[22]_i_1/O
                         net (fo=3, routed)           2.466     6.695    wav_display_m0/timing_gen_xy_m0_n_13
    SLICE_X0Y70          FDRE                                         r  wav_display_m0/v_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.339    13.993    wav_display_m0/bbstub_clk_out1
    SLICE_X0Y70          FDRE                                         r  wav_display_m0/v_data_reg[22]/C
                         clock pessimism              0.310    14.303    
                         clock uncertainty           -0.130    14.173    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.047    14.126    wav_display_m0/v_data_reg[22]
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[22]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 2.758ns (38.543%)  route 4.398ns (61.457%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 13.988 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.573    -0.847    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     1.278 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.027     2.305    wav_display_m0/timing_gen_xy_m0/doutb[0]
    SLICE_X6Y158         LUT6 (Prop_lut6_I1_O)        0.105     2.410 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.410    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.833 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.290     4.123    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.105     4.228 r  wav_display_m0/timing_gen_xy_m0/v_data[22]_i_1/O
                         net (fo=3, routed)           2.080     6.308    wav_display_m0/timing_gen_xy_m0_n_13
    SLICE_X0Y75          FDRE                                         r  wav_display_m0/v_data_reg[22]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.334    13.988    wav_display_m0/bbstub_clk_out1
    SLICE_X0Y75          FDRE                                         r  wav_display_m0/v_data_reg[22]_lopt_replica_2/C
                         clock pessimism              0.310    14.298    
                         clock uncertainty           -0.130    14.168    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.047    14.121    wav_display_m0/v_data_reg[22]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 2.772ns (42.620%)  route 3.732ns (57.380%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.573    -0.847    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     1.278 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.027     2.305    wav_display_m0/timing_gen_xy_m0/doutb[0]
    SLICE_X6Y158         LUT6 (Prop_lut6_I1_O)        0.105     2.410 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.410    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.833 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.290     4.123    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.119     4.242 r  wav_display_m0/timing_gen_xy_m0/v_data[23]_i_1/O
                         net (fo=2, routed)           1.414     5.656    wav_display_m0/timing_gen_xy_m0_n_12
    SLICE_X0Y122         FDRE                                         r  wav_display_m0/v_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.319    13.973    wav_display_m0/bbstub_clk_out1
    SLICE_X0Y122         FDRE                                         r  wav_display_m0/v_data_reg[23]/C
                         clock pessimism              0.316    14.289    
                         clock uncertainty           -0.130    14.159    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)       -0.209    13.950    wav_display_m0/v_data_reg[23]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[23]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 2.772ns (43.611%)  route 3.584ns (56.389%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.973 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.573    -0.847    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     1.278 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.027     2.305    wav_display_m0/timing_gen_xy_m0/doutb[0]
    SLICE_X6Y158         LUT6 (Prop_lut6_I1_O)        0.105     2.410 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.410    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.833 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.290     4.123    wav_display_m0/timing_gen_xy_m0/CO[0]
    SLICE_X3Y153         LUT3 (Prop_lut3_I2_O)        0.119     4.242 r  wav_display_m0/timing_gen_xy_m0/v_data[23]_i_1/O
                         net (fo=2, routed)           1.266     5.509    wav_display_m0/timing_gen_xy_m0_n_12
    SLICE_X0Y122         FDRE                                         r  wav_display_m0/v_data_reg[23]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.319    13.973    wav_display_m0/bbstub_clk_out1
    SLICE_X0Y122         FDRE                                         r  wav_display_m0/v_data_reg[23]_lopt_replica/C
                         clock pessimism              0.316    14.289    
                         clock uncertainty           -0.130    14.159    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)       -0.221    13.938    wav_display_m0/v_data_reg[23]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.938    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 2.758ns (45.342%)  route 3.325ns (54.658%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 13.975 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.573    -0.847    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     1.278 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.027     2.305    wav_display_m0/timing_gen_xy_m0/doutb[0]
    SLICE_X6Y158         LUT6 (Prop_lut6_I1_O)        0.105     2.410 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.410    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.833 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.750     3.583    wav_display_m0/v_data1
    SLICE_X2Y154         LUT2 (Prop_lut2_I1_O)        0.105     3.688 r  wav_display_m0/v_data[15]_i_1/O
                         net (fo=11, routed)          1.547     5.235    wav_display_m0/v_data[15]_i_1_n_0
    SLICE_X0Y120         FDRE                                         r  wav_display_m0/v_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.321    13.975    wav_display_m0/bbstub_clk_out1
    SLICE_X0Y120         FDRE                                         r  wav_display_m0/v_data_reg[14]/C
                         clock pessimism              0.316    14.291    
                         clock uncertainty           -0.130    14.161    
    SLICE_X0Y120         FDRE (Setup_fdre_C_R)       -0.352    13.809    wav_display_m0/v_data_reg[14]
  -------------------------------------------------------------------
                         required time                         13.809    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[14]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 2.758ns (45.342%)  route 3.325ns (54.658%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 13.975 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.573    -0.847    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     1.278 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.027     2.305    wav_display_m0/timing_gen_xy_m0/doutb[0]
    SLICE_X6Y158         LUT6 (Prop_lut6_I1_O)        0.105     2.410 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.410    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.833 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.750     3.583    wav_display_m0/v_data1
    SLICE_X2Y154         LUT2 (Prop_lut2_I1_O)        0.105     3.688 r  wav_display_m0/v_data[15]_i_1/O
                         net (fo=11, routed)          1.547     5.235    wav_display_m0/v_data[15]_i_1_n_0
    SLICE_X0Y120         FDRE                                         r  wav_display_m0/v_data_reg[14]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.321    13.975    wav_display_m0/bbstub_clk_out1
    SLICE_X0Y120         FDRE                                         r  wav_display_m0/v_data_reg[14]_lopt_replica_2/C
                         clock pessimism              0.316    14.291    
                         clock uncertainty           -0.130    14.161    
    SLICE_X0Y120         FDRE (Setup_fdre_C_R)       -0.352    13.809    wav_display_m0/v_data_reg[14]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         13.809    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[14]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 2.758ns (45.342%)  route 3.325ns (54.658%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 13.975 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.573    -0.847    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     1.278 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.027     2.305    wav_display_m0/timing_gen_xy_m0/doutb[0]
    SLICE_X6Y158         LUT6 (Prop_lut6_I1_O)        0.105     2.410 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.410    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.833 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.750     3.583    wav_display_m0/v_data1
    SLICE_X2Y154         LUT2 (Prop_lut2_I1_O)        0.105     3.688 r  wav_display_m0/v_data[15]_i_1/O
                         net (fo=11, routed)          1.547     5.235    wav_display_m0/v_data[15]_i_1_n_0
    SLICE_X0Y120         FDRE                                         r  wav_display_m0/v_data_reg[14]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.321    13.975    wav_display_m0/bbstub_clk_out1
    SLICE_X0Y120         FDRE                                         r  wav_display_m0/v_data_reg[14]_lopt_replica_3/C
                         clock pessimism              0.316    14.291    
                         clock uncertainty           -0.130    14.161    
    SLICE_X0Y120         FDRE (Setup_fdre_C_R)       -0.352    13.809    wav_display_m0/v_data_reg[14]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         13.809    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[14]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 2.758ns (45.342%)  route 3.325ns (54.658%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 13.975 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.573    -0.847    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     1.278 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.027     2.305    wav_display_m0/timing_gen_xy_m0/doutb[0]
    SLICE_X6Y158         LUT6 (Prop_lut6_I1_O)        0.105     2.410 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.410    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.833 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.750     3.583    wav_display_m0/v_data1
    SLICE_X2Y154         LUT2 (Prop_lut2_I1_O)        0.105     3.688 r  wav_display_m0/v_data[15]_i_1/O
                         net (fo=11, routed)          1.547     5.235    wav_display_m0/v_data[15]_i_1_n_0
    SLICE_X0Y120         FDRE                                         r  wav_display_m0/v_data_reg[14]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.321    13.975    wav_display_m0/bbstub_clk_out1
    SLICE_X0Y120         FDRE                                         r  wav_display_m0/v_data_reg[14]_lopt_replica_4/C
                         clock pessimism              0.316    14.291    
                         clock uncertainty           -0.130    14.161    
    SLICE_X0Y120         FDRE (Setup_fdre_C_R)       -0.352    13.809    wav_display_m0/v_data_reg[14]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         13.809    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             9.650ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[4]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 2.758ns (53.443%)  route 2.403ns (46.557%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 14.133 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.155     2.006    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.956    -3.950 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.501    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.420 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.573    -0.847    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y63         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y63         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     1.278 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.027     2.305    wav_display_m0/timing_gen_xy_m0/doutb[0]
    SLICE_X6Y158         LUT6 (Prop_lut6_I1_O)        0.105     2.410 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.410    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X6Y158         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.833 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.750     3.583    wav_display_m0/v_data1
    SLICE_X2Y154         LUT2 (Prop_lut2_I1_O)        0.105     3.688 r  wav_display_m0/v_data[15]_i_1/O
                         net (fo=11, routed)          0.625     4.313    wav_display_m0/v_data[15]_i_1_n_0
    SLICE_X2Y167         FDRE                                         r  wav_display_m0/v_data_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.385    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    16.198 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.090    17.287    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.092    11.196 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.577    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.654 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         1.479    14.133    wav_display_m0/bbstub_clk_out1
    SLICE_X2Y167         FDRE                                         r  wav_display_m0/v_data_reg[4]_lopt_replica/C
                         clock pessimism              0.384    14.516    
                         clock uncertainty           -0.130    14.386    
    SLICE_X2Y167         FDRE (Setup_fdre_C_R)       -0.423    13.963    wav_display_m0/v_data_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  9.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 color_bar_m0/hs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/timing_gen_xy_m0/hs_d0_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.681    -0.332    color_bar_m0/clk_out1
    SLICE_X1Y151         FDCE                                         r  color_bar_m0/hs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y151         FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  color_bar_m0/hs_reg_d0_reg/Q
                         net (fo=1, routed)           0.098    -0.093    wav_display_m0/timing_gen_xy_m0/hs_reg_d0
    SLICE_X2Y152         SRL16E                                       r  wav_display_m0/timing_gen_xy_m0/hs_d0_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.958    -0.716    wav_display_m0/timing_gen_xy_m0/bbstub_clk_out1
    SLICE_X2Y152         SRL16E                                       r  wav_display_m0/timing_gen_xy_m0/hs_d0_reg_srl3/CLK
                         clock pessimism              0.400    -0.316    
    SLICE_X2Y152         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.199    wav_display_m0/timing_gen_xy_m0/hs_d0_reg_srl3
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_bar_m0/active_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.250ns (58.575%)  route 0.177ns (41.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.681    -0.332    color_bar_m0/clk_out1
    SLICE_X0Y150         FDCE                                         r  color_bar_m0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  color_bar_m0/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.177    -0.014    color_bar_m0/h_cnt_reg_n_0_[4]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.095 r  color_bar_m0/active_x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.095    color_bar_m0/active_x0[4]
    SLICE_X2Y149         FDCE                                         r  color_bar_m0/active_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.872    -0.802    color_bar_m0/clk_out1
    SLICE_X2Y149         FDCE                                         r  color_bar_m0/active_x_reg[4]/C
                         clock pessimism              0.656    -0.146    
    SLICE_X2Y149         FDCE (Hold_fdce_C_D)         0.134    -0.012    color_bar_m0/active_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_bar_m0/active_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.313ns (70.099%)  route 0.134ns (29.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.681    -0.332    color_bar_m0/clk_out1
    SLICE_X0Y150         FDCE                                         r  color_bar_m0/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  color_bar_m0/h_cnt_reg[0]/Q
                         net (fo=8, routed)           0.134    -0.057    color_bar_m0/h_cnt_reg_n_0_[0]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     0.115 r  color_bar_m0/active_x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.115    color_bar_m0/active_x0[3]
    SLICE_X2Y149         FDCE                                         r  color_bar_m0/active_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.872    -0.802    color_bar_m0/clk_out1
    SLICE_X2Y149         FDCE                                         r  color_bar_m0/active_x_reg[3]/C
                         clock pessimism              0.656    -0.146    
    SLICE_X2Y149         FDCE (Hold_fdce_C_D)         0.134    -0.012    color_bar_m0/active_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_bar_m0/active_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.325ns (70.882%)  route 0.134ns (29.118%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.681    -0.332    color_bar_m0/clk_out1
    SLICE_X0Y150         FDCE                                         r  color_bar_m0/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  color_bar_m0/h_cnt_reg[0]/Q
                         net (fo=8, routed)           0.134    -0.057    color_bar_m0/h_cnt_reg_n_0_[0]
    SLICE_X2Y149         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     0.127 r  color_bar_m0/active_x_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.127    color_bar_m0/active_x0[2]
    SLICE_X2Y149         FDCE                                         r  color_bar_m0/active_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.872    -0.802    color_bar_m0/clk_out1
    SLICE_X2Y149         FDCE                                         r  color_bar_m0/active_x_reg[2]/C
                         clock pessimism              0.656    -0.146    
    SLICE_X2Y149         FDCE (Hold_fdce_C_D)         0.134    -0.012    color_bar_m0/active_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_bar_m0/active_x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.391ns (61.683%)  route 0.243ns (38.317%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.599    -0.414    color_bar_m0/clk_out1
    SLICE_X0Y149         FDCE                                         r  color_bar_m0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  color_bar_m0/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.242    -0.031    color_bar_m0/h_cnt_reg_n_0_[2]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     0.166 r  color_bar_m0/active_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.167    color_bar_m0/active_x_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.220 r  color_bar_m0/active_x_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.220    color_bar_m0/active_x0[5]
    SLICE_X2Y150         FDCE                                         r  color_bar_m0/active_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.958    -0.716    color_bar_m0/clk_out1
    SLICE_X2Y150         FDCE                                         r  color_bar_m0/active_x_reg[5]/C
                         clock pessimism              0.656    -0.060    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.134     0.074    color_bar_m0/active_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_bar_m0/active_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.404ns (62.453%)  route 0.243ns (37.547%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.599    -0.414    color_bar_m0/clk_out1
    SLICE_X0Y149         FDCE                                         r  color_bar_m0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  color_bar_m0/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.242    -0.031    color_bar_m0/h_cnt_reg_n_0_[2]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     0.166 r  color_bar_m0/active_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.167    color_bar_m0/active_x_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.233 r  color_bar_m0/active_x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.233    color_bar_m0/active_x0[7]
    SLICE_X2Y150         FDCE                                         r  color_bar_m0/active_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.958    -0.716    color_bar_m0/clk_out1
    SLICE_X2Y150         FDCE                                         r  color_bar_m0/active_x_reg[7]/C
                         clock pessimism              0.656    -0.060    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.134     0.074    color_bar_m0/active_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 color_bar_m0/vs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            grid_display_m0/timing_gen_xy_m0/vs_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.681    -0.332    color_bar_m0/clk_out1
    SLICE_X1Y151         FDCE                                         r  color_bar_m0/vs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y151         FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  color_bar_m0/vs_reg_d0_reg/Q
                         net (fo=1, routed)           0.108    -0.082    grid_display_m0/timing_gen_xy_m0/vs_reg_d0
    SLICE_X1Y152         FDRE                                         r  grid_display_m0/timing_gen_xy_m0/vs_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.958    -0.716    grid_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X1Y152         FDRE                                         r  grid_display_m0/timing_gen_xy_m0/vs_d0_reg/C
                         clock pessimism              0.400    -0.316    
    SLICE_X1Y152         FDRE (Hold_fdre_C_D)         0.070    -0.246    grid_display_m0/timing_gen_xy_m0/vs_d0_reg
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_bar_m0/active_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.427ns (63.742%)  route 0.243ns (36.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.599    -0.414    color_bar_m0/clk_out1
    SLICE_X0Y149         FDCE                                         r  color_bar_m0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  color_bar_m0/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.242    -0.031    color_bar_m0/h_cnt_reg_n_0_[2]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     0.166 r  color_bar_m0/active_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.167    color_bar_m0/active_x_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.256 r  color_bar_m0/active_x_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.256    color_bar_m0/active_x0[6]
    SLICE_X2Y150         FDCE                                         r  color_bar_m0/active_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.958    -0.716    color_bar_m0/clk_out1
    SLICE_X2Y150         FDCE                                         r  color_bar_m0/active_x_reg[6]/C
                         clock pessimism              0.656    -0.060    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.134     0.074    color_bar_m0/active_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_bar_m0/active_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.429ns (63.850%)  route 0.243ns (36.150%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.599    -0.414    color_bar_m0/clk_out1
    SLICE_X0Y149         FDCE                                         r  color_bar_m0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  color_bar_m0/h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.242    -0.031    color_bar_m0/h_cnt_reg_n_0_[2]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     0.166 r  color_bar_m0/active_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.167    color_bar_m0/active_x_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.258 r  color_bar_m0/active_x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.258    color_bar_m0/active_x0[8]
    SLICE_X2Y150         FDCE                                         r  color_bar_m0/active_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.958    -0.716    color_bar_m0/clk_out1
    SLICE_X2Y150         FDCE                                         r  color_bar_m0/active_x_reg[8]/C
                         clock pessimism              0.656    -0.060    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.134     0.074    color_bar_m0/active_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/rdaddress_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.088%)  route 0.081ns (27.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.334ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.472     0.841    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.538 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.039    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.013 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.679    -0.334    wav_display_m0/bbstub_clk_out1
    SLICE_X6Y154         FDRE                                         r  wav_display_m0/rdaddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDRE (Prop_fdre_C_Q)         0.164    -0.170 r  wav_display_m0/rdaddress_reg[3]/Q
                         net (fo=5, routed)           0.081    -0.089    wav_display_m0/rdaddress_reg__0[3]
    SLICE_X7Y154         LUT6 (Prop_lut6_I3_O)        0.045    -0.044 r  wav_display_m0/rdaddress[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    wav_display_m0/p_0_in[5]
    SLICE_X7Y154         FDRE                                         r  wav_display_m0/rdaddress_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.517     0.917    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.246 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.703    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.674 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=157, routed)         0.956    -0.718    wav_display_m0/bbstub_clk_out1
    SLICE_X7Y154         FDRE                                         r  wav_display_m0/rdaddress_reg[5]/C
                         clock pessimism              0.397    -0.321    
    SLICE_X7Y154         FDRE (Hold_fdre_C_D)         0.092    -0.229    wav_display_m0/rdaddress_reg[5]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         15.385      13.215     RAMB18_X0Y63     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y16   video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X3Y150     color_bar_m0/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X2Y151     color_bar_m0/active_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X2Y151     color_bar_m0/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X1Y150     color_bar_m0/active_x_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X2Y149     color_bar_m0/active_x_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X2Y149     color_bar_m0/active_x_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         15.385      14.385     SLICE_X0Y150     color_bar_m0/h_cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y152     wav_display_m0/timing_gen_xy_m0/hs_d0_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y153     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y153     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y154     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y154     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y161     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y161     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y161     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y161     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y152     wav_display_m0/timing_gen_xy_m0/hs_d0_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y152     wav_display_m0/timing_gen_xy_m0/hs_d0_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y152     wav_display_m0/timing_gen_xy_m0/hs_d0_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y153     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y153     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y153     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y153     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y154     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y154     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y154     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         7.692       6.838      SLICE_X2Y154     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_adda_pll
  To Clock:  clk_out2_adda_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.433ns (32.934%)  route 0.882ns (67.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 6.625 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.538    -0.989    ad9708_clk_OBUF
    SLICE_X8Y154         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.433    -0.556 r  rom_addr_reg[3]/Q
                         net (fo=3, routed)           0.882     0.326    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     8.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004     9.817    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     3.709 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     5.091    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.168 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.458     6.625    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.397     7.022    
                         clock uncertainty           -0.064     6.958    
    RAMB18_X0Y62         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490     6.468    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.468    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.433ns (33.841%)  route 0.847ns (66.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 6.625 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.538    -0.989    ad9708_clk_OBUF
    SLICE_X8Y154         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.433    -0.556 r  rom_addr_reg[1]/Q
                         net (fo=3, routed)           0.847     0.291    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     8.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004     9.817    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     3.709 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     5.091    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.168 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.458     6.625    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.397     7.022    
                         clock uncertainty           -0.064     6.958    
    RAMB18_X0Y62         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.490     6.468    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.468    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.433ns (37.051%)  route 0.736ns (62.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 6.625 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.538    -0.989    ad9708_clk_OBUF
    SLICE_X8Y155         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.433    -0.556 r  rom_addr_reg[6]/Q
                         net (fo=3, routed)           0.736     0.180    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     8.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004     9.817    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     3.709 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     5.091    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.168 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.458     6.625    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.397     7.022    
                         clock uncertainty           -0.064     6.958    
    RAMB18_X0Y62         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.490     6.468    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.468    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.433ns (38.093%)  route 0.704ns (61.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.538    -0.989    ad9708_clk_OBUF
    SLICE_X8Y154         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.433    -0.556 r  rom_addr_reg[1]/Q
                         net (fo=3, routed)           0.704     0.148    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     8.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004     9.817    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     3.709 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     5.091    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.168 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.457     6.624    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.397     7.021    
                         clock uncertainty           -0.064     6.957    
    RAMB18_X0Y62         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490     6.467    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.260ns (74.934%)  route 0.421ns (25.066%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 6.587 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.538    -0.989    ad9708_clk_OBUF
    SLICE_X8Y154         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.433    -0.556 r  rom_addr_reg[1]/Q
                         net (fo=3, routed)           0.421    -0.134    rom_addr_reg[1]
    SLICE_X8Y154         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     0.415 r  rom_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.415    rom_addr_reg[0]_i_1_n_0
    SLICE_X8Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.515 r  rom_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.515    rom_addr_reg[4]_i_1_n_0
    SLICE_X8Y156         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     0.693 r  rom_addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.693    rom_addr_reg[8]_i_1_n_7
    SLICE_X8Y156         FDRE                                         r  rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     8.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004     9.817    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     3.709 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     5.091    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.168 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.419     6.587    ad9708_clk_OBUF
    SLICE_X8Y156         FDRE                                         r  rom_addr_reg[8]/C
                         clock pessimism              0.397     6.983    
                         clock uncertainty           -0.064     6.919    
    SLICE_X8Y156         FDRE (Setup_fdre_C_D)        0.101     7.020    rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.433ns (38.511%)  route 0.691ns (61.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.538    -0.989    ad9708_clk_OBUF
    SLICE_X8Y155         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.433    -0.556 r  rom_addr_reg[4]/Q
                         net (fo=3, routed)           0.691     0.136    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     8.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004     9.817    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     3.709 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     5.091    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.168 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.457     6.624    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.397     7.021    
                         clock uncertainty           -0.064     6.957    
    RAMB18_X0Y62         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490     6.467    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.433ns (38.560%)  route 0.690ns (61.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 6.625 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.538    -0.989    ad9708_clk_OBUF
    SLICE_X8Y155         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.433    -0.556 r  rom_addr_reg[4]/Q
                         net (fo=3, routed)           0.690     0.134    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     8.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004     9.817    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     3.709 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     5.091    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.168 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.458     6.625    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.397     7.022    
                         clock uncertainty           -0.064     6.958    
    RAMB18_X0Y62         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490     6.468    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.468    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 1.244ns (74.694%)  route 0.421ns (25.306%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 6.587 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.538    -0.989    ad9708_clk_OBUF
    SLICE_X8Y154         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.433    -0.556 r  rom_addr_reg[1]/Q
                         net (fo=3, routed)           0.421    -0.134    rom_addr_reg[1]
    SLICE_X8Y154         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     0.415 r  rom_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.415    rom_addr_reg[0]_i_1_n_0
    SLICE_X8Y155         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     0.677 r  rom_addr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.677    rom_addr_reg[4]_i_1_n_4
    SLICE_X8Y155         FDRE                                         r  rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     8.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004     9.817    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     3.709 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     5.091    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.168 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.419     6.587    ad9708_clk_OBUF
    SLICE_X8Y155         FDRE                                         r  rom_addr_reg[7]/C
                         clock pessimism              0.397     6.983    
                         clock uncertainty           -0.064     6.919    
    SLICE_X8Y155         FDRE (Setup_fdre_C_D)        0.101     7.020    rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 1.239ns (74.617%)  route 0.421ns (25.383%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 6.587 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.538    -0.989    ad9708_clk_OBUF
    SLICE_X8Y154         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.433    -0.556 r  rom_addr_reg[1]/Q
                         net (fo=3, routed)           0.421    -0.134    rom_addr_reg[1]
    SLICE_X8Y154         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     0.415 r  rom_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.415    rom_addr_reg[0]_i_1_n_0
    SLICE_X8Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.672 r  rom_addr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.672    rom_addr_reg[4]_i_1_n_6
    SLICE_X8Y155         FDRE                                         r  rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     8.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004     9.817    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     3.709 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     5.091    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.168 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.419     6.587    ad9708_clk_OBUF
    SLICE_X8Y155         FDRE                                         r  rom_addr_reg[5]/C
                         clock pessimism              0.397     6.983    
                         clock uncertainty           -0.064     6.919    
    SLICE_X8Y155         FDRE (Setup_fdre_C_D)        0.101     7.020    rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.433ns (41.158%)  route 0.619ns (58.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.065     1.916    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.972    -4.056 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -2.608    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.538    -0.989    ad9708_clk_OBUF
    SLICE_X8Y155         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.433    -0.556 r  rom_addr_reg[7]/Q
                         net (fo=3, routed)           0.619     0.063    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     8.813 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           1.004     9.817    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.107     3.709 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     5.091    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.168 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.457     6.624    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.397     7.021    
                         clock uncertainty           -0.064     6.957    
    RAMB18_X0Y62         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490     6.467    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  6.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.805%)  route 0.219ns (57.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.653    -0.396    ad9708_clk_OBUF
    SLICE_X8Y154         FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  rom_addr_reg[2]/Q
                         net (fo=3, routed)           0.219    -0.013    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.967    -0.748    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.407    -0.341    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.158    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.729%)  route 0.220ns (57.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.653    -0.396    ad9708_clk_OBUF
    SLICE_X8Y155         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  rom_addr_reg[7]/Q
                         net (fo=3, routed)           0.220    -0.012    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.967    -0.748    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.407    -0.341    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.158    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.647%)  route 0.221ns (57.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.653    -0.396    ad9708_clk_OBUF
    SLICE_X8Y154         FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  rom_addr_reg[2]/Q
                         net (fo=3, routed)           0.221    -0.011    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.966    -0.749    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.407    -0.342    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.159    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.920%)  route 0.268ns (62.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.653    -0.396    ad9708_clk_OBUF
    SLICE_X8Y155         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.268     0.037    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.967    -0.748    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.407    -0.341    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.158    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.920%)  route 0.268ns (62.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.653    -0.396    ad9708_clk_OBUF
    SLICE_X8Y155         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.268     0.037    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.966    -0.749    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.407    -0.342    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.159    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.826%)  route 0.270ns (62.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.653    -0.396    ad9708_clk_OBUF
    SLICE_X8Y156         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  rom_addr_reg[8]/Q
                         net (fo=3, routed)           0.270     0.038    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.967    -0.748    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.407    -0.341    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.158    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.826%)  route 0.270ns (62.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.653    -0.396    ad9708_clk_OBUF
    SLICE_X8Y156         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y156         FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  rom_addr_reg[8]/Q
                         net (fo=3, routed)           0.270     0.038    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.966    -0.749    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.407    -0.342    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.159    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.715%)  route 0.271ns (62.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.653    -0.396    ad9708_clk_OBUF
    SLICE_X8Y154         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  rom_addr_reg[3]/Q
                         net (fo=3, routed)           0.271     0.039    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.966    -0.749    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.407    -0.342    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.159    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.232%)  route 0.276ns (62.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.653    -0.396    ad9708_clk_OBUF
    SLICE_X8Y154         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  rom_addr_reg[0]/Q
                         net (fo=3, routed)           0.276     0.045    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.967    -0.748    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.407    -0.341    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.158    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.165%)  route 0.277ns (62.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.440     0.809    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.382    -1.574 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.075    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.653    -0.396    ad9708_clk_OBUF
    SLICE_X8Y155         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.164    -0.232 r  rom_addr_reg[6]/Q
                         net (fo=3, routed)           0.277     0.046    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=2, routed)           0.480     0.880    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.167    -2.287 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.744    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.966    -0.749    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y62         RAMB18E1                                     r  da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.407    -0.342    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.159    da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_adda_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y62     da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y62     da_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1    adda_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y154     rom_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y154     rom_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y154     rom_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y154     rom_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y155     rom_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y155     rom_addr_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y155     rom_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y155     rom_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y155     rom_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y155     rom_addr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y155     rom_addr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y155     rom_addr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y154     rom_addr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adda_pll
  To Clock:  clkfbout_adda_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adda_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adda_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    adda_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  adda_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



