Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: FIFO.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FIFO.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FIFO"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : FIFO
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "FIFO/FIFO.v" in library work
Module <FIFO> compiled
No errors in compilation
Analysis of file <"FIFO.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <FIFO> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000001010"
	MEM_SIZE = "00000000000000000000000100000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <FIFO>.
	ADDR_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000001010
	MEM_SIZE = 32'sb00000000000000000000000100000000
INFO:Xst:1433 - Contents of array <MEM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <MEM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <FIFO> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <TMP_Empty> in unit <FIFO> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <TMP_Full> in unit <FIFO> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <FIFO>.
    Related source file is "FIFO/FIFO.v".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x10-bit dual-port RAM <Mram_MEM> for signal <MEM>.
    Found 10-bit tristate buffer for signal <Dout>.
    Found 9-bit adder for signal <old_rdIndex_1$addsub0000> created at line 49.
    Found 9-bit adder for signal <old_wrIndex_2$addsub0000> created at line 45.
    Found 9-bit register for signal <rdIndex>.
    Found 10-bit register for signal <TMP_Dout>.
    Found 9-bit register for signal <wrIndex>.
    Summary:
	inferred   1 RAM(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  10 Tristate(s).
Unit <FIFO> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x10-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 2
 9-bit adder                                           : 2
# Registers                                            : 3
 10-bit register                                       : 1
 9-bit register                                        : 2
# Tristates                                            : 1
 10-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FIFO>.
INFO:Xst:3226 - The RAM <Mram_MEM> will be implemented as a BLOCK RAM, absorbing the following register(s): <TMP_Dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 10-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WR_EN>         | high     |
    |     addrA          | connected to signal <wrIndex>       |          |
    |     diA            | connected to signal <Din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 10-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     enB            | connected to signal <RD_EN>         | high     |
    |     addrB          | connected to signal <rdIndex>       |          |
    |     doB            | connected to signal <TMP_Dout>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <FIFO> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x10-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 2
 9-bit adder                                           : 2
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <wrIndex_8> of sequential type is unconnected in block <FIFO>.
WARNING:Xst:2677 - Node <rdIndex_8> of sequential type is unconnected in block <FIFO>.

Optimizing unit <FIFO> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FIFO, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FIFO.ngr
Top Level Output File Name         : FIFO
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 49
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 14
#      MUXCY                       : 14
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 16
#      FDE                         : 16
# RAMS                             : 1
#      RAMB16_S18_S18              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 12
#      OBUF                        : 2
#      OBUFT                       : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                        8  out of    960     0%  
 Number of Slice Flip Flops:             16  out of   1920     0%  
 Number of 4 input LUTs:                 17  out of   1920     0%  
 Number of IOs:                          26
 Number of bonded IOBs:                  25  out of     66    37%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.286ns (Maximum Frequency: 304.280MHz)
   Minimum input arrival time before clock: 2.893ns
   Maximum output required time after clock: 5.962ns
   Maximum combinational path delay: 6.386ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.286ns (frequency: 304.280MHz)
  Total number of paths / destination ports: 88 / 32
-------------------------------------------------------------------------
Delay:               3.286ns (Levels of Logic = 8)
  Source:            wrIndex_1 (FF)
  Destination:       wrIndex_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: wrIndex_1 to wrIndex_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  wrIndex_1 (wrIndex_1)
     LUT1:I0->O            1   0.612   0.000  Madd_old_wrIndex_2_addsub0000_cy<1>_rt (Madd_old_wrIndex_2_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_old_wrIndex_2_addsub0000_cy<1> (Madd_old_wrIndex_2_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_wrIndex_2_addsub0000_cy<2> (Madd_old_wrIndex_2_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_wrIndex_2_addsub0000_cy<3> (Madd_old_wrIndex_2_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_wrIndex_2_addsub0000_cy<4> (Madd_old_wrIndex_2_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_wrIndex_2_addsub0000_cy<5> (Madd_old_wrIndex_2_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.051   0.000  Madd_old_wrIndex_2_addsub0000_cy<6> (Madd_old_wrIndex_2_addsub0000_cy<6>)
     XORCY:CI->O           1   0.699   0.000  Madd_old_wrIndex_2_addsub0000_xor<7> (old_wrIndex_2_addsub0000<7>)
     FDE:D                     0.268          wrIndex_7
    ----------------------------------------
    Total                      3.286ns (2.755ns logic, 0.532ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              2.893ns (Levels of Logic = 1)
  Source:            WR_EN (PAD)
  Destination:       Mram_MEM (RAM)
  Destination Clock: CLK rising

  Data Path: WR_EN to Mram_MEM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.106   0.697  WR_EN_IBUF (WR_EN_IBUF)
     RAMB16_S18_S18:WEA        1.090          Mram_MEM
    ----------------------------------------
    Total                      2.893ns (2.196ns logic, 0.697ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.962ns (Levels of Logic = 1)
  Source:            Mram_MEM (RAM)
  Destination:       Dout<9> (PAD)
  Source Clock:      CLK rising

  Data Path: Mram_MEM to Dout<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S18_S18:CLKB->DOB9    1   2.436   0.357  Mram_MEM (TMP_Dout<9>)
     OBUFT:I->O                3.169          Dout_9_OBUFT (Dout<9>)
    ----------------------------------------
    Total                      5.962ns (5.605ns logic, 0.357ns route)
                                       (94.0% logic, 6.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               6.386ns (Levels of Logic = 3)
  Source:            RD_EN (PAD)
  Destination:       Dout<9> (PAD)

  Data Path: RD_EN to Dout<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.106   0.750  RD_EN_IBUF (RD_EN_IBUF)
     INV:I->O             10   0.612   0.750  RD_EN_inv1_INV_0 (RD_EN_inv)
     OBUFT:T->O                3.169          Dout_9_OBUFT (Dout<9>)
    ----------------------------------------
    Total                      6.386ns (4.887ns logic, 1.499ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.66 secs
 
--> 

Total memory usage is 274568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    5 (   0 filtered)

