###############################################################
#  Generated by:      Cadence Innovus 22.33-s094_1
#  OS:                Linux x86_64(Host ID cae-europractice1.othr.de)
#  Generated on:      Wed Nov 13 03:31:02 2024
#  Design:            fpga_top
#  Command:           verify_drc
###############################################################
#set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -disable_rules "" -exclude_pg_net false -ignore_cell_blockage false -ignore_trial_route false -limit 1000 -report fpga_top.drc.rpt -use_min_spacing_on_block_obs auto

SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell sb_1__1_/mux_bottom_track_9/g3  ( met1 )
Bounds : ( 1202.235, 1221.580 ) ( 1202.695, 1221.720 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell sb_0__1_/mux_right_track_12/g3  ( met1 )
Bounds : ( 1116.545, 1229.720 ) ( 1117.005, 1229.860 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell sb_1__1_/mux_bottom_track_9/g3  ( met1 )
Bounds : ( 1202.235, 1221.600 ) ( 1202.840, 1221.720 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net prog_clk[0] & Pin of Cell sb_1__1_/mux_bottom_track_9/g3  ( met1 )
Bounds : ( 1201.680, 1221.780 ) ( 1201.890, 1221.905 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net prog_clk[0] & Pin of Cell sb_1__1_/mux_bottom_track_9/g3  ( met1 )
Bounds : ( 1201.975, 1221.395 ) ( 1202.000, 1221.520 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net prog_clk[0] & Pin of Cell sb_1__1_/mux_bottom_track_9/g3  ( met1 )
Bounds : ( 1202.000, 1221.395 ) ( 1202.035, 1221.520 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell cby_1__1_/mux_right_ipin_2/g4  ( met1 )
Bounds : ( 1207.735, 1154.980 ) ( 1208.195, 1155.120 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell cby_1__1_/mux_right_ipin_2/FE_OFC3176_n_11  ( met1 )
Bounds : ( 1204.555, 1154.980 ) ( 1204.725, 1155.120 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell cby_1__1_/mux_right_ipin_2/g5  ( met1 )
Bounds : ( 1203.335, 1154.980 ) ( 1203.795, 1155.120 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell cby_1__1_/mux_right_ipin_2/FE_OFC3176_n_11  ( met1 )
Bounds : ( 1205.040, 1155.705 ) ( 1205.360, 1155.875 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell cby_1__1_/mux_right_ipin_2/FE_OFC3176_n_11  ( met1 )
Bounds : ( 1205.040, 1155.675 ) ( 1205.270, 1155.905 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell cby_1__1_/mux_right_ipin_2/FE_OFC2116_n_9  ( met1 )
Bounds : ( 1210.605, 1154.980 ) ( 1210.775, 1155.120 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell sb_1__0_/mux_left_track_13/g3  ( met1 )
Bounds : ( 1240.835, 1136.480 ) ( 1241.295, 1136.620 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell cbx_1__0_/mux_top_ipin_4/FE_OFC2076_n_10  ( met1 )
Bounds : ( 1273.455, 1101.700 ) ( 1273.625, 1101.840 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell cbx_1__0_/mux_bottom_ipin_0/g5  ( met1 )
Bounds : ( 1291.655, 1096.520 ) ( 1292.115, 1096.660 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net cbx_1__0__0_chanx_left_out[7] & Regular Wire of Net prog_clk[0]  ( met1 )
Bounds : ( 1088.880, 1149.615 ) ( 1089.140, 1149.740 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/FE_OFC3181_cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12__0  ( met1 )
Bounds : ( 1071.895, 1109.840 ) ( 1072.065, 1109.980 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell cby_0__1_/mux_right_ipin_2/g2  ( met1 )
Bounds : ( 1052.745, 1128.340 ) ( 1053.035, 1128.480 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/mux_l2_in_14_  ( met1 )
Bounds : ( 1276.705, 848.620 ) ( 1277.260, 848.760 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g54  ( met1 )
Bounds : ( 1355.345, 736.880 ) ( 1355.805, 737.020 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g32  ( met1 )
Bounds : ( 1365.145, 763.520 ) ( 1365.605, 763.660 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g32  ( met1 )
Bounds : ( 1365.360, 763.475 ) ( 1365.605, 763.705 )


SHORT: ( Metal Short ) Regular Wire of Net grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_sram[30] & Regular Wire of Net prog_clk[0]  ( met1 )
Bounds : ( 1365.450, 763.460 ) ( 1365.590, 763.705 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g52  ( met1 )
Bounds : ( 1367.895, 763.520 ) ( 1368.355, 763.660 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g38  ( met1 )
Bounds : ( 1370.755, 750.200 ) ( 1371.320, 750.320 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g38  ( met1 )
Bounds : ( 1370.755, 750.200 ) ( 1371.215, 750.340 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g56  ( met1 )
Bounds : ( 1342.485, 736.880 ) ( 1342.945, 737.020 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC26_n_126  ( met1 )
Bounds : ( 1347.775, 736.880 ) ( 1347.945, 737.020 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g102  ( met1 )
Bounds : ( 1127.280, 576.995 ) ( 1127.345, 577.225 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g18  ( met1 )
Bounds : ( 1129.965, 577.040 ) ( 1130.440, 577.180 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC2158_n_152  ( met1 )
Bounds : ( 1131.845, 577.040 ) ( 1132.015, 577.180 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_3/g70  ( met1 )
Bounds : ( 1094.080, 723.560 ) ( 1094.555, 723.700 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g2  ( met1 )
Bounds : ( 1145.685, 622.180 ) ( 1146.145, 622.320 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_2/g3  ( met1 )
Bounds : ( 1270.825, 728.680 ) ( 1270.995, 728.940 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_2/g3  ( met1 )
Bounds : ( 1270.800, 728.940 ) ( 1271.055, 729.065 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g48  ( met1 )
Bounds : ( 1078.485, 515.620 ) ( 1078.960, 515.760 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net prog_clk[0] & Regular Wire of Net grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_sram[47]  ( met1 )
Bounds : ( 1077.850, 515.820 ) ( 1078.140, 515.945 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/sky130_osu_sc_18T_hs__inv_1_60_  ( met1 )
Bounds : ( 786.325, 856.760 ) ( 786.495, 856.900 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/mux_l6_in_0_  ( met1 )
Bounds : ( 787.645, 861.940 ) ( 788.105, 862.080 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_5/g95  ( met1 )
Bounds : ( 788.855, 861.940 ) ( 789.025, 862.080 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC294_n_86  ( met1 )
Bounds : ( 728.405, 968.500 ) ( 728.575, 968.640 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC154_n_126  ( met1 )
Bounds : ( 1055.120, 536.895 ) ( 1055.155, 537.020 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net prog_clk[0]  ( met1 )
Bounds : ( 1006.550, 577.180 ) ( 1006.655, 577.195 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g64  ( met1 )
Bounds : ( 1006.655, 577.040 ) ( 1007.115, 577.180 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g64  ( met1 )
Bounds : ( 1006.455, 577.365 ) ( 1006.625, 577.610 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g64  ( met1 )
Bounds : ( 1006.395, 577.365 ) ( 1006.640, 577.595 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC224_n_74  ( met1 )
Bounds : ( 984.705, 577.040 ) ( 984.875, 577.180 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC154_n_126  ( met1 )
Bounds : ( 1055.120, 537.020 ) ( 1055.215, 537.280 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC220_n_130  ( met1 )
Bounds : ( 823.885, 608.860 ) ( 824.055, 609.000 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g58  ( met1 )
Bounds : ( 824.815, 608.860 ) ( 825.275, 609.000 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net prog_clk[0] & Regular Wire of Net grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_sram[56]  ( met1 )
Bounds : ( 824.720, 608.815 ) ( 824.815, 609.045 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g6  ( met1 )
Bounds : ( 754.085, 675.460 ) ( 754.640, 675.600 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g8  ( met1 )
Bounds : ( 758.055, 675.460 ) ( 758.515, 675.600 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g50  ( met1 )
Bounds : ( 905.015, 528.940 ) ( 905.475, 529.080 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC184_n_122  ( met1 )
Bounds : ( 906.235, 528.940 ) ( 906.405, 529.080 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g52  ( met1 )
Bounds : ( 912.935, 528.940 ) ( 913.410, 529.080 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g30  ( met1 )
Bounds : ( 988.945, 488.980 ) ( 989.405, 489.120 )


SHORT: ( Metal Short ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g14  ( met1 )
Bounds : ( 1053.835, 528.940 ) ( 1054.295, 529.080 )


SPACING: ( ParallelRunLength Spacing ) Regular Wire of Net prog_clk[0] & Pin of Cell grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g14  ( met1 )
Bounds : ( 1054.800, 529.140 ) ( 1054.930, 529.265 )


  Total Violations : 59 Viols.
