// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 2025.0 (Release Build #4f8f97ee91)
// 
// Legal Notice: Copyright 2024 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from i_sfc_logic_s_c0_in_exit371_i_const_lambda_2s_c0_enter43_const_lambda_2_3815_0gr
// Created for function/kernel const_lambda_2
// SystemVerilog created on Wed Sep  3 12:26:13 2025


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module const_lambda_2_i_sfc_logic_s_c0_in_exit30000st_lambda_2_3815_0gr (
    input wire [63:0] in_arg_num_rows,
    output wire [0:0] out_c0_exi248_0_tpl,
    output wire [31:0] out_c0_exi248_1_tpl,
    output wire [31:0] out_c0_exi248_2_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_const_lambda_20,
    input wire [0:0] in_c0_eni6_0_tpl,
    input wire [63:0] in_c0_eni6_1_tpl,
    input wire [0:0] in_c0_eni6_2_tpl,
    input wire [31:0] in_c0_eni6_3_tpl,
    input wire [31:0] in_c0_eni6_4_tpl,
    input wire [31:0] in_c0_eni6_5_tpl,
    input wire [31:0] in_c0_eni6_6_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_0_3818_245_q;
    wire [31:0] c_i32_1022_3818_240_q;
    wire [31:0] c_i32_16_3818_251_q;
    wire [31:0] c_i32_1_3818_255_q;
    wire [31:0] c_i32_29_3818_265_q;
    wire [31:0] c_i32_63_3818_249_q;
    wire [63:0] c_i64_0_3818_231_q;
    wire [63:0] c_i64_1022_3818_242_q;
    wire [63:0] c_i64_144115188075855871_3818_257_q;
    wire [63:0] c_i64_1_3818_270_q;
    wire [63:0] c_i64_36028797018963968_3818_246_q;
    wire [63:0] c_i64_4503599627370495_3818_227_q;
    wire [63:0] c_i64_72057594037927935_3818_236_q;
    wire [63:0] c_i64_9218868437227405312_3818_272_q;
    wire [63:0] c_i64_9223372036854775808_3818_271_q;
    wire [0:0] i_acl_10_i_const_lambda_2_3818_133_s;
    reg [31:0] i_acl_10_i_const_lambda_2_3818_133_q;
    wire [30:0] i_acl_10_i_const_lambda_2_3818_133_vt_const_31_q;
    wire [31:0] i_acl_10_i_const_lambda_2_3818_133_vt_join_q;
    wire [0:0] i_acl_10_i_const_lambda_2_3818_133_vt_select_0_b;
    wire [0:0] i_acl_11_i_const_lambda_2_3818_38_s;
    reg [0:0] i_acl_11_i_const_lambda_2_3818_38_q;
    wire [0:0] i_acl_12_demorgan_i_const_lambda_2_3818_159_q;
    wire [0:0] i_acl_12_i_const_lambda_2_3818_39_q;
    wire [0:0] i_acl_13_i_const_lambda_2_3818_40_q;
    wire [0:0] i_acl_13_op_i_const_lambda_2_3818_166_s;
    reg [31:0] i_acl_13_op_i_const_lambda_2_3818_166_q;
    wire [19:0] i_acl_13_op_i_const_lambda_2_3818_166_vt_const_31_q;
    wire [31:0] i_acl_13_op_i_const_lambda_2_3818_166_vt_join_q;
    wire [11:0] i_acl_13_op_i_const_lambda_2_3818_166_vt_select_11_b;
    wire [0:0] i_acl_14_i22_const_lambda_2_3818_161_q;
    wire [0:0] i_acl_14_i_const_lambda_2_3818_43_qi;
    reg [0:0] i_acl_14_i_const_lambda_2_3818_43_q;
    wire [0:0] i_acl_15_i_const_lambda_2_3818_44_s;
    reg [63:0] i_acl_15_i_const_lambda_2_3818_44_q;
    wire [2:0] i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q;
    wire [7:0] i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q;
    wire [63:0] i_acl_15_i_const_lambda_2_3818_44_vt_join_q;
    wire [52:0] i_acl_15_i_const_lambda_2_3818_44_vt_select_55_b;
    wire [0:0] i_acl_16_i_const_lambda_2_3818_45_s;
    reg [63:0] i_acl_16_i_const_lambda_2_3818_45_q;
    wire [63:0] i_acl_16_i_const_lambda_2_3818_45_vt_join_q;
    wire [52:0] i_acl_16_i_const_lambda_2_3818_45_vt_select_55_b;
    wire [63:0] i_acl_17_i25_const_lambda_2_3818_164_q;
    wire [4:0] i_acl_17_i25_const_lambda_2_3818_164_vt_const_63_q;
    wire [63:0] i_acl_17_i25_const_lambda_2_3818_164_vt_join_q;
    wire [58:0] i_acl_17_i25_const_lambda_2_3818_164_vt_select_58_b;
    wire [0:0] i_acl_17_i_const_lambda_2_3818_46_s;
    reg [63:0] i_acl_17_i_const_lambda_2_3818_46_q;
    wire [62:0] i_acl_17_i_const_lambda_2_3818_46_vt_const_63_q;
    wire [63:0] i_acl_17_i_const_lambda_2_3818_46_vt_join_q;
    wire [0:0] i_acl_17_i_const_lambda_2_3818_46_vt_select_0_b;
    wire [0:0] i_acl_18_i_const_lambda_2_3818_47_s;
    reg [63:0] i_acl_18_i_const_lambda_2_3818_47_q;
    wire [63:0] i_acl_18_i_const_lambda_2_3818_47_vt_join_q;
    wire [0:0] i_acl_18_i_const_lambda_2_3818_47_vt_select_0_b;
    wire [0:0] i_acl_19_i_const_lambda_2_3818_48_s;
    reg [31:0] i_acl_19_i_const_lambda_2_3818_48_q;
    wire [20:0] i_acl_19_i_const_lambda_2_3818_48_vt_const_31_q;
    wire [31:0] i_acl_19_i_const_lambda_2_3818_48_vt_join_q;
    wire [10:0] i_acl_19_i_const_lambda_2_3818_48_vt_select_10_b;
    wire [0:0] i_acl_20_i_const_lambda_2_3818_49_s;
    reg [31:0] i_acl_20_i_const_lambda_2_3818_49_q;
    wire [31:0] i_acl_20_i_const_lambda_2_3818_49_vt_join_q;
    wire [10:0] i_acl_20_i_const_lambda_2_3818_49_vt_select_10_b;
    wire [0:0] i_acl_4_i_const_lambda_2_3818_123_s;
    reg [63:0] i_acl_4_i_const_lambda_2_3818_123_q;
    wire [6:0] i_acl_4_i_const_lambda_2_3818_123_vt_const_63_q;
    wire [63:0] i_acl_4_i_const_lambda_2_3818_123_vt_join_q;
    wire [56:0] i_acl_4_i_const_lambda_2_3818_123_vt_select_56_b;
    wire [0:0] i_acl_5_i_const_lambda_2_3818_128_s;
    reg [31:0] i_acl_5_i_const_lambda_2_3818_128_q;
    wire [26:0] i_acl_5_i_const_lambda_2_3818_128_vt_const_31_q;
    wire [31:0] i_acl_5_i_const_lambda_2_3818_128_vt_join_q;
    wire [0:0] i_acl_8_i_const_lambda_2_3818_131_s;
    reg [63:0] i_acl_8_i_const_lambda_2_3818_131_q;
    wire [63:0] i_acl_8_i_const_lambda_2_3818_131_vt_join_q;
    wire [56:0] i_acl_8_i_const_lambda_2_3818_131_vt_select_56_b;
    wire [0:0] i_acl_9_i_const_lambda_2_3818_132_s;
    reg [31:0] i_acl_9_i_const_lambda_2_3818_132_q;
    wire [63:0] i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_dataa;
    wire [0:0] i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_enable;
    wire i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_enable_bitsignaltemp;
    wire [0:0] i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_stall_in;
    wire i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_stall_in_bitsignaltemp;
    wire [0:0] i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_valid_in;
    wire i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_valid_in_bitsignaltemp;
    wire [31:0] i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_result;
    wire [31:0] i_acl_optimized_clz_27_call_i_i_const_lambda_2_3818_126_dataa;
    wire [31:0] i_acl_optimized_clz_27_call_i_i_const_lambda_2_3818_126_result;
    wire [64:0] i_add19_i_const_lambda_2_3818_95_a;
    wire [64:0] i_add19_i_const_lambda_2_3818_95_b;
    logic [64:0] i_add19_i_const_lambda_2_3818_95_o;
    wire [64:0] i_add19_i_const_lambda_2_3818_95_q;
    wire [5:0] i_add19_i_const_lambda_2_3818_95_vt_const_63_q;
    wire [63:0] i_add19_i_const_lambda_2_3818_95_vt_join_q;
    wire [57:0] i_add19_i_const_lambda_2_3818_95_vt_select_57_b;
    wire [32:0] i_add_i21_const_lambda_2_3818_152_a;
    wire [32:0] i_add_i21_const_lambda_2_3818_152_b;
    logic [32:0] i_add_i21_const_lambda_2_3818_152_o;
    wire [32:0] i_add_i21_const_lambda_2_3818_152_q;
    wire [31:0] i_add_i21_const_lambda_2_3818_152_vt_join_q;
    wire [11:0] i_add_i21_const_lambda_2_3818_152_vt_select_11_b;
    wire [1:0] i_add_i_const_lambda_2_3818_94_vt_const_2_q;
    wire [63:0] i_add_i_const_lambda_2_3818_94_vt_join_q;
    wire [32:0] i_add_i_i17_const_lambda_2_3818_129_a;
    wire [32:0] i_add_i_i17_const_lambda_2_3818_129_b;
    logic [32:0] i_add_i_i17_const_lambda_2_3818_129_o;
    wire [32:0] i_add_i_i17_const_lambda_2_3818_129_q;
    wire [31:0] i_and108_i_const_lambda_2_3818_55_vt_join_q;
    wire [4:0] i_and108_i_const_lambda_2_3818_55_vt_select_10_b;
    wire [55:0] i_and10_i_const_lambda_2_3818_97_vt_const_55_q;
    wire [63:0] i_and10_i_const_lambda_2_3818_97_vt_join_q;
    wire [0:0] i_and10_i_const_lambda_2_3818_97_vt_select_56_b;
    wire [0:0] i_and110_i_const_lambda_2_3818_59_s;
    reg [31:0] i_and110_i_const_lambda_2_3818_59_q;
    wire [25:0] i_and110_i_const_lambda_2_3818_59_vt_const_31_q;
    wire [31:0] i_and110_i_const_lambda_2_3818_59_vt_join_q;
    wire [5:0] i_and110_i_const_lambda_2_3818_59_vt_select_5_b;
    wire [31:0] i_and111_i_const_lambda_2_3818_60_vt_join_q;
    wire [0:0] i_and111_i_const_lambda_2_3818_60_vt_select_5_b;
    wire [3:0] i_and122_i_const_lambda_2_3818_63_vt_const_3_q;
    wire [31:0] i_and122_i_const_lambda_2_3818_63_vt_join_q;
    wire [0:0] i_and122_i_const_lambda_2_3818_63_vt_select_4_b;
    wire [27:0] i_and134_i_const_lambda_2_3818_66_vt_const_31_q;
    wire [31:0] i_and134_i_const_lambda_2_3818_66_vt_join_q;
    wire [0:0] i_and134_i_const_lambda_2_3818_66_vt_select_3_b;
    wire [28:0] i_and147_i_const_lambda_2_3818_69_vt_const_31_q;
    wire [31:0] i_and147_i_const_lambda_2_3818_69_vt_join_q;
    wire [0:0] i_and147_i_const_lambda_2_3818_69_vt_select_2_b;
    wire [29:0] i_and160_i_const_lambda_2_3818_72_vt_const_31_q;
    wire [31:0] i_and160_i_const_lambda_2_3818_72_vt_join_q;
    wire [0:0] i_and160_i_const_lambda_2_3818_72_vt_select_1_b;
    wire [31:0] i_and173_i_const_lambda_2_3818_75_vt_join_q;
    wire [0:0] i_and173_i_const_lambda_2_3818_75_vt_select_0_b;
    wire [31:0] i_and18_i_const_lambda_2_3818_110_vt_join_q;
    wire [5:0] i_and18_i_const_lambda_2_3818_110_vt_select_5_b;
    wire [51:0] i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
    wire [63:0] i_and1_i4_const_lambda_2_3818_172_vt_join_q;
    wire [63:0] i_and1_i4_const_lambda_2_3818_172_vt_select_63_in;
    wire [11:0] i_and1_i4_const_lambda_2_3818_172_vt_select_63_b;
    wire [63:0] i_and1_i_const_lambda_2_3818_86_q;
    wire [63:0] i_and1_i_const_lambda_2_3818_86_vt_join_q;
    wire [55:0] i_and1_i_const_lambda_2_3818_86_vt_select_55_b;
    wire [63:0] i_and20_i_const_lambda_2_3818_96_vt_join_q;
    wire [56:0] i_and20_i_const_lambda_2_3818_96_vt_select_56_b;
    wire [63:0] i_and23_i_const_lambda_2_3818_87_q;
    wire [50:0] i_and23_i_const_lambda_2_3818_87_vt_const_63_q;
    wire [63:0] i_and23_i_const_lambda_2_3818_87_vt_join_q;
    wire [12:0] i_and23_i_const_lambda_2_3818_87_vt_select_12_b;
    wire [11:0] i_and29_i_const_lambda_2_3818_27_vt_const_11_q;
    wire [18:0] i_and29_i_const_lambda_2_3818_27_vt_const_31_q;
    wire [31:0] i_and29_i_const_lambda_2_3818_27_vt_join_q;
    wire [0:0] i_and29_i_const_lambda_2_3818_27_vt_select_12_b;
    wire [63:0] i_and2_i_const_lambda_2_3818_5gr_q;
    wire [63:0] i_and2_i_const_lambda_2_3818_5gr_vt_join_q;
    wire [51:0] i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b;
    wire [23:0] i_and2_i_i_const_lambda_2_3818_117_vt_const_23_q;
    wire [63:0] i_and2_i_i_const_lambda_2_3818_117_vt_join_q;
    wire [15:0] i_and2_i_i_const_lambda_2_3818_117_vt_select_39_b;
    wire [0:0] i_and2_or7_i_const_lambda_2_3818_11_s;
    reg [63:0] i_and2_or7_i_const_lambda_2_3818_11_q;
    wire [10:0] i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q;
    wire [63:0] i_and2_or7_i_const_lambda_2_3818_11_vt_join_q;
    wire [52:0] i_and2_or7_i_const_lambda_2_3818_11_vt_select_52_b;
    wire [63:0] i_and2_or7_op_i_const_lambda_2_3818_12_vt_join_q;
    wire [63:0] i_and2_or7_op_i_const_lambda_2_3818_12_vt_select_55_in;
    wire [52:0] i_and2_or7_op_i_const_lambda_2_3818_12_vt_select_55_b;
    wire [24:0] i_and37_i_const_lambda_2_3818_134_vt_const_31_q;
    wire [31:0] i_and37_i_const_lambda_2_3818_134_vt_join_q;
    wire [0:0] i_and37_i_const_lambda_2_3818_134_vt_select_6_b;
    wire [63:0] i_and3_i_const_lambda_2_3818_6gr_vt_join_q;
    wire [63:0] i_and3_i_const_lambda_2_3818_6gr_vt_select_11_in;
    wire [11:0] i_and3_i_const_lambda_2_3818_6gr_vt_select_11_b;
    wire [63:0] i_and45_i_const_lambda_2_3818_140_vt_join_q;
    wire [55:0] i_and45_i_const_lambda_2_3818_140_vt_select_55_b;
    wire [31:0] i_and46_i_const_lambda_2_3818_141_vt_join_q;
    wire [1:0] i_and46_i_const_lambda_2_3818_141_vt_select_5_b;
    wire [63:0] i_and47_i_const_lambda_2_3818_144_q;
    wire [63:0] i_and47_i_const_lambda_2_3818_144_vt_join_q;
    wire [55:0] i_and47_i_const_lambda_2_3818_144_vt_select_55_b;
    wire [31:0] i_and48_i_const_lambda_2_3818_145_vt_join_q;
    wire [1:0] i_and48_i_const_lambda_2_3818_145_vt_select_3_b;
    wire [63:0] i_and4_i_const_lambda_2_3818_175_vt_join_q;
    wire [51:0] i_and4_i_const_lambda_2_3818_175_vt_select_51_b;
    wire [63:0] i_and51_i_const_lambda_2_3818_148_q;
    wire [63:0] i_and51_i_const_lambda_2_3818_148_vt_join_q;
    wire [55:0] i_and51_i_const_lambda_2_3818_148_vt_select_55_b;
    wire [31:0] i_and52_i_const_lambda_2_3818_149_vt_join_q;
    wire [1:0] i_and52_i_const_lambda_2_3818_149_vt_select_1_b;
    wire [54:0] i_and56_i_const_lambda_2_3818_153_vt_const_54_q;
    wire [63:0] i_and56_i_const_lambda_2_3818_153_vt_join_q;
    wire [0:0] i_and56_i_const_lambda_2_3818_153_vt_select_55_b;
    wire [63:0] i_and5_i5_const_lambda_2_3818_176_vt_join_q;
    wire [0:0] i_and5_i5_const_lambda_2_3818_176_vt_select_11_b;
    wire [31:0] i_and7_i_const_lambda_2_3818_105_vt_join_q;
    wire [4:0] i_and7_i_const_lambda_2_3818_105_vt_select_10_b;
    wire [63:0] i_and8_i_const_lambda_2_3818_18_vt_join_q;
    wire [52:0] i_and8_i_const_lambda_2_3818_18_vt_select_55_b;
    wire [63:0] i_and_i1_const_lambda_2_3818_17_vt_join_q;
    wire [63:0] i_and_i1_const_lambda_2_3818_17_vt_select_0_in;
    wire [0:0] i_and_i1_const_lambda_2_3818_17_vt_select_0_b;
    wire [39:0] i_and_i_i_const_lambda_2_3818_114_vt_const_39_q;
    wire [63:0] i_and_i_i_const_lambda_2_3818_114_vt_join_q;
    wire [15:0] i_and_i_i_const_lambda_2_3818_114_vt_select_55_b;
    wire [0:0] i_cmp16_i_const_lambda_2_3818_103_q;
    wire [0:0] i_cmp38_i_const_lambda_2_3818_33_q;
    wire [0:0] i_cmp38_not_i_const_lambda_2_3818_35_q;
    wire [0:0] i_cmp3_i_i_const_lambda_2_3818_118_q;
    wire [33:0] i_cmp41_i_const_lambda_2_3818_138_a;
    wire [33:0] i_cmp41_i_const_lambda_2_3818_138_b;
    logic [33:0] i_cmp41_i_const_lambda_2_3818_138_o;
    wire [0:0] i_cmp41_i_const_lambda_2_3818_138_c;
    wire [0:0] i_cmp46_i_const_lambda_2_3818_36_q;
    wire [0:0] i_cmp59_i_const_lambda_2_3818_157_qi;
    reg [0:0] i_cmp59_i_const_lambda_2_3818_157_q;
    wire [0:0] i_cmp5_i_const_lambda_2_3818_9gr_q;
    wire [0:0] i_cmp_i12_const_lambda_2_3818_106_q;
    wire [0:0] i_cmp_i_const_lambda_2_3818_30_q;
    wire [0:0] i_cmp_i_i_const_lambda_2_3818_115_q;
    wire [0:0] i_cond19_i_i_const_lambda_2_3818_127_s;
    reg [31:0] i_cond19_i_i_const_lambda_2_3818_127_q;
    wire [27:0] i_cond19_i_i_const_lambda_2_3818_127_vt_const_31_q;
    wire [31:0] i_cond19_i_i_const_lambda_2_3818_127_vt_join_q;
    wire [0:0] i_cond_i13_const_lambda_2_3818_108_s;
    reg [31:0] i_cond_i13_const_lambda_2_3818_108_q;
    wire [31:0] i_cond_i13_const_lambda_2_3818_108_vt_join_q;
    wire [5:0] i_cond_i13_const_lambda_2_3818_108_vt_select_5_b;
    wire [0:0] i_cond_i_const_lambda_2_3818_91_s;
    reg [63:0] i_cond_i_const_lambda_2_3818_91_q;
    wire [63:0] i_cond_i_const_lambda_2_3818_91_vt_join_q;
    wire [56:0] i_cond_i_const_lambda_2_3818_91_vt_select_56_b;
    wire [0:0] i_cond_i_i_const_lambda_2_3818_122_s;
    reg [63:0] i_cond_i_i_const_lambda_2_3818_122_q;
    wire [63:0] i_cond_i_i_const_lambda_2_3818_122_vt_join_q;
    wire [56:0] i_cond_i_i_const_lambda_2_3818_122_vt_select_56_b;
    wire [31:0] i_conv14_i_const_lambda_2_3818_22_vt_join_q;
    wire [24:0] i_conv14_i_const_lambda_2_3818_22_vt_select_27_b;
    wire [31:0] i_conv192_i_const_lambda_2_3818_78_vt_join_q;
    wire [0:0] i_conv192_i_const_lambda_2_3818_78_vt_select_0_b;
    wire [63:0] i_conv195_i_const_lambda_2_3818_81_vt_join_q;
    wire [12:0] i_conv195_i_const_lambda_2_3818_81_vt_select_12_b;
    wire [31:0] i_conv197_i_const_lambda_2_3818_82_vt_join_q;
    wire [0:0] i_conv197_i_const_lambda_2_3818_82_vt_select_0_b;
    wire [31:0] i_conv19_i_const_lambda_2_3818_25_vt_join_q;
    wire [27:0] i_conv19_i_const_lambda_2_3818_25_vt_select_27_b;
    wire [63:0] i_conv201_i_const_lambda_2_3818_85_vt_join_q;
    wire [12:0] i_conv201_i_const_lambda_2_3818_85_vt_select_12_b;
    wire [63:0] i_conv82_i_const_lambda_2_3818_169_vt_join_q;
    wire [12:0] i_conv82_i_const_lambda_2_3818_169_vt_select_12_b;
    wire [31:0] i_conv_i_const_lambda_2_3818_20_vt_join_q;
    wire [10:0] i_conv_i_const_lambda_2_3818_20_vt_select_10_b;
    wire [31:0] i_conv_i_i_const_lambda_2_3818_125_vt_join_q;
    wire [26:0] i_conv_i_i_const_lambda_2_3818_125_vt_select_26_b;
    wire [31:0] i_diff_0_in_op_i_const_lambda_2_3818_58_vt_join_q;
    wire [5:0] i_diff_0_in_op_i_const_lambda_2_3818_58_vt_select_5_b;
    wire [0:0] i_exponent_0_i_const_lambda_2_3818_179_s;
    reg [63:0] i_exponent_0_i_const_lambda_2_3818_179_q;
    wire [63:0] i_exponent_0_i_const_lambda_2_3818_179_vt_join_q;
    wire [10:0] i_exponent_0_i_const_lambda_2_3818_179_vt_select_62_b;
    wire [0:0] i_exponent_0_op_i_const_lambda_2_3818_167_s;
    reg [31:0] i_exponent_0_op_i_const_lambda_2_3818_167_q;
    wire [31:0] i_exponent_0_op_i_const_lambda_2_3818_167_vt_join_q;
    wire [11:0] i_exponent_0_op_i_const_lambda_2_3818_167_vt_select_11_b;
    wire [0:0] i_i16_const_lambda_2_3818_113_s;
    reg [31:0] i_i16_const_lambda_2_3818_113_q;
    wire [31:0] i_i16_const_lambda_2_3818_113_vt_join_q;
    wire [5:0] i_i16_const_lambda_2_3818_113_vt_select_5_b;
    wire [0:0] i_leading_zeros_1_i_const_lambda_2_3818_137_s;
    reg [31:0] i_leading_zeros_1_i_const_lambda_2_3818_137_q;
    wire [0:0] i_leading_zeros_2_i_const_lambda_2_3818_139_s;
    reg [31:0] i_leading_zeros_2_i_const_lambda_2_3818_139_q;
    wire [31:0] i_leading_zeros_2_i_const_lambda_2_3818_139_vt_join_q;
    wire [5:0] i_leading_zeros_2_i_const_lambda_2_3818_139_vt_select_5_b;
    wire [63:0] i_llvm_fpga_sync_buffer_i64_arg_num_rows_sync_buffer2_const_lambda_2_3818_2gr_out_buffer_out;
    wire [0:0] i_not_tobool30_i_const_lambda_2_3818_41_q;
    wire [0:0] i_not_tobool57_i_const_lambda_2_3818_160_q;
    wire [63:0] i_or15_i_const_lambda_2_3818_16_q;
    wire [63:0] i_or15_i_const_lambda_2_3818_16_vt_join_q;
    wire [31:0] i_or194_i_const_lambda_2_3818_80_vt_join_q;
    wire [31:0] i_or200_i_const_lambda_2_3818_84_vt_join_q;
    wire [63:0] i_or6_i_const_lambda_2_3818_181_q;
    wire [11:0] i_or7_i_const_lambda_2_3818_8gr_vt_const_63_q;
    wire [63:0] i_or7_i_const_lambda_2_3818_8gr_vt_join_q;
    wire [51:0] i_or7_i_const_lambda_2_3818_8gr_vt_select_51_b;
    wire [31:0] i_or81_i_const_lambda_2_3818_168_vt_join_q;
    wire [12:0] i_or81_i_const_lambda_2_3818_168_vt_select_12_b;
    wire [31:0] i_or_i15_const_lambda_2_3818_111_q;
    wire [31:0] i_or_i15_const_lambda_2_3818_111_vt_join_q;
    wire [5:0] i_or_i15_const_lambda_2_3818_111_vt_select_5_b;
    wire [63:0] i_or_i_const_lambda_2_3818_180_q;
    wire [63:0] i_or_i_const_lambda_2_3818_180_vt_join_q;
    wire [58:0] i_sh_prom132_i_const_lambda_2_3818_64_vt_const_63_q;
    wire [63:0] i_sh_prom132_i_const_lambda_2_3818_64_vt_join_q;
    wire [0:0] i_sh_prom132_i_const_lambda_2_3818_64_vt_select_4_b;
    wire [59:0] i_sh_prom145_i_const_lambda_2_3818_67_vt_const_63_q;
    wire [63:0] i_sh_prom145_i_const_lambda_2_3818_67_vt_join_q;
    wire [0:0] i_sh_prom145_i_const_lambda_2_3818_67_vt_select_3_b;
    wire [60:0] i_sh_prom158_i_const_lambda_2_3818_70_vt_const_63_q;
    wire [63:0] i_sh_prom158_i_const_lambda_2_3818_70_vt_join_q;
    wire [0:0] i_sh_prom158_i_const_lambda_2_3818_70_vt_select_2_b;
    wire [61:0] i_sh_prom171_i_const_lambda_2_3818_73_vt_const_63_q;
    wire [63:0] i_sh_prom171_i_const_lambda_2_3818_73_vt_join_q;
    wire [0:0] i_sh_prom171_i_const_lambda_2_3818_73_vt_select_1_b;
    wire [63:0] i_sh_prom184_i_const_lambda_2_3818_76_vt_join_q;
    wire [0:0] i_sh_prom184_i_const_lambda_2_3818_76_vt_select_0_b;
    wire [63:0] i_sh_prom49_i_const_lambda_2_3818_146_vt_join_q;
    wire [1:0] i_sh_prom49_i_const_lambda_2_3818_146_vt_select_3_b;
    wire [63:0] i_sh_prom53_i_const_lambda_2_3818_150_vt_join_q;
    wire [1:0] i_sh_prom53_i_const_lambda_2_3818_150_vt_select_1_b;
    wire [57:0] i_sh_prom_i19_const_lambda_2_3818_142_vt_const_63_q;
    wire [63:0] i_sh_prom_i19_const_lambda_2_3818_142_vt_join_q;
    wire [1:0] i_sh_prom_i19_const_lambda_2_3818_142_vt_select_5_b;
    wire [63:0] i_sh_prom_i_const_lambda_2_3818_61_vt_join_q;
    wire [0:0] i_sh_prom_i_const_lambda_2_3818_61_vt_select_5_b;
    wire [63:0] i_shl14_i_const_lambda_2_3818_15_vt_join_q;
    wire [0:0] i_shl14_i_const_lambda_2_3818_15_vt_select_12_b;
    wire [31:0] i_shl198_i_const_lambda_2_3818_83_vt_join_q;
    wire [31:0] i_shl198_i_const_lambda_2_3818_83_vt_select_12_in;
    wire [0:0] i_shl198_i_const_lambda_2_3818_83_vt_select_12_b;
    wire [63:0] i_shl2_i_const_lambda_2_3818_173_vt_join_q;
    wire [10:0] i_shl2_i_const_lambda_2_3818_173_vt_select_62_b;
    wire [63:0] i_shl54_i_const_lambda_2_3818_151_vt_join_q;
    wire [58:0] i_shl54_i_const_lambda_2_3818_151_vt_select_58_b;
    wire [63:0] i_shl_i3_const_lambda_2_3818_171_q;
    wire [63:0] i_shl_i3_const_lambda_2_3818_171_vt_join_q;
    wire [0:0] i_shl_i3_const_lambda_2_3818_171_vt_select_63_b;
    wire [0:0] i_shl_i9_const_lambda_2_3818_13_s;
    reg [63:0] i_shl_i9_const_lambda_2_3818_13_q;
    wire [63:0] i_shl_i9_const_lambda_2_3818_13_vt_join_q;
    wire [52:0] i_shl_i9_const_lambda_2_3818_13_vt_select_55_b;
    wire [31:0] i_shl_i_const_lambda_2_3818_79_vt_join_q;
    wire [31:0] i_shl_i_const_lambda_2_3818_79_vt_select_12_in;
    wire [0:0] i_shl_i_const_lambda_2_3818_79_vt_select_12_b;
    wire [63:0] i_shr121_i_const_lambda_2_3818_62_vt_join_q;
    wire [55:0] i_shr121_i_const_lambda_2_3818_62_vt_select_55_b;
    wire [63:0] i_shr133_i_const_lambda_2_3818_65_vt_join_q;
    wire [55:0] i_shr133_i_const_lambda_2_3818_65_vt_select_55_b;
    wire [63:0] i_shr146_i_const_lambda_2_3818_68_vt_join_q;
    wire [55:0] i_shr146_i_const_lambda_2_3818_68_vt_select_55_b;
    wire [63:0] i_shr159_i_const_lambda_2_3818_71_vt_join_q;
    wire [55:0] i_shr159_i_const_lambda_2_3818_71_vt_select_55_b;
    wire [35:0] i_shr17_i_const_lambda_2_3818_23_vt_const_63_q;
    wire [63:0] i_shr17_i_const_lambda_2_3818_23_vt_join_q;
    wire [63:0] i_shr17_i_const_lambda_2_3818_23_vt_select_27_in;
    wire [27:0] i_shr17_i_const_lambda_2_3818_23_vt_select_27_b;
    wire [63:0] i_shr24_i_const_lambda_2_3818_130_vt_join_q;
    wire [63:0] i_shr24_i_const_lambda_2_3818_130_vt_select_55_in;
    wire [55:0] i_shr24_i_const_lambda_2_3818_130_vt_select_55_b;
    wire [63:0] i_shr3_i_const_lambda_2_3818_174_vt_join_q;
    wire [63:0] i_shr3_i_const_lambda_2_3818_174_vt_select_55_in;
    wire [55:0] i_shr3_i_const_lambda_2_3818_174_vt_select_55_b;
    wire [52:0] i_shr4_i_const_lambda_2_3818_7gr_vt_const_63_q;
    wire [63:0] i_shr4_i_const_lambda_2_3818_7gr_vt_join_q;
    wire [10:0] i_shr4_i_const_lambda_2_3818_7gr_vt_select_10_b;
    wire [63:0] i_shr5_i_i_const_lambda_2_3818_120_vt_join_q;
    wire [63:0] i_shr5_i_i_const_lambda_2_3818_120_vt_select_27_in;
    wire [27:0] i_shr5_i_i_const_lambda_2_3818_120_vt_select_27_b;
    wire [63:0] i_shr8_i_i_const_lambda_2_3818_121_vt_join_q;
    wire [63:0] i_shr8_i_i_const_lambda_2_3818_121_vt_select_43_in;
    wire [43:0] i_shr8_i_i_const_lambda_2_3818_121_vt_select_43_b;
    wire [7:0] i_sign_x_0_i_const_lambda_2_3818_53_vt_join_q;
    wire [0:0] i_sign_x_0_i_const_lambda_2_3818_53_vt_select_0_b;
    wire [7:0] i_sign_x_0_in_i_const_lambda_2_3818_51_vt_join_q;
    wire [0:0] i_sign_x_0_in_i_const_lambda_2_3818_51_vt_select_0_b;
    wire [7:0] i_sign_y_0_i_const_lambda_2_3818_52_vt_join_q;
    wire [0:0] i_sign_y_0_i_const_lambda_2_3818_52_vt_select_0_b;
    wire [7:0] i_sign_y_0_in_i_const_lambda_2_3818_50_vt_join_q;
    wire [0:0] i_sign_y_0_in_i_const_lambda_2_3818_50_vt_select_0_b;
    wire [32:0] i_sub105_i_const_lambda_2_3818_54_a;
    wire [32:0] i_sub105_i_const_lambda_2_3818_54_b;
    logic [32:0] i_sub105_i_const_lambda_2_3818_54_o;
    wire [32:0] i_sub105_i_const_lambda_2_3818_54_q;
    wire [32:0] i_sub55_i_const_lambda_2_3818_156_a;
    wire [32:0] i_sub55_i_const_lambda_2_3818_156_b;
    logic [32:0] i_sub55_i_const_lambda_2_3818_156_o;
    wire [32:0] i_sub55_i_const_lambda_2_3818_156_q;
    wire [31:0] i_sub55_op_i_const_lambda_2_3818_165_vt_join_q;
    wire [11:0] i_sub55_op_i_const_lambda_2_3818_165_vt_select_11_b;
    wire [32:0] i_sub_i14_const_lambda_2_3818_109_a;
    wire [32:0] i_sub_i14_const_lambda_2_3818_109_b;
    logic [32:0] i_sub_i14_const_lambda_2_3818_109_o;
    wire [32:0] i_sub_i14_const_lambda_2_3818_109_q;
    wire [17:0] i_sub_i14_const_lambda_2_3818_109_vt_const_31_q;
    wire [31:0] i_sub_i14_const_lambda_2_3818_109_vt_join_q;
    wire [13:0] i_sub_i14_const_lambda_2_3818_109_vt_select_13_b;
    wire [32:0] i_sub_i_const_lambda_2_3818_26_a;
    wire [32:0] i_sub_i_const_lambda_2_3818_26_b;
    logic [32:0] i_sub_i_const_lambda_2_3818_26_o;
    wire [32:0] i_sub_i_const_lambda_2_3818_26_q;
    wire [0:0] i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_s;
    reg [31:0] i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q;
    wire [0:0] i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_s;
    reg [31:0] i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q;
    wire [0:0] i_tobool109_i_const_lambda_2_3818_56_q;
    wire [0:0] i_tobool10_i_const_lambda_2_3818_89_qi;
    reg [0:0] i_tobool10_i_const_lambda_2_3818_89_q;
    wire [0:0] i_tobool11_i_const_lambda_2_3818_98_q;
    wire [0:0] i_tobool38_i_const_lambda_2_3818_135_q;
    wire [0:0] i_tobool57_i_const_lambda_2_3818_154_qi;
    reg [0:0] i_tobool57_i_const_lambda_2_3818_154_q;
    wire [0:0] i_tobool_i_const_lambda_2_3818_177_q;
    wire [31:0] i_tr2_i_const_lambda_2_3818_21_vt_join_q;
    wire [28:0] i_tr2_i_const_lambda_2_3818_21_vt_select_31_b;
    wire [31:0] i_tr_i_const_lambda_2_3818_19_vt_join_q;
    wire [63:0] i_unnamed_const_lambda_2_3818_14_vt_join_q;
    wire [63:0] i_unnamed_const_lambda_2_3818_14_vt_select_12_in;
    wire [12:0] i_unnamed_const_lambda_2_3818_14_vt_select_12_b;
    wire [63:0] i_unnamed_const_lambda_2_3818_170_vt_join_q;
    wire [63:0] i_unnamed_const_lambda_2_3818_170_vt_select_63_in;
    wire [12:0] i_unnamed_const_lambda_2_3818_170_vt_select_63_b;
    wire [0:0] i_unnamed_const_lambda_2_3818_223_s;
    reg [31:0] i_unnamed_const_lambda_2_3818_223_q;
    wire [63:0] i_unnamed_const_lambda_2_3818_28_q;
    wire [63:0] i_unnamed_const_lambda_2_3818_28_vt_join_q;
    wire [63:0] i_unnamed_const_lambda_2_3818_29_vt_join_q;
    wire [10:0] i_unnamed_const_lambda_2_3818_29_vt_select_10_b;
    wire [63:0] i_xor14_i_const_lambda_2_3818_92_q;
    wire [63:0] i_xor14_i_const_lambda_2_3818_92_vt_join_q;
    wire [56:0] i_xor14_i_const_lambda_2_3818_92_vt_select_56_b;
    wire [63:0] i_xor_i_const_lambda_2_3818_88_vt_join_q;
    wire [0:0] i_xor_i_const_lambda_2_3818_88_vt_select_12_b;
    wire [63:0] i_xor_lobit_i_const_lambda_2_3818_93_vt_join_q;
    wire [63:0] i_xor_lobit_i_const_lambda_2_3818_93_vt_select_0_in;
    wire [0:0] i_xor_lobit_i_const_lambda_2_3818_93_vt_select_0_b;
    wire [63:0] bgTrunc_i_add19_i_const_lambda_2_3818_95_sel_x_b;
    wire [31:0] bgTrunc_i_add_i21_const_lambda_2_3818_152_sel_x_b;
    wire [63:0] bgTrunc_i_add_i_const_lambda_2_3818_94_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i17_const_lambda_2_3818_129_sel_x_b;
    wire [31:0] bgTrunc_i_sub105_i_const_lambda_2_3818_54_sel_x_b;
    wire [31:0] bgTrunc_i_sub55_i_const_lambda_2_3818_156_sel_x_b;
    wire [31:0] bgTrunc_i_sub_i14_const_lambda_2_3818_109_sel_x_b;
    wire [31:0] bgTrunc_i_sub_i_const_lambda_2_3818_26_sel_x_b;
    wire [31:0] c_i32_134217728_3818_243_recast_x_q;
    wire [31:0] i_cond11_tr_i_i_const_lambda_2_3818_124_sel_x_b;
    wire [31:0] i_conv192_i_const_lambda_2_3818_78_sel_x_b;
    wire [63:0] i_conv195_i_const_lambda_2_3818_81_sel_x_b;
    wire [31:0] i_conv197_i_const_lambda_2_3818_82_sel_x_b;
    wire [63:0] i_conv201_i_const_lambda_2_3818_85_sel_x_b;
    wire [63:0] i_conv82_i_const_lambda_2_3818_169_sel_x_b;
    wire [63:0] i_sh_prom132_i_const_lambda_2_3818_64_sel_x_b;
    wire [63:0] i_sh_prom145_i_const_lambda_2_3818_67_sel_x_b;
    wire [63:0] i_sh_prom158_i_const_lambda_2_3818_70_sel_x_b;
    wire [63:0] i_sh_prom171_i_const_lambda_2_3818_73_sel_x_b;
    wire [63:0] i_sh_prom184_i_const_lambda_2_3818_76_sel_x_b;
    wire [63:0] i_sh_prom49_i_const_lambda_2_3818_146_sel_x_b;
    wire [63:0] i_sh_prom53_i_const_lambda_2_3818_150_sel_x_b;
    wire [63:0] i_sh_prom_i19_const_lambda_2_3818_142_sel_x_b;
    wire [63:0] i_sh_prom_i_const_lambda_2_3818_61_sel_x_b;
    wire [5:0] i_shl50_i_const_lambda_2_4060_0gr_shift_narrow_x_b;
    wire [5:0] i_shl54_i_const_lambda_2_4068_0gr_shift_narrow_x_b;
    wire [5:0] i_shl_i20_const_lambda_2_4052_0gr_shift_narrow_x_b;
    wire [5:0] i_shr121_i_const_lambda_2_3915_0gr_shift_narrow_x_b;
    wire [5:0] i_shr133_i_const_lambda_2_3922_0gr_shift_narrow_x_b;
    wire [5:0] i_shr146_i_const_lambda_2_3929_0gr_shift_narrow_x_b;
    wire [5:0] i_shr159_i_const_lambda_2_3936_0gr_shift_narrow_x_b;
    wire [5:0] i_shr172_i_const_lambda_2_3943_0gr_shift_narrow_x_b;
    wire [31:0] i_shr17_tr_i_const_lambda_2_3818_24_sel_x_b;
    wire [5:0] i_shr185_i_const_lambda_2_3950_0gr_shift_narrow_x_b;
    wire [7:0] i_sign_x_0_in_i_const_lambda_2_3818_51_sel_x_b;
    wire [7:0] i_sign_y_0_in_i_const_lambda_2_3818_50_sel_x_b;
    wire [31:0] i_tr2_i_const_lambda_2_3818_21_sel_x_b;
    wire [31:0] i_tr_i_const_lambda_2_3818_19_sel_x_b;
    wire [7:0] cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [22:0] cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [7:0] exp_x_uid800_i_cmp_i_i_i_const_lambda_2_3818_222_b;
    wire [22:0] frac_x_uid801_i_cmp_i_i_i_const_lambda_2_3818_222_b;
    wire [0:0] expXIsZero_uid802_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] expXIsMax_uid803_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] fracXIsZero_uid804_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] fracXIsNotZero_uid805_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] excZ_x_uid806_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] excN_x_uid808_i_cmp_i_i_i_const_lambda_2_3818_222_qi;
    reg [0:0] excN_x_uid808_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [30:0] expFracX_uid836_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [32:0] efxGTefy_uid840_i_cmp_i_i_i_const_lambda_2_3818_222_a;
    wire [32:0] efxGTefy_uid840_i_cmp_i_i_i_const_lambda_2_3818_222_b;
    logic [32:0] efxGTefy_uid840_i_cmp_i_i_i_const_lambda_2_3818_222_o;
    wire [0:0] efxGTefy_uid840_i_cmp_i_i_i_const_lambda_2_3818_222_c;
    wire [0:0] signX_uid845_i_cmp_i_i_i_const_lambda_2_3818_222_b;
    wire [1:0] two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [1:0] concSXSY_uid848_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] sxLTsy_uid849_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] xorSigns_uid850_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] sxEQsy_uid851_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] expFracCompMux_uid852_i_cmp_i_i_i_const_lambda_2_3818_222_s;
    reg [0:0] expFracCompMux_uid852_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] invExcXZ_uid854_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] rc2_uid856_i_cmp_i_i_i_const_lambda_2_3818_222_qi;
    reg [0:0] rc2_uid856_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] sxEQsyExpFracCompMux_uid857_i_cmp_i_i_i_const_lambda_2_3818_222_qi;
    reg [0:0] sxEQsyExpFracCompMux_uid857_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] r_uid858_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [0:0] rPostExc_uid859_i_cmp_i_i_i_const_lambda_2_3818_222_s;
    reg [0:0] rPostExc_uid859_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    wire [7:0] exp_x_uid865_i_conv19_i312_i_const_lambda_2_3818_208_b;
    wire [22:0] frac_x_uid866_i_conv19_i312_i_const_lambda_2_3818_208_b;
    wire [0:0] excZ_x_uid867_i_conv19_i312_i_const_lambda_2_3818_208_qi;
    reg [0:0] excZ_x_uid867_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [0:0] expXIsMax_uid868_i_conv19_i312_i_const_lambda_2_3818_208_qi;
    reg [0:0] expXIsMax_uid868_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [0:0] fracXIsZero_uid869_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [0:0] fracXIsNotZero_uid870_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [0:0] excI_x_uid871_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [0:0] excN_x_uid872_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [0:0] invExpXIsMax_uid873_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [0:0] InvExpXIsZero_uid874_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [0:0] excR_x_uid875_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [51:0] fracR_uid879_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [10:0] expR_uid881_i_conv19_i312_i_const_lambda_2_3818_208_in;
    wire [10:0] expR_uid881_i_conv19_i312_i_const_lambda_2_3818_208_b;
    wire [14:0] expUdf_uid882_i_conv19_i312_i_const_lambda_2_3818_208_a;
    wire [14:0] expUdf_uid882_i_conv19_i312_i_const_lambda_2_3818_208_b;
    logic [14:0] expUdf_uid882_i_conv19_i312_i_const_lambda_2_3818_208_o;
    wire [0:0] expUdf_uid882_i_conv19_i312_i_const_lambda_2_3818_208_n;
    wire [10:0] expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [14:0] expOvf_uid884_i_conv19_i312_i_const_lambda_2_3818_208_a;
    wire [14:0] expOvf_uid884_i_conv19_i312_i_const_lambda_2_3818_208_b;
    logic [14:0] expOvf_uid884_i_conv19_i312_i_const_lambda_2_3818_208_o;
    wire [0:0] expOvf_uid884_i_conv19_i312_i_const_lambda_2_3818_208_n;
    wire [0:0] inRegAndUdf_uid885_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [0:0] excRZero_uid886_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [0:0] inRegAndOvf_uid887_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [0:0] excRInf_uid888_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [2:0] concExc_uid889_i_conv19_i312_i_const_lambda_2_3818_208_q;
    reg [1:0] excREnc_uid890_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [51:0] oneFracRPostExc2_uid891_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [1:0] fracRPostExc_uid894_i_conv19_i312_i_const_lambda_2_3818_208_s;
    reg [51:0] fracRPostExc_uid894_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [1:0] expRPostExc_uid898_i_conv19_i312_i_const_lambda_2_3818_208_s;
    reg [10:0] expRPostExc_uid898_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [0:0] signX_uid899_i_conv19_i312_i_const_lambda_2_3818_208_b;
    wire [63:0] fpRes_uid900_i_conv19_i312_i_const_lambda_2_3818_208_q;
    wire [0:0] sx_uid902_i_conv19_i312_i_neg_const_lambda_2_3818_213_b;
    wire [51:0] fracX_uid903_i_conv19_i312_i_neg_const_lambda_2_3818_213_b;
    wire [10:0] expX_uid904_i_conv19_i312_i_neg_const_lambda_2_3818_213_b;
    wire [62:0] expFracX_uid905_i_conv19_i312_i_neg_const_lambda_2_3818_213_q;
    wire [0:0] invSX_uid908_i_conv19_i312_i_neg_const_lambda_2_3818_213_q;
    wire [63:0] negResult_uid909_i_conv19_i312_i_neg_const_lambda_2_3818_213_q;
    wire [7:0] exp_x_uid915_i_conv19_i_i_const_lambda_2_3818_193_b;
    wire [22:0] frac_x_uid916_i_conv19_i_i_const_lambda_2_3818_193_b;
    wire [0:0] excZ_x_uid917_i_conv19_i_i_const_lambda_2_3818_193_qi;
    reg [0:0] excZ_x_uid917_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [0:0] expXIsMax_uid918_i_conv19_i_i_const_lambda_2_3818_193_qi;
    reg [0:0] expXIsMax_uid918_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [0:0] fracXIsZero_uid919_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [0:0] fracXIsNotZero_uid920_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [0:0] excI_x_uid921_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [0:0] excN_x_uid922_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [0:0] invExpXIsMax_uid923_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [0:0] InvExpXIsZero_uid924_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [0:0] excR_x_uid925_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [51:0] fracR_uid929_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [10:0] expR_uid931_i_conv19_i_i_const_lambda_2_3818_193_in;
    wire [10:0] expR_uid931_i_conv19_i_i_const_lambda_2_3818_193_b;
    wire [14:0] expUdf_uid932_i_conv19_i_i_const_lambda_2_3818_193_a;
    wire [14:0] expUdf_uid932_i_conv19_i_i_const_lambda_2_3818_193_b;
    logic [14:0] expUdf_uid932_i_conv19_i_i_const_lambda_2_3818_193_o;
    wire [0:0] expUdf_uid932_i_conv19_i_i_const_lambda_2_3818_193_n;
    wire [14:0] expOvf_uid934_i_conv19_i_i_const_lambda_2_3818_193_a;
    wire [14:0] expOvf_uid934_i_conv19_i_i_const_lambda_2_3818_193_b;
    logic [14:0] expOvf_uid934_i_conv19_i_i_const_lambda_2_3818_193_o;
    wire [0:0] expOvf_uid934_i_conv19_i_i_const_lambda_2_3818_193_n;
    wire [0:0] inRegAndUdf_uid935_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [0:0] excRZero_uid936_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [0:0] inRegAndOvf_uid937_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [0:0] excRInf_uid938_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [2:0] concExc_uid939_i_conv19_i_i_const_lambda_2_3818_193_q;
    reg [1:0] excREnc_uid940_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [1:0] fracRPostExc_uid944_i_conv19_i_i_const_lambda_2_3818_193_s;
    reg [51:0] fracRPostExc_uid944_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [1:0] expRPostExc_uid948_i_conv19_i_i_const_lambda_2_3818_193_s;
    reg [10:0] expRPostExc_uid948_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [0:0] signX_uid949_i_conv19_i_i_const_lambda_2_3818_193_b;
    wire [63:0] fpRes_uid950_i_conv19_i_i_const_lambda_2_3818_193_q;
    wire [0:0] sx_uid952_i_conv19_i_i_neg_const_lambda_2_3818_195_b;
    wire [51:0] fracX_uid953_i_conv19_i_i_neg_const_lambda_2_3818_195_b;
    wire [10:0] expX_uid954_i_conv19_i_i_neg_const_lambda_2_3818_195_b;
    wire [62:0] expFracX_uid955_i_conv19_i_i_neg_const_lambda_2_3818_195_q;
    wire [0:0] invSX_uid958_i_conv19_i_i_neg_const_lambda_2_3818_195_q;
    wire [63:0] negResult_uid959_i_conv19_i_i_neg_const_lambda_2_3818_195_q;
    wire [7:0] exp_x_uid965_i_conv23_i316_i_const_lambda_2_3818_211_b;
    wire [22:0] frac_x_uid966_i_conv23_i316_i_const_lambda_2_3818_211_b;
    wire [0:0] excZ_x_uid967_i_conv23_i316_i_const_lambda_2_3818_211_qi;
    reg [0:0] excZ_x_uid967_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [0:0] expXIsMax_uid968_i_conv23_i316_i_const_lambda_2_3818_211_qi;
    reg [0:0] expXIsMax_uid968_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [0:0] fracXIsZero_uid969_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [0:0] fracXIsNotZero_uid970_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [0:0] excI_x_uid971_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [0:0] excN_x_uid972_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [0:0] invExpXIsMax_uid973_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [0:0] InvExpXIsZero_uid974_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [0:0] excR_x_uid975_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [51:0] fracR_uid979_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [10:0] expR_uid981_i_conv23_i316_i_const_lambda_2_3818_211_in;
    wire [10:0] expR_uid981_i_conv23_i316_i_const_lambda_2_3818_211_b;
    wire [14:0] expUdf_uid982_i_conv23_i316_i_const_lambda_2_3818_211_a;
    wire [14:0] expUdf_uid982_i_conv23_i316_i_const_lambda_2_3818_211_b;
    logic [14:0] expUdf_uid982_i_conv23_i316_i_const_lambda_2_3818_211_o;
    wire [0:0] expUdf_uid982_i_conv23_i316_i_const_lambda_2_3818_211_n;
    wire [14:0] expOvf_uid984_i_conv23_i316_i_const_lambda_2_3818_211_a;
    wire [14:0] expOvf_uid984_i_conv23_i316_i_const_lambda_2_3818_211_b;
    logic [14:0] expOvf_uid984_i_conv23_i316_i_const_lambda_2_3818_211_o;
    wire [0:0] expOvf_uid984_i_conv23_i316_i_const_lambda_2_3818_211_n;
    wire [0:0] inRegAndUdf_uid985_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [0:0] excRZero_uid986_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [0:0] inRegAndOvf_uid987_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [0:0] excRInf_uid988_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [2:0] concExc_uid989_i_conv23_i316_i_const_lambda_2_3818_211_q;
    reg [1:0] excREnc_uid990_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [1:0] fracRPostExc_uid994_i_conv23_i316_i_const_lambda_2_3818_211_s;
    reg [51:0] fracRPostExc_uid994_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [1:0] expRPostExc_uid998_i_conv23_i316_i_const_lambda_2_3818_211_s;
    reg [10:0] expRPostExc_uid998_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [0:0] signX_uid999_i_conv23_i316_i_const_lambda_2_3818_211_b;
    wire [63:0] fpRes_uid1000_i_conv23_i316_i_const_lambda_2_3818_211_q;
    wire [0:0] sx_uid1002_i_conv23_i316_i_neg_const_lambda_2_3818_212_b;
    wire [51:0] fracX_uid1003_i_conv23_i316_i_neg_const_lambda_2_3818_212_b;
    wire [10:0] expX_uid1004_i_conv23_i316_i_neg_const_lambda_2_3818_212_b;
    wire [62:0] expFracX_uid1005_i_conv23_i316_i_neg_const_lambda_2_3818_212_q;
    wire [0:0] invSX_uid1008_i_conv23_i316_i_neg_const_lambda_2_3818_212_q;
    wire [63:0] negResult_uid1009_i_conv23_i316_i_neg_const_lambda_2_3818_212_q;
    wire [7:0] exp_x_uid1015_i_conv23_i_i_const_lambda_2_3818_187_b;
    wire [22:0] frac_x_uid1016_i_conv23_i_i_const_lambda_2_3818_187_b;
    wire [0:0] excZ_x_uid1017_i_conv23_i_i_const_lambda_2_3818_187_qi;
    reg [0:0] excZ_x_uid1017_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [0:0] expXIsMax_uid1018_i_conv23_i_i_const_lambda_2_3818_187_qi;
    reg [0:0] expXIsMax_uid1018_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [0:0] fracXIsZero_uid1019_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [0:0] fracXIsNotZero_uid1020_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [0:0] excI_x_uid1021_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [0:0] excN_x_uid1022_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [0:0] invExpXIsMax_uid1023_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [0:0] InvExpXIsZero_uid1024_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [0:0] excR_x_uid1025_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [51:0] fracR_uid1029_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [10:0] expR_uid1031_i_conv23_i_i_const_lambda_2_3818_187_in;
    wire [10:0] expR_uid1031_i_conv23_i_i_const_lambda_2_3818_187_b;
    wire [14:0] expUdf_uid1032_i_conv23_i_i_const_lambda_2_3818_187_a;
    wire [14:0] expUdf_uid1032_i_conv23_i_i_const_lambda_2_3818_187_b;
    logic [14:0] expUdf_uid1032_i_conv23_i_i_const_lambda_2_3818_187_o;
    wire [0:0] expUdf_uid1032_i_conv23_i_i_const_lambda_2_3818_187_n;
    wire [14:0] expOvf_uid1034_i_conv23_i_i_const_lambda_2_3818_187_a;
    wire [14:0] expOvf_uid1034_i_conv23_i_i_const_lambda_2_3818_187_b;
    logic [14:0] expOvf_uid1034_i_conv23_i_i_const_lambda_2_3818_187_o;
    wire [0:0] expOvf_uid1034_i_conv23_i_i_const_lambda_2_3818_187_n;
    wire [0:0] inRegAndUdf_uid1035_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [0:0] excRZero_uid1036_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [0:0] inRegAndOvf_uid1037_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [0:0] excRInf_uid1038_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [2:0] concExc_uid1039_i_conv23_i_i_const_lambda_2_3818_187_q;
    reg [1:0] excREnc_uid1040_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [1:0] fracRPostExc_uid1044_i_conv23_i_i_const_lambda_2_3818_187_s;
    reg [51:0] fracRPostExc_uid1044_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [1:0] expRPostExc_uid1048_i_conv23_i_i_const_lambda_2_3818_187_s;
    reg [10:0] expRPostExc_uid1048_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [0:0] signX_uid1049_i_conv23_i_i_const_lambda_2_3818_187_b;
    wire [63:0] fpRes_uid1050_i_conv23_i_i_const_lambda_2_3818_187_q;
    wire [0:0] sx_uid1052_i_conv23_i_i_neg_const_lambda_2_3818_194_b;
    wire [51:0] fracX_uid1053_i_conv23_i_i_neg_const_lambda_2_3818_194_b;
    wire [10:0] expX_uid1054_i_conv23_i_i_neg_const_lambda_2_3818_194_b;
    wire [62:0] expFracX_uid1055_i_conv23_i_i_neg_const_lambda_2_3818_194_q;
    wire [0:0] invSX_uid1058_i_conv23_i_i_neg_const_lambda_2_3818_194_q;
    wire [63:0] negResult_uid1059_i_conv23_i_i_neg_const_lambda_2_3818_194_q;
    wire [10:0] exp_x_uid1065_i_conv25_i318_i_const_lambda_2_3818_220_b;
    wire [51:0] frac_x_uid1066_i_conv25_i318_i_const_lambda_2_3818_220_b;
    wire [0:0] excZ_x_uid1067_i_conv25_i318_i_const_lambda_2_3818_220_qi;
    reg [0:0] excZ_x_uid1067_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [0:0] expXIsMax_uid1068_i_conv25_i318_i_const_lambda_2_3818_220_qi;
    reg [0:0] expXIsMax_uid1068_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [0:0] fracXIsZero_uid1069_i_conv25_i318_i_const_lambda_2_3818_220_qi;
    reg [0:0] fracXIsZero_uid1069_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [0:0] fracXIsNotZero_uid1070_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [0:0] excI_x_uid1071_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [0:0] excN_x_uid1072_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [0:0] invExpXIsMax_uid1073_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [0:0] InvExpXIsZero_uid1074_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [0:0] excR_x_uid1075_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [23:0] fracXWOP1_uid1078_i_conv25_i318_i_const_lambda_2_3818_220_b;
    wire [34:0] expXFracX_uid1079_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [37:0] expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_a;
    wire [37:0] expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_b;
    logic [37:0] expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_o;
    wire [36:0] expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [23:0] fracR_uid1085_i_conv25_i318_i_const_lambda_2_3818_220_in;
    wire [22:0] fracR_uid1085_i_conv25_i318_i_const_lambda_2_3818_220_b;
    wire [31:0] expR_uid1086_i_conv25_i318_i_const_lambda_2_3818_220_in;
    wire [7:0] expR_uid1086_i_conv25_i318_i_const_lambda_2_3818_220_b;
    wire [12:0] expRExt_uid1087_i_conv25_i318_i_const_lambda_2_3818_220_b;
    wire [14:0] expUdf_uid1088_i_conv25_i318_i_const_lambda_2_3818_220_a;
    wire [14:0] expUdf_uid1088_i_conv25_i318_i_const_lambda_2_3818_220_b;
    logic [14:0] expUdf_uid1088_i_conv25_i318_i_const_lambda_2_3818_220_o;
    wire [0:0] expUdf_uid1088_i_conv25_i318_i_const_lambda_2_3818_220_n;
    wire [14:0] expOvf_uid1090_i_conv25_i318_i_const_lambda_2_3818_220_a;
    wire [14:0] expOvf_uid1090_i_conv25_i318_i_const_lambda_2_3818_220_b;
    logic [14:0] expOvf_uid1090_i_conv25_i318_i_const_lambda_2_3818_220_o;
    wire [0:0] expOvf_uid1090_i_conv25_i318_i_const_lambda_2_3818_220_n;
    wire [0:0] inRegAndUdf_uid1091_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [0:0] excRZero_uid1092_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [0:0] inRegAndOvf_uid1093_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [0:0] excRInf_uid1094_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [2:0] concExc_uid1095_i_conv25_i318_i_const_lambda_2_3818_220_q;
    reg [1:0] excREnc_uid1096_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [22:0] oneFracRPostExc2_uid1097_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [1:0] fracRPostExc_uid1100_i_conv25_i318_i_const_lambda_2_3818_220_s;
    reg [22:0] fracRPostExc_uid1100_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [1:0] expRPostExc_uid1104_i_conv25_i318_i_const_lambda_2_3818_220_s;
    reg [7:0] expRPostExc_uid1104_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [0:0] signX_uid1105_i_conv25_i318_i_const_lambda_2_3818_220_b;
    wire [31:0] fpRes_uid1106_i_conv25_i318_i_const_lambda_2_3818_220_q;
    wire [10:0] exp_x_uid1112_i_conv25_i_i_const_lambda_2_3818_202_b;
    wire [51:0] frac_x_uid1113_i_conv25_i_i_const_lambda_2_3818_202_b;
    wire [0:0] excZ_x_uid1114_i_conv25_i_i_const_lambda_2_3818_202_qi;
    reg [0:0] excZ_x_uid1114_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [0:0] expXIsMax_uid1115_i_conv25_i_i_const_lambda_2_3818_202_qi;
    reg [0:0] expXIsMax_uid1115_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [0:0] fracXIsZero_uid1116_i_conv25_i_i_const_lambda_2_3818_202_qi;
    reg [0:0] fracXIsZero_uid1116_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [0:0] fracXIsNotZero_uid1117_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [0:0] excI_x_uid1118_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [0:0] excN_x_uid1119_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [0:0] invExpXIsMax_uid1120_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [0:0] InvExpXIsZero_uid1121_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [0:0] excR_x_uid1122_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [23:0] fracXWOP1_uid1125_i_conv25_i_i_const_lambda_2_3818_202_b;
    wire [34:0] expXFracX_uid1126_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [37:0] expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_a;
    wire [37:0] expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_b;
    logic [37:0] expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_o;
    wire [36:0] expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [23:0] fracR_uid1132_i_conv25_i_i_const_lambda_2_3818_202_in;
    wire [22:0] fracR_uid1132_i_conv25_i_i_const_lambda_2_3818_202_b;
    wire [31:0] expR_uid1133_i_conv25_i_i_const_lambda_2_3818_202_in;
    wire [7:0] expR_uid1133_i_conv25_i_i_const_lambda_2_3818_202_b;
    wire [12:0] expRExt_uid1134_i_conv25_i_i_const_lambda_2_3818_202_b;
    wire [14:0] expUdf_uid1135_i_conv25_i_i_const_lambda_2_3818_202_a;
    wire [14:0] expUdf_uid1135_i_conv25_i_i_const_lambda_2_3818_202_b;
    logic [14:0] expUdf_uid1135_i_conv25_i_i_const_lambda_2_3818_202_o;
    wire [0:0] expUdf_uid1135_i_conv25_i_i_const_lambda_2_3818_202_n;
    wire [14:0] expOvf_uid1137_i_conv25_i_i_const_lambda_2_3818_202_a;
    wire [14:0] expOvf_uid1137_i_conv25_i_i_const_lambda_2_3818_202_b;
    logic [14:0] expOvf_uid1137_i_conv25_i_i_const_lambda_2_3818_202_o;
    wire [0:0] expOvf_uid1137_i_conv25_i_i_const_lambda_2_3818_202_n;
    wire [0:0] inRegAndUdf_uid1138_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [0:0] excRZero_uid1139_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [0:0] inRegAndOvf_uid1140_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [0:0] excRInf_uid1141_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [2:0] concExc_uid1142_i_conv25_i_i_const_lambda_2_3818_202_q;
    reg [1:0] excREnc_uid1143_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [1:0] fracRPostExc_uid1147_i_conv25_i_i_const_lambda_2_3818_202_s;
    reg [22:0] fracRPostExc_uid1147_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [1:0] expRPostExc_uid1151_i_conv25_i_i_const_lambda_2_3818_202_s;
    reg [7:0] expRPostExc_uid1151_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [0:0] signX_uid1152_i_conv25_i_i_const_lambda_2_3818_202_b;
    wire [31:0] fpRes_uid1153_i_conv25_i_i_const_lambda_2_3818_202_q;
    wire [7:0] expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [22:0] fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [0:0] signX_uid1160_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [7:0] expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [22:0] fracY_uid1162_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [0:0] signY_uid1163_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [23:0] fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_a;
    wire [0:0] fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_qi;
    reg [0:0] fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_qi;
    reg [0:0] excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_qi;
    reg [0:0] expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204_qi;
    reg [0:0] fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] fracXIsNotZero_uid1175_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excI_x_uid1176_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excN_x_uid1177_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] invExpXIsMax_uid1178_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] InvExpXIsZero_uid1179_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excR_x_uid1180_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_qi;
    reg [0:0] excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_qi;
    reg [0:0] expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204_qi;
    reg [0:0] fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] fracXIsNotZero_uid1189_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excI_y_uid1190_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excN_y_uid1191_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] invExpXIsMax_uid1192_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] InvExpXIsZero_uid1193_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] signR_uid1195_i_div13_i305_i_const_lambda_2_3818_204_qi;
    reg [0:0] signR_uid1195_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [8:0] expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204_a;
    wire [8:0] expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204_b;
    logic [8:0] expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204_o;
    wire [8:0] expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [8:0] yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [13:0] yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [0:0] fracYPostZ_uid1205_i_div13_i305_i_const_lambda_2_3818_204_qi;
    reg [0:0] fracYPostZ_uid1205_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [23:0] lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [25:0] oFracXSE_mergedSignalTM_uid1212_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] divValPreNormTrunc_uid1215_i_div13_i305_i_const_lambda_2_3818_204_s;
    reg [25:0] divValPreNormTrunc_uid1215_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] norm_uid1216_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [24:0] divValPreNormHigh_uid1217_i_div13_i305_i_const_lambda_2_3818_204_in;
    wire [23:0] divValPreNormHigh_uid1217_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [23:0] divValPreNormLow_uid1218_i_div13_i305_i_const_lambda_2_3818_204_in;
    wire [23:0] divValPreNormLow_uid1218_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [0:0] normFracRnd_uid1219_i_div13_i305_i_const_lambda_2_3818_204_s;
    reg [23:0] normFracRnd_uid1219_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [33:0] expFracRnd_uid1220_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [24:0] rndOp_uid1224_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [35:0] expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_a;
    wire [35:0] expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_b;
    logic [35:0] expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_o;
    wire [34:0] expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [23:0] fracRPreExc_uid1227_i_div13_i305_i_const_lambda_2_3818_204_in;
    wire [22:0] fracRPreExc_uid1227_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [31:0] excRPreExc_uid1228_i_div13_i305_i_const_lambda_2_3818_204_in;
    wire [7:0] excRPreExc_uid1228_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [10:0] expRExt_uid1229_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [12:0] expUdf_uid1230_i_div13_i305_i_const_lambda_2_3818_204_a;
    wire [12:0] expUdf_uid1230_i_div13_i305_i_const_lambda_2_3818_204_b;
    logic [12:0] expUdf_uid1230_i_div13_i305_i_const_lambda_2_3818_204_o;
    wire [0:0] expUdf_uid1230_i_div13_i305_i_const_lambda_2_3818_204_n;
    wire [12:0] expOvf_uid1233_i_div13_i305_i_const_lambda_2_3818_204_a;
    wire [12:0] expOvf_uid1233_i_div13_i305_i_const_lambda_2_3818_204_b;
    logic [12:0] expOvf_uid1233_i_div13_i305_i_const_lambda_2_3818_204_o;
    wire [0:0] expOvf_uid1233_i_div13_i305_i_const_lambda_2_3818_204_n;
    wire [0:0] zeroOverReg_uid1234_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] regOverRegWithUf_uid1235_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] xRegOrZero_uid1236_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] regOrZeroOverInf_uid1237_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excRZero_uid1238_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excXRYZ_uid1239_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excXRYROvf_uid1240_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excXIYZ_uid1241_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excXIYR_uid1242_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excRInf_uid1243_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excXZYZ_uid1244_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excXIYI_uid1245_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] excRNaN_uid1246_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [2:0] concExc_uid1247_i_div13_i305_i_const_lambda_2_3818_204_q;
    reg [1:0] excREnc_uid1248_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [1:0] fracRPostExc_uid1252_i_div13_i305_i_const_lambda_2_3818_204_s;
    reg [22:0] fracRPostExc_uid1252_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [1:0] expRPostExc_uid1256_i_div13_i305_i_const_lambda_2_3818_204_s;
    reg [7:0] expRPostExc_uid1256_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] invExcRNaN_uid1257_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [0:0] sRPostExc_uid1258_i_div13_i305_i_const_lambda_2_3818_204_qi;
    reg [0:0] sRPostExc_uid1258_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [31:0] divR_uid1259_i_div13_i305_i_const_lambda_2_3818_204_q;
    wire [7:0] expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b;
    wire [22:0] fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b;
    wire [0:0] signX_uid1266_i_div13_i_i_const_lambda_2_3818_184_b;
    wire [0:0] excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_qi;
    reg [0:0] excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_qi;
    reg [0:0] expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184_qi;
    reg [0:0] fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] fracXIsNotZero_uid1281_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] excI_x_uid1282_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] excN_x_uid1283_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] invExpXIsMax_uid1284_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] InvExpXIsZero_uid1285_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] excR_x_uid1286_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] signR_uid1301_i_div13_i_i_const_lambda_2_3818_184_qi;
    reg [0:0] signR_uid1301_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [8:0] expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184_a;
    wire [8:0] expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184_b;
    logic [8:0] expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184_o;
    wire [8:0] expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] fracYPostZ_uid1311_i_div13_i_i_const_lambda_2_3818_184_qi;
    reg [0:0] fracYPostZ_uid1311_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [23:0] lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [25:0] oFracXSE_mergedSignalTM_uid1318_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] divValPreNormTrunc_uid1321_i_div13_i_i_const_lambda_2_3818_184_s;
    reg [25:0] divValPreNormTrunc_uid1321_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] norm_uid1322_i_div13_i_i_const_lambda_2_3818_184_b;
    wire [24:0] divValPreNormHigh_uid1323_i_div13_i_i_const_lambda_2_3818_184_in;
    wire [23:0] divValPreNormHigh_uid1323_i_div13_i_i_const_lambda_2_3818_184_b;
    wire [23:0] divValPreNormLow_uid1324_i_div13_i_i_const_lambda_2_3818_184_in;
    wire [23:0] divValPreNormLow_uid1324_i_div13_i_i_const_lambda_2_3818_184_b;
    wire [0:0] normFracRnd_uid1325_i_div13_i_i_const_lambda_2_3818_184_s;
    reg [23:0] normFracRnd_uid1325_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [33:0] expFracRnd_uid1326_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [24:0] rndOp_uid1330_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [35:0] expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_a;
    wire [35:0] expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_b;
    logic [35:0] expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_o;
    wire [34:0] expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [23:0] fracRPreExc_uid1333_i_div13_i_i_const_lambda_2_3818_184_in;
    wire [22:0] fracRPreExc_uid1333_i_div13_i_i_const_lambda_2_3818_184_b;
    wire [31:0] excRPreExc_uid1334_i_div13_i_i_const_lambda_2_3818_184_in;
    wire [7:0] excRPreExc_uid1334_i_div13_i_i_const_lambda_2_3818_184_b;
    wire [10:0] expRExt_uid1335_i_div13_i_i_const_lambda_2_3818_184_b;
    wire [12:0] expUdf_uid1336_i_div13_i_i_const_lambda_2_3818_184_a;
    wire [12:0] expUdf_uid1336_i_div13_i_i_const_lambda_2_3818_184_b;
    logic [12:0] expUdf_uid1336_i_div13_i_i_const_lambda_2_3818_184_o;
    wire [0:0] expUdf_uid1336_i_div13_i_i_const_lambda_2_3818_184_n;
    wire [12:0] expOvf_uid1339_i_div13_i_i_const_lambda_2_3818_184_a;
    wire [12:0] expOvf_uid1339_i_div13_i_i_const_lambda_2_3818_184_b;
    logic [12:0] expOvf_uid1339_i_div13_i_i_const_lambda_2_3818_184_o;
    wire [0:0] expOvf_uid1339_i_div13_i_i_const_lambda_2_3818_184_n;
    wire [0:0] zeroOverReg_uid1340_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] regOverRegWithUf_uid1341_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] xRegOrZero_uid1342_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] regOrZeroOverInf_uid1343_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] excRZero_uid1344_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] excXRYZ_uid1345_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] excXRYROvf_uid1346_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] excXIYZ_uid1347_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] excXIYR_uid1348_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] excRInf_uid1349_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] excXZYZ_uid1350_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] excXIYI_uid1351_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] excRNaN_uid1352_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [2:0] concExc_uid1353_i_div13_i_i_const_lambda_2_3818_184_q;
    reg [1:0] excREnc_uid1354_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [1:0] fracRPostExc_uid1358_i_div13_i_i_const_lambda_2_3818_184_s;
    reg [22:0] fracRPostExc_uid1358_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [1:0] expRPostExc_uid1362_i_div13_i_i_const_lambda_2_3818_184_s;
    reg [7:0] expRPostExc_uid1362_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] invExcRNaN_uid1363_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [0:0] sRPostExc_uid1364_i_div13_i_i_const_lambda_2_3818_184_qi;
    reg [0:0] sRPostExc_uid1364_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [31:0] divR_uid1365_i_div13_i_i_const_lambda_2_3818_184_q;
    wire [7:0] expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b;
    wire [22:0] fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b;
    wire [0:0] signX_uid1372_i_div_i304_i_const_lambda_2_3818_203_b;
    wire [0:0] excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_qi;
    reg [0:0] excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_qi;
    reg [0:0] expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203_qi;
    reg [0:0] fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] fracXIsNotZero_uid1387_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] excI_x_uid1388_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] excN_x_uid1389_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] invExpXIsMax_uid1390_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] InvExpXIsZero_uid1391_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] excR_x_uid1392_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] signR_uid1407_i_div_i304_i_const_lambda_2_3818_203_qi;
    reg [0:0] signR_uid1407_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [8:0] expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203_a;
    wire [8:0] expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203_b;
    logic [8:0] expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203_o;
    wire [8:0] expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] fracYPostZ_uid1417_i_div_i304_i_const_lambda_2_3818_203_qi;
    reg [0:0] fracYPostZ_uid1417_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [23:0] lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [25:0] oFracXSE_mergedSignalTM_uid1424_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] divValPreNormTrunc_uid1427_i_div_i304_i_const_lambda_2_3818_203_s;
    reg [25:0] divValPreNormTrunc_uid1427_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] norm_uid1428_i_div_i304_i_const_lambda_2_3818_203_b;
    wire [24:0] divValPreNormHigh_uid1429_i_div_i304_i_const_lambda_2_3818_203_in;
    wire [23:0] divValPreNormHigh_uid1429_i_div_i304_i_const_lambda_2_3818_203_b;
    wire [23:0] divValPreNormLow_uid1430_i_div_i304_i_const_lambda_2_3818_203_in;
    wire [23:0] divValPreNormLow_uid1430_i_div_i304_i_const_lambda_2_3818_203_b;
    wire [0:0] normFracRnd_uid1431_i_div_i304_i_const_lambda_2_3818_203_s;
    reg [23:0] normFracRnd_uid1431_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [33:0] expFracRnd_uid1432_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [24:0] rndOp_uid1436_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [35:0] expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_a;
    wire [35:0] expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_b;
    logic [35:0] expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_o;
    wire [34:0] expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [23:0] fracRPreExc_uid1439_i_div_i304_i_const_lambda_2_3818_203_in;
    wire [22:0] fracRPreExc_uid1439_i_div_i304_i_const_lambda_2_3818_203_b;
    wire [31:0] excRPreExc_uid1440_i_div_i304_i_const_lambda_2_3818_203_in;
    wire [7:0] excRPreExc_uid1440_i_div_i304_i_const_lambda_2_3818_203_b;
    wire [10:0] expRExt_uid1441_i_div_i304_i_const_lambda_2_3818_203_b;
    wire [12:0] expUdf_uid1442_i_div_i304_i_const_lambda_2_3818_203_a;
    wire [12:0] expUdf_uid1442_i_div_i304_i_const_lambda_2_3818_203_b;
    logic [12:0] expUdf_uid1442_i_div_i304_i_const_lambda_2_3818_203_o;
    wire [0:0] expUdf_uid1442_i_div_i304_i_const_lambda_2_3818_203_n;
    wire [12:0] expOvf_uid1445_i_div_i304_i_const_lambda_2_3818_203_a;
    wire [12:0] expOvf_uid1445_i_div_i304_i_const_lambda_2_3818_203_b;
    logic [12:0] expOvf_uid1445_i_div_i304_i_const_lambda_2_3818_203_o;
    wire [0:0] expOvf_uid1445_i_div_i304_i_const_lambda_2_3818_203_n;
    wire [0:0] zeroOverReg_uid1446_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] regOverRegWithUf_uid1447_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] xRegOrZero_uid1448_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] regOrZeroOverInf_uid1449_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] excRZero_uid1450_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] excXRYZ_uid1451_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] excXRYROvf_uid1452_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] excXIYZ_uid1453_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] excXIYR_uid1454_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] excRInf_uid1455_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] excXZYZ_uid1456_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] excXIYI_uid1457_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] excRNaN_uid1458_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [2:0] concExc_uid1459_i_div_i304_i_const_lambda_2_3818_203_q;
    reg [1:0] excREnc_uid1460_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [1:0] fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_s;
    reg [22:0] fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [1:0] expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_s;
    reg [7:0] expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] invExcRNaN_uid1469_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [0:0] sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_qi;
    reg [0:0] sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [31:0] divR_uid1471_i_div_i304_i_const_lambda_2_3818_203_q;
    wire [7:0] expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b;
    wire [22:0] fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b;
    wire [0:0] signX_uid1478_i_div_i_i_const_lambda_2_3818_189_b;
    wire [0:0] excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_qi;
    reg [0:0] excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_qi;
    reg [0:0] expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189_qi;
    reg [0:0] fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] fracXIsNotZero_uid1493_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] excI_x_uid1494_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] excN_x_uid1495_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] invExpXIsMax_uid1496_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] InvExpXIsZero_uid1497_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] excR_x_uid1498_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] signR_uid1513_i_div_i_i_const_lambda_2_3818_189_qi;
    reg [0:0] signR_uid1513_i_div_i_i_const_lambda_2_3818_189_q;
    wire [8:0] expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189_a;
    wire [8:0] expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189_b;
    logic [8:0] expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189_o;
    wire [8:0] expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] fracYPostZ_uid1523_i_div_i_i_const_lambda_2_3818_189_qi;
    reg [0:0] fracYPostZ_uid1523_i_div_i_i_const_lambda_2_3818_189_q;
    wire [23:0] lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q;
    wire [25:0] oFracXSE_mergedSignalTM_uid1530_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] divValPreNormTrunc_uid1533_i_div_i_i_const_lambda_2_3818_189_s;
    reg [25:0] divValPreNormTrunc_uid1533_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] norm_uid1534_i_div_i_i_const_lambda_2_3818_189_b;
    wire [24:0] divValPreNormHigh_uid1535_i_div_i_i_const_lambda_2_3818_189_in;
    wire [23:0] divValPreNormHigh_uid1535_i_div_i_i_const_lambda_2_3818_189_b;
    wire [23:0] divValPreNormLow_uid1536_i_div_i_i_const_lambda_2_3818_189_in;
    wire [23:0] divValPreNormLow_uid1536_i_div_i_i_const_lambda_2_3818_189_b;
    wire [0:0] normFracRnd_uid1537_i_div_i_i_const_lambda_2_3818_189_s;
    reg [23:0] normFracRnd_uid1537_i_div_i_i_const_lambda_2_3818_189_q;
    wire [33:0] expFracRnd_uid1538_i_div_i_i_const_lambda_2_3818_189_q;
    wire [24:0] rndOp_uid1542_i_div_i_i_const_lambda_2_3818_189_q;
    wire [35:0] expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_a;
    wire [35:0] expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_b;
    logic [35:0] expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_o;
    wire [34:0] expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_q;
    wire [23:0] fracRPreExc_uid1545_i_div_i_i_const_lambda_2_3818_189_in;
    wire [22:0] fracRPreExc_uid1545_i_div_i_i_const_lambda_2_3818_189_b;
    wire [31:0] excRPreExc_uid1546_i_div_i_i_const_lambda_2_3818_189_in;
    wire [7:0] excRPreExc_uid1546_i_div_i_i_const_lambda_2_3818_189_b;
    wire [10:0] expRExt_uid1547_i_div_i_i_const_lambda_2_3818_189_b;
    wire [12:0] expUdf_uid1548_i_div_i_i_const_lambda_2_3818_189_a;
    wire [12:0] expUdf_uid1548_i_div_i_i_const_lambda_2_3818_189_b;
    logic [12:0] expUdf_uid1548_i_div_i_i_const_lambda_2_3818_189_o;
    wire [0:0] expUdf_uid1548_i_div_i_i_const_lambda_2_3818_189_n;
    wire [12:0] expOvf_uid1551_i_div_i_i_const_lambda_2_3818_189_a;
    wire [12:0] expOvf_uid1551_i_div_i_i_const_lambda_2_3818_189_b;
    logic [12:0] expOvf_uid1551_i_div_i_i_const_lambda_2_3818_189_o;
    wire [0:0] expOvf_uid1551_i_div_i_i_const_lambda_2_3818_189_n;
    wire [0:0] zeroOverReg_uid1552_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] regOverRegWithUf_uid1553_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] xRegOrZero_uid1554_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] regOrZeroOverInf_uid1555_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] excRZero_uid1556_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] excXRYZ_uid1557_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] excXRYROvf_uid1558_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] excXIYZ_uid1559_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] excXIYR_uid1560_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] excRInf_uid1561_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] excXZYZ_uid1562_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] excXIYI_uid1563_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] excRNaN_uid1564_i_div_i_i_const_lambda_2_3818_189_q;
    wire [2:0] concExc_uid1565_i_div_i_i_const_lambda_2_3818_189_q;
    reg [1:0] excREnc_uid1566_i_div_i_i_const_lambda_2_3818_189_q;
    wire [1:0] fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_s;
    reg [22:0] fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q;
    wire [1:0] expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_s;
    reg [7:0] expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] invExcRNaN_uid1575_i_div_i_i_const_lambda_2_3818_189_q;
    wire [0:0] sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_qi;
    reg [0:0] sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q;
    wire [31:0] divR_uid1577_i_div_i_i_const_lambda_2_3818_189_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg0_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg1_q;
    wire [11:0] yT1_uid1599_invPolyEval_b;
    wire [0:0] lowRangeB_uid1601_invPolyEval_in;
    wire [0:0] lowRangeB_uid1601_invPolyEval_b;
    wire [11:0] highBBits_uid1602_invPolyEval_b;
    wire [21:0] s1sumAHighB_uid1603_invPolyEval_a;
    wire [21:0] s1sumAHighB_uid1603_invPolyEval_b;
    logic [21:0] s1sumAHighB_uid1603_invPolyEval_o;
    wire [21:0] s1sumAHighB_uid1603_invPolyEval_q;
    wire [22:0] s1_uid1604_invPolyEval_q;
    wire [1:0] lowRangeB_uid1607_invPolyEval_in;
    wire [1:0] lowRangeB_uid1607_invPolyEval_b;
    wire [21:0] highBBits_uid1608_invPolyEval_b;
    wire [31:0] s2sumAHighB_uid1609_invPolyEval_a;
    wire [31:0] s2sumAHighB_uid1609_invPolyEval_b;
    logic [31:0] s2sumAHighB_uid1609_invPolyEval_o;
    wire [31:0] s2sumAHighB_uid1609_invPolyEval_q;
    wire [33:0] s2_uid1610_invPolyEval_q;
    wire [25:0] osig_uid1613_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_b;
    wire [0:0] lowRangeB_uid1629_invPolyEval_in;
    wire [0:0] lowRangeB_uid1629_invPolyEval_b;
    wire [11:0] highBBits_uid1630_invPolyEval_b;
    wire [21:0] s1sumAHighB_uid1631_invPolyEval_a;
    wire [21:0] s1sumAHighB_uid1631_invPolyEval_b;
    logic [21:0] s1sumAHighB_uid1631_invPolyEval_o;
    wire [21:0] s1sumAHighB_uid1631_invPolyEval_q;
    wire [22:0] s1_uid1632_invPolyEval_q;
    wire [1:0] lowRangeB_uid1635_invPolyEval_in;
    wire [1:0] lowRangeB_uid1635_invPolyEval_b;
    wire [21:0] highBBits_uid1636_invPolyEval_b;
    wire [31:0] s2sumAHighB_uid1637_invPolyEval_a;
    wire [31:0] s2sumAHighB_uid1637_invPolyEval_b;
    logic [31:0] s2sumAHighB_uid1637_invPolyEval_o;
    wire [31:0] s2sumAHighB_uid1637_invPolyEval_q;
    wire [33:0] s2_uid1638_invPolyEval_q;
    wire [25:0] osig_uid1641_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_b;
    wire [0:0] lowRangeB_uid1657_invPolyEval_in;
    wire [0:0] lowRangeB_uid1657_invPolyEval_b;
    wire [11:0] highBBits_uid1658_invPolyEval_b;
    wire [21:0] s1sumAHighB_uid1659_invPolyEval_a;
    wire [21:0] s1sumAHighB_uid1659_invPolyEval_b;
    logic [21:0] s1sumAHighB_uid1659_invPolyEval_o;
    wire [21:0] s1sumAHighB_uid1659_invPolyEval_q;
    wire [22:0] s1_uid1660_invPolyEval_q;
    wire [1:0] lowRangeB_uid1663_invPolyEval_in;
    wire [1:0] lowRangeB_uid1663_invPolyEval_b;
    wire [21:0] highBBits_uid1664_invPolyEval_b;
    wire [31:0] s2sumAHighB_uid1665_invPolyEval_a;
    wire [31:0] s2sumAHighB_uid1665_invPolyEval_b;
    logic [31:0] s2sumAHighB_uid1665_invPolyEval_o;
    wire [31:0] s2sumAHighB_uid1665_invPolyEval_q;
    wire [33:0] s2_uid1666_invPolyEval_q;
    wire [25:0] osig_uid1669_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_b;
    wire [0:0] lowRangeB_uid1685_invPolyEval_in;
    wire [0:0] lowRangeB_uid1685_invPolyEval_b;
    wire [11:0] highBBits_uid1686_invPolyEval_b;
    wire [21:0] s1sumAHighB_uid1687_invPolyEval_a;
    wire [21:0] s1sumAHighB_uid1687_invPolyEval_b;
    logic [21:0] s1sumAHighB_uid1687_invPolyEval_o;
    wire [21:0] s1sumAHighB_uid1687_invPolyEval_q;
    wire [22:0] s1_uid1688_invPolyEval_q;
    wire [1:0] lowRangeB_uid1691_invPolyEval_in;
    wire [1:0] lowRangeB_uid1691_invPolyEval_b;
    wire [21:0] highBBits_uid1692_invPolyEval_b;
    wire [31:0] s2sumAHighB_uid1693_invPolyEval_a;
    wire [31:0] s2sumAHighB_uid1693_invPolyEval_b;
    logic [31:0] s2sumAHighB_uid1693_invPolyEval_o;
    wire [31:0] s2sumAHighB_uid1693_invPolyEval_q;
    wire [33:0] s2_uid1694_invPolyEval_q;
    wire [25:0] osig_uid1697_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_b;
    wire [62:0] expFracX_uid1699_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [62:0] expFracY_uid1700_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [64:0] xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a;
    wire [64:0] xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    logic [64:0] xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o;
    wire [0:0] xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_n;
    wire [51:0] fracY_uid1702_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [10:0] expY_uid1703_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [0:0] sigY_uid1704_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [63:0] ypn_uid1705_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] aSig_uid1709_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [63:0] aSig_uid1709_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] bSig_uid1710_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [63:0] bSig_uid1710_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [62:0] exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [10:0] exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [51:0] frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [51:0] frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [0:0] excZ_aSig_uid1709_uid1716_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi;
    reg [0:0] excZ_aSig_uid1709_uid1716_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] expXIsMax_uid1717_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi;
    reg [0:0] expXIsMax_uid1717_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi;
    reg [0:0] fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] fracXIsNotZero_uid1719_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] excI_aSig_uid1720_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] excN_aSig_uid1721_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi;
    reg [0:0] excN_aSig_uid1721_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] invExpXIsMax_uid1722_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] InvExpXIsZero_uid1723_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] excR_aSig_uid1724_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [62:0] exp_bSig_uid1728_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [10:0] exp_bSig_uid1728_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [51:0] frac_bSig_uid1729_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [51:0] frac_bSig_uid1729_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [0:0] excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi;
    reg [0:0] excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi;
    reg [0:0] expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi;
    reg [0:0] fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] fracXIsNotZero_uid1733_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] excI_bSig_uid1734_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] excN_bSig_uid1735_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi;
    reg [0:0] excN_bSig_uid1735_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] invExpXIsMax_uid1736_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] excR_bSig_uid1738_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [0:0] sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [0:0] effSub_uid1745_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] fracBz_uid1749_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [51:0] fracBz_uid1749_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [52:0] oFracB_uid1752_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [11:0] expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a;
    wire [11:0] expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    logic [11:0] expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o;
    wire [11:0] expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [52:0] oFracA_uid1757_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [55:0] oFracAE_uid1758_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [55:0] oFracBR_uid1760_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [55:0] oFracBREX_uid1761_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] oFracBREX_uid1761_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [56:0] oFracBREXC2_uid1762_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a;
    wire [56:0] oFracBREXC2_uid1762_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    logic [56:0] oFracBREXC2_uid1762_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o;
    wire [56:0] oFracBREXC2_uid1762_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [55:0] oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [55:0] oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [55:0] fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [5:0] cAmA_uid1769_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] aMinusA_uid1770_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [11:0] expInc_uid1771_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a;
    wire [11:0] expInc_uid1771_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    logic [11:0] expInc_uid1771_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o;
    wire [11:0] expInc_uid1771_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [12:0] expPostNorm_uid1772_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a;
    wire [12:0] expPostNorm_uid1772_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    logic [12:0] expPostNorm_uid1772_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o;
    wire [12:0] expPostNorm_uid1772_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [54:0] fracPostNormRndRange_uid1776_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [52:0] fracPostNormRndRange_uid1776_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [65:0] expFracR_uid1777_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [12:0] expRPreExcExt_uid1779_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [52:0] fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [51:0] fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [63:0] expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [10:0] expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [0:0] regInputs_uid1785_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [4:0] excRZeroVInC_uid1786_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    reg [0:0] excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] rInfOvf_uid1788_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [5:0] excRInfVInC_uid1789_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    reg [0:0] excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] excRNaN2_uid1791_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] excAIBISub_uid1792_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] excRNaN_uid1793_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [2:0] concExc_uid1794_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    reg [1:0] excREnc_uid1795_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] invAMinusA_uid1796_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] signRReg_uid1797_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] sigBBInf_uid1798_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] sigAAInf_uid1799_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] signRInf_uid1800_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] excAZBZSigASigB_uid1801_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] excBZARSigA_uid1802_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] signRZero_uid1803_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] signRInfRZRReg_uid1804_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi;
    reg [0:0] signRInfRZRReg_uid1804_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] invExcRNaN_uid1805_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] signRPostExc_uid1806_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi;
    reg [0:0] signRPostExc_uid1806_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [65:0] R_uid1807_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] excZ_x_uid1814_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_qi;
    reg [0:0] excZ_x_uid1814_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q;
    wire [0:0] expXIsMax_uid1815_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q;
    wire [0:0] fracXIsZero_uid1816_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q;
    wire [0:0] fracXIsNotZero_uid1817_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q;
    wire [0:0] excI_x_uid1818_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_qi;
    reg [0:0] excI_x_uid1818_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q;
    wire [0:0] excN_x_uid1819_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_qi;
    reg [0:0] excN_x_uid1819_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q;
    wire [2:0] concExc_uid1823_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q;
    reg [1:0] excXEnc_uid1824_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q;
    wire [65:0] r_uid1826_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q;
    wire [1:0] excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [1:0] one2b_uid1835_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [1:0] three2b_uid1837_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excXZero_uid1838_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excXReg_uid1839_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excXInf_uid1840_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excXNaN_uid1841_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [1:0] excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [0:0] excXZero_uid1852_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excXReg_uid1853_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excXInf_uid1854_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excXNaN_uid1855_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [62:0] expFracX_uid1856_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [62:0] expFracY_uid1857_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [64:0] xGTEy_uid1858_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a;
    wire [64:0] xGTEy_uid1858_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    logic [64:0] xGTEy_uid1858_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o;
    wire [0:0] xGTEy_uid1858_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_n;
    wire [0:0] xGTEyOrYz_uid1859_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] invExcXZ_uid1860_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [51:0] fracY_uid1862_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [10:0] expY_uid1863_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [0:0] sigY_uid1864_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [63:0] ypn_uid1865_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [63:0] xMuxRange_uid1867_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [63:0] xMuxRange_uid1867_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [0:0] aSig_uid1869_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [63:0] aSig_uid1869_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] bSig_uid1870_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [63:0] bSig_uid1870_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [0:0] excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excAN_uid1872_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [0:0] excAN_uid1872_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excAR_uid1873_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [0:0] excAR_uid1873_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [0:0] excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [0:0] excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excBN_uid1876_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [0:0] excBN_uid1876_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excBR_uid1877_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [0:0] excBR_uid1877_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [0:0] excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [62:0] expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [10:0] expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [62:0] expB_uid1880_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [10:0] expB_uid1880_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [51:0] fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [51:0] fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [51:0] fracB_uid1882_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [51:0] fracB_uid1882_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [0:0] sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [0:0] sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [0:0] effSub_uid1885_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] expBz_uid1889_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [10:0] expBz_uid1889_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] fracBz_uid1891_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [51:0] fracBz_uid1891_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] invExcBZ_uid1893_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [52:0] oFracB_uid1894_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [11:0] expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a;
    wire [11:0] expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    logic [11:0] expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o;
    wire [11:0] expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [52:0] oFracA_uid1899_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [55:0] oFracAE_uid1900_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [55:0] oFracBR_uid1902_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [55:0] oFracBREX_uid1903_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] oFracBREX_uid1903_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [56:0] oFracBREXC2_uid1904_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a;
    wire [56:0] oFracBREXC2_uid1904_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    logic [56:0] oFracBREXC2_uid1904_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o;
    wire [56:0] oFracBREXC2_uid1904_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [55:0] oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [55:0] oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [55:0] fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [0:0] aMinusA_uid1912_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [11:0] expInc_uid1913_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a;
    wire [11:0] expInc_uid1913_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    logic [11:0] expInc_uid1913_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o;
    wire [11:0] expInc_uid1913_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [12:0] expPostNorm_uid1914_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a;
    wire [12:0] expPostNorm_uid1914_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    logic [12:0] expPostNorm_uid1914_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o;
    wire [12:0] expPostNorm_uid1914_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [54:0] fracPostNormRndRange_uid1918_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [52:0] fracPostNormRndRange_uid1918_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [65:0] expFracR_uid1919_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [12:0] expRPreExcExt_uid1921_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [14:0] expUdf_uid1922_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a;
    wire [14:0] expUdf_uid1922_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    logic [14:0] expUdf_uid1922_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o;
    wire [0:0] expUdf_uid1922_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_n;
    wire [14:0] expOvf_uid1924_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a;
    wire [14:0] expOvf_uid1924_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    logic [14:0] expOvf_uid1924_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o;
    wire [0:0] expOvf_uid1924_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_n;
    wire [52:0] fracRPreExc_uid1925_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [51:0] fracRPreExc_uid1925_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [63:0] expRPreExc_uid1926_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [10:0] expRPreExc_uid1926_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [0:0] regInputs_uid1927_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [4:0] excRZeroVInC_uid1928_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    reg [0:0] excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] aRegBZeroFPLib_uid1930_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] aZeroBRegFPLib_uid1931_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] fpLibRegInputs_uid1932_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_qi;
    reg [0:0] fpLibRegInputs_uid1932_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] rInfOvf_uid1933_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [5:0] excRInfVInC_uid1934_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    reg [0:0] excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excRNaN2_uid1936_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excAIBISub_uid1937_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excRNaN_uid1938_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [2:0] concExc_uid1939_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    reg [1:0] excREnc_uid1940_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] invAMinusA_uid1941_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] signRReg_uid1942_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] sigBBInf_uid1943_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] sigAAInf_uid1944_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] signRInf_uid1945_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excAZBZSigASigB_uid1946_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] excBZARSigA_uid1947_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] signRZero_uid1948_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] signRInfRZRReg_uid1949_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_qi;
    reg [0:0] signRInfRZRReg_uid1949_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] invExcRNaN_uid1950_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] signRPostExc_uid1951_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_qi;
    reg [0:0] signRPostExc_uid1951_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [1:0] fracRPostExc_uid1955_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [51:0] fracRPostExc_uid1955_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [1:0] expRPostExc_uid1959_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [10:0] expRPostExc_uid1959_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [63:0] R_uid1960_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [62:0] expFracX_uid1962_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [64:0] xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a;
    wire [64:0] xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    logic [64:0] xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o;
    wire [0:0] xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_n;
    wire [0:0] aSig_uid1972_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [63:0] aSig_uid1972_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] bSig_uid1973_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [63:0] bSig_uid1973_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [62:0] exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [10:0] exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [51:0] frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [51:0] frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [0:0] excZ_aSig_uid1972_uid1979_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi;
    reg [0:0] excZ_aSig_uid1972_uid1979_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] expXIsMax_uid1980_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi;
    reg [0:0] expXIsMax_uid1980_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi;
    reg [0:0] fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] fracXIsNotZero_uid1982_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] excI_aSig_uid1983_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] excN_aSig_uid1984_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi;
    reg [0:0] excN_aSig_uid1984_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] invExpXIsMax_uid1985_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] InvExpXIsZero_uid1986_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] excR_aSig_uid1987_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [62:0] exp_bSig_uid1991_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [10:0] exp_bSig_uid1991_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [51:0] frac_bSig_uid1992_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [51:0] frac_bSig_uid1992_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [0:0] excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi;
    reg [0:0] expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi;
    reg [0:0] fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] fracXIsNotZero_uid1996_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] excI_bSig_uid1997_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] excN_bSig_uid1998_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi;
    reg [0:0] excN_bSig_uid1998_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] invExpXIsMax_uid1999_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] excR_bSig_uid2001_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [0:0] sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [0:0] effSub_uid2008_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] fracBz_uid2012_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [51:0] fracBz_uid2012_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [52:0] oFracB_uid2015_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [11:0] expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a;
    wire [11:0] expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    logic [11:0] expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o;
    wire [11:0] expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [52:0] oFracA_uid2020_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [55:0] oFracAE_uid2021_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [55:0] oFracBR_uid2023_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [55:0] oFracBREX_uid2024_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] oFracBREX_uid2024_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [56:0] oFracBREXC2_uid2025_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a;
    wire [56:0] oFracBREXC2_uid2025_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    logic [56:0] oFracBREXC2_uid2025_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o;
    wire [56:0] oFracBREXC2_uid2025_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [55:0] oFracBREXC2_uid2026_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [55:0] oFracBREXC2_uid2026_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [55:0] fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [0:0] aMinusA_uid2033_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [11:0] expInc_uid2034_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a;
    wire [11:0] expInc_uid2034_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    logic [11:0] expInc_uid2034_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o;
    wire [11:0] expInc_uid2034_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [12:0] expPostNorm_uid2035_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a;
    wire [12:0] expPostNorm_uid2035_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    logic [12:0] expPostNorm_uid2035_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o;
    wire [12:0] expPostNorm_uid2035_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [54:0] fracPostNormRndRange_uid2039_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [52:0] fracPostNormRndRange_uid2039_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [65:0] expFracR_uid2040_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [12:0] expRPreExcExt_uid2042_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [52:0] fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [51:0] fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [63:0] expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [10:0] expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [0:0] regInputs_uid2048_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [4:0] excRZeroVInC_uid2049_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    reg [0:0] excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] rInfOvf_uid2051_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [5:0] excRInfVInC_uid2052_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    reg [0:0] excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] excRNaN2_uid2054_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] excAIBISub_uid2055_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] excRNaN_uid2056_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [2:0] concExc_uid2057_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    reg [1:0] excREnc_uid2058_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] invAMinusA_uid2059_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] signRReg_uid2060_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] sigBBInf_uid2061_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] sigAAInf_uid2062_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] signRInf_uid2063_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] excAZBZSigASigB_uid2064_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] excBZARSigA_uid2065_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] signRZero_uid2066_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] signRInfRZRReg_uid2067_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi;
    reg [0:0] signRInfRZRReg_uid2067_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] invExcRNaN_uid2068_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] signRPostExc_uid2069_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi;
    reg [0:0] signRPostExc_uid2069_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [65:0] R_uid2070_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] excZ_x_uid2077_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_qi;
    reg [0:0] excZ_x_uid2077_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q;
    wire [0:0] expXIsMax_uid2078_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q;
    wire [0:0] fracXIsZero_uid2079_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q;
    wire [0:0] fracXIsNotZero_uid2080_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q;
    wire [0:0] excI_x_uid2081_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_qi;
    reg [0:0] excI_x_uid2081_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q;
    wire [0:0] excN_x_uid2082_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_qi;
    reg [0:0] excN_x_uid2082_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q;
    wire [2:0] concExc_uid2086_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q;
    reg [1:0] excXEnc_uid2087_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q;
    wire [65:0] r_uid2089_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q;
    wire [1:0] excX_uid2096_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [0:0] excXZero_uid2101_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excXReg_uid2102_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excXInf_uid2103_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excXNaN_uid2104_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [1:0] excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [0:0] excXZero_uid2115_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excXReg_uid2116_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excXInf_uid2117_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excXNaN_uid2118_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [62:0] expFracX_uid2119_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [62:0] expFracY_uid2120_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [64:0] xGTEy_uid2121_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a;
    wire [64:0] xGTEy_uid2121_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    logic [64:0] xGTEy_uid2121_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o;
    wire [0:0] xGTEy_uid2121_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_n;
    wire [0:0] xGTEyOrYz_uid2122_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] invExcXZ_uid2123_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [51:0] fracY_uid2125_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [10:0] expY_uid2126_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [0:0] sigY_uid2127_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [63:0] ypn_uid2128_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [63:0] xMuxRange_uid2130_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [63:0] xMuxRange_uid2130_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [0:0] aSig_uid2132_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [63:0] aSig_uid2132_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] bSig_uid2133_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [63:0] bSig_uid2133_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [0:0] excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excAN_uid2135_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [0:0] excAN_uid2135_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [0:0] excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [0:0] excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [0:0] excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excBN_uid2139_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [0:0] excBN_uid2139_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [0:0] excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [0:0] excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [62:0] expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [10:0] expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [62:0] expB_uid2143_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [10:0] expB_uid2143_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [51:0] fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [51:0] fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [51:0] fracB_uid2145_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [51:0] fracB_uid2145_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [0:0] sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [0:0] sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [0:0] effSub_uid2148_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] expBz_uid2152_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [10:0] expBz_uid2152_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] fracBz_uid2154_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [51:0] fracBz_uid2154_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] invExcBZ_uid2156_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [52:0] oFracB_uid2157_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [11:0] expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a;
    wire [11:0] expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    logic [11:0] expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o;
    wire [11:0] expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [52:0] oFracA_uid2162_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [55:0] oFracAE_uid2163_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [55:0] oFracBR_uid2165_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [55:0] oFracBREX_uid2166_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] oFracBREX_uid2166_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [56:0] oFracBREXC2_uid2167_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a;
    wire [56:0] oFracBREXC2_uid2167_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    logic [56:0] oFracBREXC2_uid2167_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o;
    wire [56:0] oFracBREXC2_uid2167_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [55:0] oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [55:0] oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [55:0] fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [0:0] aMinusA_uid2175_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [11:0] expInc_uid2176_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a;
    wire [11:0] expInc_uid2176_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    logic [11:0] expInc_uid2176_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o;
    wire [11:0] expInc_uid2176_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [12:0] expPostNorm_uid2177_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a;
    wire [12:0] expPostNorm_uid2177_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    logic [12:0] expPostNorm_uid2177_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o;
    wire [12:0] expPostNorm_uid2177_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [54:0] fracPostNormRndRange_uid2181_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [52:0] fracPostNormRndRange_uid2181_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [65:0] expFracR_uid2182_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [12:0] expRPreExcExt_uid2184_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [14:0] expUdf_uid2185_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a;
    wire [14:0] expUdf_uid2185_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    logic [14:0] expUdf_uid2185_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o;
    wire [0:0] expUdf_uid2185_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_n;
    wire [14:0] expOvf_uid2187_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a;
    wire [14:0] expOvf_uid2187_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    logic [14:0] expOvf_uid2187_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o;
    wire [0:0] expOvf_uid2187_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_n;
    wire [52:0] fracRPreExc_uid2188_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [51:0] fracRPreExc_uid2188_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [63:0] expRPreExc_uid2189_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [10:0] expRPreExc_uid2189_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [0:0] regInputs_uid2190_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [4:0] excRZeroVInC_uid2191_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    reg [0:0] excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] aRegBZeroFPLib_uid2193_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] aZeroBRegFPLib_uid2194_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] fpLibRegInputs_uid2195_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] rInfOvf_uid2196_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [5:0] excRInfVInC_uid2197_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    reg [0:0] excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excRNaN2_uid2199_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excAIBISub_uid2200_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excRNaN_uid2201_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [2:0] concExc_uid2202_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    reg [1:0] excREnc_uid2203_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] invAMinusA_uid2204_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] signRReg_uid2205_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] sigBBInf_uid2206_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] sigAAInf_uid2207_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] signRInf_uid2208_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excAZBZSigASigB_uid2209_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] excBZARSigA_uid2210_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] signRZero_uid2211_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] signRInfRZRReg_uid2212_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_qi;
    reg [0:0] signRInfRZRReg_uid2212_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] invExcRNaN_uid2213_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] signRPostExc_uid2214_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_qi;
    reg [0:0] signRPostExc_uid2214_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [1:0] fracRPostExc_uid2218_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [51:0] fracRPostExc_uid2218_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [1:0] expRPostExc_uid2222_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [10:0] expRPostExc_uid2222_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [63:0] R_uid2223_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [12:0] osig_uid2226_pT1_uid1600_invPolyEval_b;
    wire [23:0] osig_uid2229_pT2_uid1606_invPolyEval_b;
    wire [12:0] osig_uid2232_pT1_uid1628_invPolyEval_b;
    wire [23:0] osig_uid2235_pT2_uid1634_invPolyEval_b;
    wire [12:0] osig_uid2238_pT1_uid1656_invPolyEval_b;
    wire [23:0] osig_uid2241_pT2_uid1662_invPolyEval_b;
    wire [12:0] osig_uid2244_pT1_uid1684_invPolyEval_b;
    wire [23:0] osig_uid2247_pT2_uid1690_invPolyEval_b;
    wire [31:0] rVStage_uid2250_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [0:0] vCount_uid2251_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [7:0] mO_uid2252_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [23:0] vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [23:0] vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [31:0] cStage_uid2254_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] vStagei_uid2256_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [31:0] vStagei_uid2256_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [15:0] zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] vCount_uid2259_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] vStagei_uid2262_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [15:0] vStagei_uid2262_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] vCount_uid2265_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] vStagei_uid2268_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [7:0] vStagei_uid2268_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] vCount_uid2271_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] vStagei_uid2274_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [3:0] vStagei_uid2274_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] vCount_uid2277_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi;
    reg [0:0] vCount_uid2277_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] vStagei_uid2280_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [1:0] vStagei_uid2280_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] rVStage_uid2282_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [0:0] vCount_uid2283_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [5:0] r_uid2284_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [31:0] rVStage_uid2287_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [0:0] vCount_uid2288_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [23:0] vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [23:0] vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [31:0] cStage_uid2291_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] vStagei_uid2293_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [31:0] vStagei_uid2293_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] vCount_uid2296_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] vStagei_uid2299_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [15:0] vStagei_uid2299_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] vCount_uid2302_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] vStagei_uid2305_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [7:0] vStagei_uid2305_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] vCount_uid2308_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] vStagei_uid2311_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [3:0] vStagei_uid2311_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] vCount_uid2314_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] vStagei_uid2317_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [1:0] vStagei_uid2317_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] rVStage_uid2319_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [0:0] vCount_uid2320_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [5:0] r_uid2321_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [31:0] rVStage_uid2324_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [0:0] vCount_uid2325_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [23:0] vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [23:0] vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [31:0] cStage_uid2328_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] vStagei_uid2330_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [31:0] vStagei_uid2330_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] vCount_uid2333_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] vStagei_uid2336_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [15:0] vStagei_uid2336_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] vCount_uid2339_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] vStagei_uid2342_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [7:0] vStagei_uid2342_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] vCount_uid2345_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] vStagei_uid2348_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [3:0] vStagei_uid2348_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] vCount_uid2351_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi;
    reg [0:0] vCount_uid2351_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] vStagei_uid2354_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [1:0] vStagei_uid2354_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] rVStage_uid2356_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [0:0] vCount_uid2357_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [5:0] r_uid2358_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [31:0] rVStage_uid2361_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [0:0] vCount_uid2362_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [23:0] vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [23:0] vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [31:0] cStage_uid2365_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] vStagei_uid2367_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [31:0] vStagei_uid2367_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] vCount_uid2370_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] vStagei_uid2373_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [15:0] vStagei_uid2373_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] vCount_uid2376_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] vStagei_uid2379_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [7:0] vStagei_uid2379_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] vCount_uid2382_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] vStagei_uid2385_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [3:0] vStagei_uid2385_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] vCount_uid2388_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] vStagei_uid2391_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [1:0] vStagei_uid2391_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [0:0] rVStage_uid2393_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [0:0] vCount_uid2394_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [5:0] r_uid2395_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [31:0] c_float_0x401DA6CF40000000_3818_275_q_const_q;
    wire [31:0] c_float_0x4053C30200000000_3818_277_q_const_q;
    wire [31:0] c_float_0xBFD7F8F480000000_3818_276_q_const_q;
    wire [35:0] rndExpUpdate_uid1083_i_conv25_i318_i_const_lambda_2_3818_220_q_const_q;
    wire [60:0] i_add_i_const_lambda_2_3818_94_lhsMSBs_select_b;
    wire [61:0] i_add_i_const_lambda_2_3818_94_MSBs_sums_a;
    wire [61:0] i_add_i_const_lambda_2_3818_94_MSBs_sums_b;
    logic [61:0] i_add_i_const_lambda_2_3818_94_MSBs_sums_o;
    wire [61:0] i_add_i_const_lambda_2_3818_94_MSBs_sums_q;
    wire [64:0] i_add_i_const_lambda_2_3818_94_split_join_q;
    wire [31:0] i_and108_i_const_lambda_2_3818_55_join_q;
    wire [63:0] i_and10_i_const_lambda_2_3818_97_join_q;
    wire [31:0] i_and111_i_const_lambda_2_3818_60_join_q;
    wire [31:0] i_and122_i_const_lambda_2_3818_63_join_q;
    wire [31:0] i_and134_i_const_lambda_2_3818_66_join_q;
    wire [31:0] i_and147_i_const_lambda_2_3818_69_join_q;
    wire [31:0] i_and160_i_const_lambda_2_3818_72_join_q;
    wire [31:0] i_and173_i_const_lambda_2_3818_75_join_q;
    wire [5:0] i_and18_i_const_lambda_2_3818_110_BitSelect_for_a_b;
    wire [31:0] i_and18_i_const_lambda_2_3818_110_join_q;
    wire [56:0] i_and20_i_const_lambda_2_3818_96_BitSelect_for_a_b;
    wire [63:0] i_and20_i_const_lambda_2_3818_96_join_q;
    wire [0:0] i_and29_i_const_lambda_2_3818_27_BitSelect_for_a_b;
    wire [31:0] i_and29_i_const_lambda_2_3818_27_join_q;
    wire [63:0] i_and2_i_i_const_lambda_2_3818_117_join_q;
    wire [0:0] i_and37_i_const_lambda_2_3818_134_BitSelect_for_a_b;
    wire [31:0] i_and37_i_const_lambda_2_3818_134_join_q;
    wire [55:0] i_and45_i_const_lambda_2_3818_140_BitSelect_for_a_b;
    wire [63:0] i_and45_i_const_lambda_2_3818_140_join_q;
    wire [1:0] i_and46_i_const_lambda_2_3818_141_BitSelect_for_a_b;
    wire [31:0] i_and46_i_const_lambda_2_3818_141_join_q;
    wire [1:0] i_and48_i_const_lambda_2_3818_145_BitSelect_for_a_b;
    wire [31:0] i_and48_i_const_lambda_2_3818_145_join_q;
    wire [51:0] i_and4_i_const_lambda_2_3818_175_BitSelect_for_a_b;
    wire [63:0] i_and4_i_const_lambda_2_3818_175_join_q;
    wire [1:0] i_and52_i_const_lambda_2_3818_149_BitSelect_for_a_b;
    wire [31:0] i_and52_i_const_lambda_2_3818_149_join_q;
    wire [0:0] i_and56_i_const_lambda_2_3818_153_BitSelect_for_a_b;
    wire [63:0] i_and56_i_const_lambda_2_3818_153_join_q;
    wire [0:0] i_and5_i5_const_lambda_2_3818_176_BitSelect_for_a_b;
    wire [63:0] i_and5_i5_const_lambda_2_3818_176_join_q;
    wire [4:0] i_and7_i_const_lambda_2_3818_105_BitSelect_for_a_b;
    wire [31:0] i_and7_i_const_lambda_2_3818_105_join_q;
    wire [52:0] i_and8_i_const_lambda_2_3818_18_BitSelect_for_a_b;
    wire [63:0] i_and8_i_const_lambda_2_3818_18_join_q;
    wire [63:0] i_and_i_i_const_lambda_2_3818_114_join_q;
    wire [4:0] i_cmp36_i_const_lambda_2_3818_32_bit_select_top_X_2544_b;
    wire [0:0] i_cmp36_i_const_lambda_2_3818_32_logic_op_top_X_2545_q;
    wire [0:0] i_cmp36_i_const_lambda_2_3818_32_final_logic_op_c_inv_2546_q;
    wire [24:0] i_conv14_i_const_lambda_2_3818_22_BitSelect_for_a_b;
    wire [31:0] i_conv14_i_const_lambda_2_3818_22_join_q;
    wire [27:0] i_conv19_i_const_lambda_2_3818_25_BitSelect_for_a_b;
    wire [31:0] i_conv19_i_const_lambda_2_3818_25_join_q;
    wire [10:0] i_conv_i_const_lambda_2_3818_20_BitSelect_for_a_b;
    wire [31:0] i_conv_i_const_lambda_2_3818_20_join_q;
    wire [26:0] i_conv_i_i_const_lambda_2_3818_125_BitSelect_for_a_b;
    wire [31:0] i_conv_i_i_const_lambda_2_3818_125_join_q;
    wire [31:0] i_diff_0_in_op_i_const_lambda_2_3818_58_join_q;
    wire i_mul18_i311_i_const_lambda_2_3818_207_impl_reset0;
    wire i_mul18_i311_i_const_lambda_2_3818_207_impl_ena0;
    wire [31:0] i_mul18_i311_i_const_lambda_2_3818_207_impl_ay0;
    wire [31:0] i_mul18_i311_i_const_lambda_2_3818_207_impl_az0;
    wire [31:0] i_mul18_i311_i_const_lambda_2_3818_207_impl_q0;
    wire i_mul18_i_i_const_lambda_2_3818_192_impl_reset0;
    wire i_mul18_i_i_const_lambda_2_3818_192_impl_ena0;
    wire [31:0] i_mul18_i_i_const_lambda_2_3818_192_impl_ay0;
    wire [31:0] i_mul18_i_i_const_lambda_2_3818_192_impl_az0;
    wire [31:0] i_mul18_i_i_const_lambda_2_3818_192_impl_q0;
    wire i_mul22_i315_i_const_lambda_2_3818_210_impl_reset0;
    wire i_mul22_i315_i_const_lambda_2_3818_210_impl_ena0;
    wire [31:0] i_mul22_i315_i_const_lambda_2_3818_210_impl_ay0;
    wire [31:0] i_mul22_i315_i_const_lambda_2_3818_210_impl_az0;
    wire [31:0] i_mul22_i315_i_const_lambda_2_3818_210_impl_q0;
    wire i_mul22_i_i_const_lambda_2_3818_186_impl_reset0;
    wire i_mul22_i_i_const_lambda_2_3818_186_impl_ena0;
    wire [31:0] i_mul22_i_i_const_lambda_2_3818_186_impl_ay0;
    wire [31:0] i_mul22_i_i_const_lambda_2_3818_186_impl_az0;
    wire [31:0] i_mul22_i_i_const_lambda_2_3818_186_impl_q0;
    wire i_mul29_i_const_lambda_2_3818_224_impl_reset0;
    wire i_mul29_i_const_lambda_2_3818_224_impl_ena0;
    wire [31:0] i_mul29_i_const_lambda_2_3818_224_impl_ay0;
    wire [31:0] i_mul29_i_const_lambda_2_3818_224_impl_az0;
    wire [31:0] i_mul29_i_const_lambda_2_3818_224_impl_q0;
    wire [0:0] i_or194_i_const_lambda_2_3818_80_BitSelect_for_a_b;
    wire [10:0] i_or194_i_const_lambda_2_3818_80_BitSelect_for_b_b;
    wire [31:0] i_or194_i_const_lambda_2_3818_80_join_q;
    wire [0:0] i_or200_i_const_lambda_2_3818_84_BitSelect_for_a_b;
    wire [31:0] i_or200_i_const_lambda_2_3818_84_join_q;
    wire [51:0] i_or7_i_const_lambda_2_3818_8gr_BitSelect_for_a_b;
    wire [10:0] i_or7_i_const_lambda_2_3818_8gr_BitSelect_for_a_c;
    wire [63:0] i_or7_i_const_lambda_2_3818_8gr_join_q;
    wire [11:0] i_or81_i_const_lambda_2_3818_168_BitSelect_for_a_b;
    wire [31:0] i_or81_i_const_lambda_2_3818_168_join_q;
    wire [0:0] i_shl14_i_const_lambda_2_3818_15_BitSelect_for_a_b;
    wire [63:0] i_shl14_i_const_lambda_2_3818_15_join_q;
    wire [10:0] i_shl2_i_const_lambda_2_3818_173_BitSelect_for_a_b;
    wire [63:0] i_shl2_i_const_lambda_2_3818_173_join_q;
    wire [10:0] i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b;
    wire [63:0] i_shr4_i_const_lambda_2_3818_7gr_join_q;
    wire [0:0] i_sign_x_0_i_const_lambda_2_3818_53_BitSelect_for_a_b;
    wire [7:0] i_sign_x_0_i_const_lambda_2_3818_53_join_q;
    wire [0:0] i_sign_y_0_i_const_lambda_2_3818_52_BitSelect_for_a_b;
    wire [7:0] i_sign_y_0_i_const_lambda_2_3818_52_join_q;
    wire i_sub26_i_const_lambda_2_3818_221_impl_reset0;
    wire i_sub26_i_const_lambda_2_3818_221_impl_ena0;
    wire [31:0] i_sub26_i_const_lambda_2_3818_221_impl_ax0;
    wire [31:0] i_sub26_i_const_lambda_2_3818_221_impl_ay0;
    wire [31:0] i_sub26_i_const_lambda_2_3818_221_impl_q0;
    wire [11:0] i_sub55_op_i_const_lambda_2_3818_165_BitSelect_for_a_b;
    wire [31:0] i_sub55_op_i_const_lambda_2_3818_165_join_q;
    wire i_sub_i306_i_const_lambda_2_3818_205_impl_reset0;
    wire i_sub_i306_i_const_lambda_2_3818_205_impl_ena0;
    wire [31:0] i_sub_i306_i_const_lambda_2_3818_205_impl_ax0;
    wire [31:0] i_sub_i306_i_const_lambda_2_3818_205_impl_ay0;
    wire [31:0] i_sub_i306_i_const_lambda_2_3818_205_impl_q0;
    wire i_sub_i_i_const_lambda_2_3818_190_impl_reset0;
    wire i_sub_i_i_const_lambda_2_3818_190_impl_ena0;
    wire [31:0] i_sub_i_i_const_lambda_2_3818_190_impl_ax0;
    wire [31:0] i_sub_i_i_const_lambda_2_3818_190_impl_ay0;
    wire [31:0] i_sub_i_i_const_lambda_2_3818_190_impl_q0;
    wire i_unnamed_const_lambda_2_3818_185_impl_reset0;
    wire i_unnamed_const_lambda_2_3818_185_impl_ena0;
    wire [31:0] i_unnamed_const_lambda_2_3818_185_impl_ay0;
    wire [31:0] i_unnamed_const_lambda_2_3818_185_impl_az0;
    wire [31:0] i_unnamed_const_lambda_2_3818_185_impl_q0;
    wire i_unnamed_const_lambda_2_3818_191_impl_reset0;
    wire i_unnamed_const_lambda_2_3818_191_impl_ena0;
    wire [31:0] i_unnamed_const_lambda_2_3818_191_impl_ay0;
    wire [31:0] i_unnamed_const_lambda_2_3818_191_impl_az0;
    wire [31:0] i_unnamed_const_lambda_2_3818_191_impl_q0;
    wire i_unnamed_const_lambda_2_3818_206_impl_reset0;
    wire i_unnamed_const_lambda_2_3818_206_impl_ena0;
    wire [31:0] i_unnamed_const_lambda_2_3818_206_impl_ay0;
    wire [31:0] i_unnamed_const_lambda_2_3818_206_impl_az0;
    wire [31:0] i_unnamed_const_lambda_2_3818_206_impl_q0;
    wire i_unnamed_const_lambda_2_3818_209_impl_reset0;
    wire i_unnamed_const_lambda_2_3818_209_impl_ena0;
    wire [31:0] i_unnamed_const_lambda_2_3818_209_impl_ay0;
    wire [31:0] i_unnamed_const_lambda_2_3818_209_impl_az0;
    wire [31:0] i_unnamed_const_lambda_2_3818_209_impl_q0;
    wire [10:0] i_unnamed_const_lambda_2_3818_29_BitSelect_for_a_b;
    wire [63:0] i_unnamed_const_lambda_2_3818_29_join_q;
    wire [0:0] i_xor_i_const_lambda_2_3818_88_BitSelect_for_a_b;
    wire [63:0] i_xor_i_const_lambda_2_3818_88_join_q;
    wire [115:0] i_and1_i4_const_lambda_2_4099_0gr_shift_x_fs_q;
    wire [115:0] i_and1_i4_const_lambda_2_4099_0gr_shift_x_fs_qint;
    wire [66:0] i_and2_or7_op_i_const_lambda_2_3844_0gr_shift_x_fs_q;
    wire [66:0] i_and2_or7_op_i_const_lambda_2_3844_0gr_shift_x_fs_qint;
    wire [11:0] i_and3_i_const_lambda_2_3833_0gr_shift_x_fs_q;
    wire [63:0] i_and3_i_const_lambda_2_3833_0gr_shift_x_fs_qint;
    wire [51:0] i_and_i1_const_lambda_2_3857_0gr_shift_x_fs_q;
    wire [63:0] i_and_i1_const_lambda_2_3857_0gr_shift_x_fs_qint;
    wire [43:0] i_shl198_i_const_lambda_2_3964_0gr_shift_x_fs_q;
    wire [43:0] i_shl198_i_const_lambda_2_3964_0gr_shift_x_fs_qint;
    wire [59:0] leftShiftStage0Idx1Rng4_uid2627_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in;
    wire [59:0] leftShiftStage0Idx1Rng4_uid2627_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx1_uid2628_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
    wire [55:0] leftShiftStage0Idx2Rng8_uid2630_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in;
    wire [55:0] leftShiftStage0Idx2Rng8_uid2630_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx2_uid2631_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
    wire [51:0] leftShiftStage0Idx3Rng12_uid2633_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in;
    wire [51:0] leftShiftStage0Idx3Rng12_uid2633_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx3_uid2634_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
    wire [1:0] leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x_s;
    reg [63:0] leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
    wire [47:0] leftShiftStage1Idx1Rng16_uid2638_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in;
    wire [47:0] leftShiftStage1Idx1Rng16_uid2638_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx1_uid2639_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
    wire [31:0] leftShiftStage1Idx2Rng32_uid2641_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in;
    wire [31:0] leftShiftStage1Idx2Rng32_uid2641_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx2_uid2642_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
    wire [47:0] leftShiftStage1Idx3Pad48_uid2643_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
    wire [15:0] leftShiftStage1Idx3Rng48_uid2644_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in;
    wire [15:0] leftShiftStage1Idx3Rng48_uid2644_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx3_uid2645_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
    wire [1:0] leftShiftStage1_uid2647_i_shl50_i_const_lambda_2_4060_0gr_shift_x_s;
    reg [63:0] leftShiftStage1_uid2647_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
    wire [62:0] leftShiftStage0Idx1Rng1_uid2652_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in;
    wire [62:0] leftShiftStage0Idx1Rng1_uid2652_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx1_uid2653_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
    wire [61:0] leftShiftStage0Idx2Rng2_uid2655_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in;
    wire [61:0] leftShiftStage0Idx2Rng2_uid2655_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx2_uid2656_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
    wire [60:0] leftShiftStage0Idx3Rng3_uid2658_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in;
    wire [60:0] leftShiftStage0Idx3Rng3_uid2658_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx3_uid2659_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
    wire [1:0] leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x_s;
    reg [63:0] leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
    wire [59:0] leftShiftStage1Idx1Rng4_uid2663_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in;
    wire [59:0] leftShiftStage1Idx1Rng4_uid2663_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx1_uid2664_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
    wire [55:0] leftShiftStage1Idx2Rng8_uid2666_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in;
    wire [55:0] leftShiftStage1Idx2Rng8_uid2666_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx2_uid2667_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
    wire [51:0] leftShiftStage1Idx3Rng12_uid2669_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in;
    wire [51:0] leftShiftStage1Idx3Rng12_uid2669_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx3_uid2670_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
    wire [1:0] leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x_s;
    reg [63:0] leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
    wire [47:0] leftShiftStage2Idx1Rng16_uid2674_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in;
    wire [47:0] leftShiftStage2Idx1Rng16_uid2674_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b;
    wire [63:0] leftShiftStage2Idx1_uid2675_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
    wire [31:0] leftShiftStage2Idx2Rng32_uid2677_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in;
    wire [31:0] leftShiftStage2Idx2Rng32_uid2677_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b;
    wire [63:0] leftShiftStage2Idx2_uid2678_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
    wire [15:0] leftShiftStage2Idx3Rng48_uid2680_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in;
    wire [15:0] leftShiftStage2Idx3Rng48_uid2680_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b;
    wire [63:0] leftShiftStage2Idx3_uid2681_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
    wire [1:0] leftShiftStage2_uid2683_i_shl54_i_const_lambda_2_4068_0gr_shift_x_s;
    reg [63:0] leftShiftStage2_uid2683_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
    wire [47:0] leftShiftStage0Idx1Rng16_uid2688_i_shl_i20_const_lambda_2_4052_0gr_shift_x_in;
    wire [47:0] leftShiftStage0Idx1Rng16_uid2688_i_shl_i20_const_lambda_2_4052_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx1_uid2689_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q;
    wire [31:0] leftShiftStage0Idx2Rng32_uid2691_i_shl_i20_const_lambda_2_4052_0gr_shift_x_in;
    wire [31:0] leftShiftStage0Idx2Rng32_uid2691_i_shl_i20_const_lambda_2_4052_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx2_uid2692_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q;
    wire [15:0] leftShiftStage0Idx3Rng48_uid2694_i_shl_i20_const_lambda_2_4052_0gr_shift_x_in;
    wire [15:0] leftShiftStage0Idx3Rng48_uid2694_i_shl_i20_const_lambda_2_4052_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx3_uid2695_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q;
    wire [1:0] leftShiftStageSel4Dto4_uid2696_i_shl_i20_const_lambda_2_4052_0gr_shift_x_b;
    wire [1:0] leftShiftStage0_uid2697_i_shl_i20_const_lambda_2_4052_0gr_shift_x_s;
    reg [63:0] leftShiftStage0_uid2697_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q;
    wire [43:0] i_shl_i_const_lambda_2_3956_0gr_shift_x_fs_q;
    wire [43:0] i_shl_i_const_lambda_2_3956_0gr_shift_x_fs_qint;
    wire [31:0] rightShiftStage0Idx1Rng32_uid2702_i_shr121_i_const_lambda_2_3915_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx1_uid2704_i_shr121_i_const_lambda_2_3915_0gr_shift_x_q;
    wire [0:0] rightShiftStageSel5Dto5_uid2705_i_shr121_i_const_lambda_2_3915_0gr_shift_x_b;
    wire [0:0] rightShiftStage0_uid2706_i_shr121_i_const_lambda_2_3915_0gr_shift_x_s;
    reg [63:0] rightShiftStage0_uid2706_i_shr121_i_const_lambda_2_3915_0gr_shift_x_q;
    wire [47:0] rightShiftStage0Idx1Rng16_uid2710_i_shr133_i_const_lambda_2_3922_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx1_uid2712_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q;
    wire [31:0] rightShiftStage0Idx2Rng32_uid2713_i_shr133_i_const_lambda_2_3922_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx2_uid2715_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q;
    wire [15:0] rightShiftStage0Idx3Rng48_uid2716_i_shr133_i_const_lambda_2_3922_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx3_uid2718_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q;
    wire [1:0] rightShiftStageSel4Dto4_uid2719_i_shr133_i_const_lambda_2_3922_0gr_shift_x_b;
    wire [1:0] rightShiftStage0_uid2720_i_shr133_i_const_lambda_2_3922_0gr_shift_x_s;
    reg [63:0] rightShiftStage0_uid2720_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q;
    wire [55:0] rightShiftStage0Idx1Rng8_uid2724_i_shr146_i_const_lambda_2_3929_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx1_uid2726_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q;
    wire [47:0] rightShiftStage0Idx2Rng16_uid2727_i_shr146_i_const_lambda_2_3929_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx2_uid2729_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q;
    wire [39:0] rightShiftStage0Idx3Rng24_uid2730_i_shr146_i_const_lambda_2_3929_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx3_uid2732_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q;
    wire [1:0] rightShiftStage0_uid2734_i_shr146_i_const_lambda_2_3929_0gr_shift_x_s;
    reg [63:0] rightShiftStage0_uid2734_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q;
    wire [31:0] rightShiftStage1Idx1Rng32_uid2735_i_shr146_i_const_lambda_2_3929_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx1_uid2737_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q;
    wire [0:0] rightShiftStage1_uid2739_i_shr146_i_const_lambda_2_3929_0gr_shift_x_s;
    reg [63:0] rightShiftStage1_uid2739_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q;
    wire [59:0] rightShiftStage0Idx1Rng4_uid2743_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx1_uid2745_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
    wire [55:0] rightShiftStage0Idx2Rng8_uid2746_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx2_uid2748_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
    wire [51:0] rightShiftStage0Idx3Rng12_uid2749_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx3_uid2751_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
    wire [1:0] rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x_s;
    reg [63:0] rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
    wire [47:0] rightShiftStage1Idx1Rng16_uid2754_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx1_uid2756_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
    wire [31:0] rightShiftStage1Idx2Rng32_uid2757_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx2_uid2759_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
    wire [15:0] rightShiftStage1Idx3Rng48_uid2760_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx3_uid2762_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
    wire [1:0] rightShiftStage1_uid2764_i_shr159_i_const_lambda_2_3936_0gr_shift_x_s;
    reg [63:0] rightShiftStage1_uid2764_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
    wire [61:0] rightShiftStage0Idx1Rng2_uid2768_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx1_uid2770_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
    wire [59:0] rightShiftStage0Idx2Rng4_uid2771_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx2_uid2773_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
    wire [57:0] rightShiftStage0Idx3Rng6_uid2774_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx3_uid2776_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
    wire [1:0] rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x_s;
    reg [63:0] rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
    wire [55:0] rightShiftStage1Idx1Rng8_uid2779_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx1_uid2781_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
    wire [47:0] rightShiftStage1Idx2Rng16_uid2782_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx2_uid2784_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
    wire [39:0] rightShiftStage1Idx3Rng24_uid2785_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx3_uid2787_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
    wire [1:0] rightShiftStage1_uid2789_i_shr172_i_const_lambda_2_3943_0gr_shift_x_s;
    reg [63:0] rightShiftStage1_uid2789_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
    wire [31:0] rightShiftStage2Idx1Rng32_uid2790_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b;
    wire [63:0] rightShiftStage2Idx1_uid2792_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
    wire [0:0] rightShiftStage2_uid2794_i_shr172_i_const_lambda_2_3943_0gr_shift_x_s;
    reg [63:0] rightShiftStage2_uid2794_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
    wire [35:0] i_shr17_i_const_lambda_2_3867_0gr_shift_x_fs_q;
    wire [63:0] i_shr17_i_const_lambda_2_3867_0gr_shift_x_fs_qint;
    wire [62:0] rightShiftStage0Idx1Rng1_uid2799_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx1_uid2801_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
    wire [61:0] rightShiftStage0Idx2Rng2_uid2802_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx2_uid2804_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
    wire [60:0] rightShiftStage0Idx3Rng3_uid2805_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx3_uid2807_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
    wire [1:0] rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x_s;
    reg [63:0] rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
    wire [59:0] rightShiftStage1Idx1Rng4_uid2810_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx1_uid2812_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
    wire [55:0] rightShiftStage1Idx2Rng8_uid2813_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx2_uid2815_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
    wire [51:0] rightShiftStage1Idx3Rng12_uid2816_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx3_uid2818_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
    wire [1:0] rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x_s;
    reg [63:0] rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
    wire [47:0] rightShiftStage2Idx1Rng16_uid2821_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b;
    wire [63:0] rightShiftStage2Idx1_uid2823_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
    wire [31:0] rightShiftStage2Idx2Rng32_uid2824_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b;
    wire [63:0] rightShiftStage2Idx2_uid2826_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
    wire [15:0] rightShiftStage2Idx3Rng48_uid2827_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b;
    wire [63:0] rightShiftStage2Idx3_uid2829_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
    wire [1:0] rightShiftStage2_uid2831_i_shr185_i_const_lambda_2_3950_0gr_shift_x_s;
    reg [63:0] rightShiftStage2_uid2831_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
    wire [62:0] i_shr24_i_const_lambda_2_4034_0gr_shift_x_fs_q;
    wire [63:0] i_shr24_i_const_lambda_2_4034_0gr_shift_x_fs_qint;
    wire [60:0] i_shr3_i_const_lambda_2_4105_0gr_shift_x_fs_q;
    wire [63:0] i_shr3_i_const_lambda_2_4105_0gr_shift_x_fs_qint;
    wire [34:0] i_shr5_i_i_const_lambda_2_4016_0gr_shift_x_fs_q;
    wire [63:0] i_shr5_i_i_const_lambda_2_4016_0gr_shift_x_fs_qint;
    wire [50:0] i_shr8_i_i_const_lambda_2_4021_0gr_shift_x_fs_q;
    wire [63:0] i_shr8_i_i_const_lambda_2_4021_0gr_shift_x_fs_qint;
    wire [12:0] i_unnamed_const_lambda_2_3850_0gr_shift_x_fs_q;
    wire [63:0] i_unnamed_const_lambda_2_3850_0gr_shift_x_fs_qint;
    wire [114:0] i_unnamed_const_lambda_2_4093_0gr_shift_x_fs_q;
    wire [114:0] i_unnamed_const_lambda_2_4093_0gr_shift_x_fs_qint;
    wire [51:0] i_xor_lobit_i_const_lambda_2_3979_0gr_shift_x_fs_q;
    wire [63:0] i_xor_lobit_i_const_lambda_2_3979_0gr_shift_x_fs_qint;
    wire [6:0] expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_MSBs_sums_a;
    wire [6:0] expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_MSBs_sums_b;
    logic [6:0] expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_MSBs_sums_o;
    wire [5:0] expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_MSBs_sums_q;
    wire [12:0] expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_split_join_q;
    wire [6:0] expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_MSBs_sums_a;
    wire [6:0] expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_MSBs_sums_b;
    logic [6:0] expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_MSBs_sums_o;
    wire [5:0] expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_MSBs_sums_q;
    wire [12:0] expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_split_join_q;
    wire [6:0] expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_MSBs_sums_a;
    wire [6:0] expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_MSBs_sums_b;
    logic [6:0] expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_MSBs_sums_o;
    wire [5:0] expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_MSBs_sums_q;
    wire [12:0] expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_split_join_q;
    wire [6:0] expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_MSBs_sums_a;
    wire [6:0] expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_MSBs_sums_b;
    logic [6:0] expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_MSBs_sums_o;
    wire [5:0] expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_MSBs_sums_q;
    wire [12:0] expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_split_join_q;
    wire [9:0] expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_MSBs_sums_a;
    wire [9:0] expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_MSBs_sums_b;
    logic [9:0] expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_MSBs_sums_o;
    wire [8:0] expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_MSBs_sums_q;
    wire [9:0] expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_split_join_q;
    wire [9:0] expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_MSBs_sums_a;
    wire [9:0] expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_MSBs_sums_b;
    logic [9:0] expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_MSBs_sums_o;
    wire [8:0] expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_MSBs_sums_q;
    wire [9:0] expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_split_join_q;
    wire [9:0] expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_MSBs_sums_a;
    wire [9:0] expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_MSBs_sums_b;
    logic [9:0] expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_MSBs_sums_o;
    wire [8:0] expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_MSBs_sums_q;
    wire [9:0] expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_split_join_q;
    wire [9:0] expR_uid1515_i_div_i_i_const_lambda_2_3818_189_MSBs_sums_a;
    wire [9:0] expR_uid1515_i_div_i_i_const_lambda_2_3818_189_MSBs_sums_b;
    logic [9:0] expR_uid1515_i_div_i_i_const_lambda_2_3818_189_MSBs_sums_o;
    wire [8:0] expR_uid1515_i_div_i_i_const_lambda_2_3818_189_MSBs_sums_q;
    wire [9:0] expR_uid1515_i_div_i_i_const_lambda_2_3818_189_split_join_q;
    wire memoryC0_uid1587_invTables_lutmem_reset0;
    wire [30:0] memoryC0_uid1587_invTables_lutmem_ia;
    wire [8:0] memoryC0_uid1587_invTables_lutmem_aa;
    wire [8:0] memoryC0_uid1587_invTables_lutmem_ab;
    wire [30:0] memoryC0_uid1587_invTables_lutmem_ir;
    wire [30:0] memoryC0_uid1587_invTables_lutmem_r;
    wire memoryC1_uid1590_invTables_lutmem_reset0;
    wire [20:0] memoryC1_uid1590_invTables_lutmem_ia;
    wire [8:0] memoryC1_uid1590_invTables_lutmem_aa;
    wire [8:0] memoryC1_uid1590_invTables_lutmem_ab;
    wire [20:0] memoryC1_uid1590_invTables_lutmem_ir;
    wire [20:0] memoryC1_uid1590_invTables_lutmem_r;
    wire memoryC2_uid1593_invTables_lutmem_reset0;
    wire [11:0] memoryC2_uid1593_invTables_lutmem_ia;
    wire [8:0] memoryC2_uid1593_invTables_lutmem_aa;
    wire [8:0] memoryC2_uid1593_invTables_lutmem_ab;
    wire [11:0] memoryC2_uid1593_invTables_lutmem_ir;
    wire [11:0] memoryC2_uid1593_invTables_lutmem_r;
    wire [0:0] xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [54:0] rightShiftStage0Idx1Rng1_uid2900_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage0Idx1_uid2901_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [1:0] seMsb_to2_uid2902_in;
    wire [1:0] seMsb_to2_uid2902_b;
    wire [53:0] rightShiftStage0Idx2Rng2_uid2903_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage0Idx2_uid2904_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [2:0] seMsb_to3_uid2905_in;
    wire [2:0] seMsb_to3_uid2905_b;
    wire [52:0] rightShiftStage0Idx3Rng3_uid2906_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage0Idx3_uid2907_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [1:0] rightShiftStageSel0Dto0_uid2908_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [1:0] rightShiftStageSel0Dto0_uid2908_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [1:0] rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [55:0] rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [3:0] seMsb_to4_uid2910_in;
    wire [3:0] seMsb_to4_uid2910_b;
    wire [51:0] rightShiftStage1Idx1Rng4_uid2911_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage1Idx1_uid2912_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [7:0] seMsb_to8_uid2913_in;
    wire [7:0] seMsb_to8_uid2913_b;
    wire [47:0] rightShiftStage1Idx2Rng8_uid2914_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage1Idx2_uid2915_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [11:0] seMsb_to12_uid2916_in;
    wire [11:0] seMsb_to12_uid2916_b;
    wire [43:0] rightShiftStage1Idx3Rng12_uid2917_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage1Idx3_uid2918_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [3:0] rightShiftStageSel2Dto2_uid2919_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [1:0] rightShiftStageSel2Dto2_uid2919_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [1:0] rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [55:0] rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [15:0] seMsb_to16_uid2921_in;
    wire [15:0] seMsb_to16_uid2921_b;
    wire [39:0] rightShiftStage2Idx1Rng16_uid2922_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage2Idx1_uid2923_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [31:0] seMsb_to32_uid2924_in;
    wire [31:0] seMsb_to32_uid2924_b;
    wire [23:0] rightShiftStage2Idx2Rng32_uid2925_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage2Idx2_uid2926_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [47:0] seMsb_to48_uid2927_in;
    wire [47:0] seMsb_to48_uid2927_b;
    wire [7:0] rightShiftStage2Idx3Rng48_uid2928_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage2Idx3_uid2929_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [5:0] rightShiftStageSel4Dto4_uid2930_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [1:0] rightShiftStageSel4Dto4_uid2930_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [1:0] rightShiftStage2_uid2931_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [55:0] rightShiftStage2_uid2931_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [55:0] shiftOutConstant_to56_uid2932_in;
    wire [55:0] shiftOutConstant_to56_uid2932_b;
    wire [0:0] r_uid2934_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [55:0] r_uid2934_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [53:0] fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_lhsMSBs_select_b;
    wire [54:0] fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_MSBs_sums_a;
    wire [54:0] fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_MSBs_sums_b;
    logic [54:0] fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_MSBs_sums_o;
    wire [54:0] fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_MSBs_sums_q;
    wire [56:0] fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_split_join_q;
    wire [39:0] leftShiftStage0Idx1Rng16_uid2944_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [39:0] leftShiftStage0Idx1Rng16_uid2944_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage0Idx1_uid2945_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [55:0] leftShiftStage0Idx2_uid2948_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [7:0] leftShiftStage0Idx3Rng48_uid2950_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [7:0] leftShiftStage0Idx3Rng48_uid2950_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage0Idx3_uid2951_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [1:0] leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [55:0] leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [51:0] leftShiftStage1Idx1Rng4_uid2955_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [51:0] leftShiftStage1Idx1Rng4_uid2955_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage1Idx1_uid2956_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [47:0] leftShiftStage1Idx2Rng8_uid2958_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [47:0] leftShiftStage1Idx2Rng8_uid2958_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage1Idx2_uid2959_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [43:0] leftShiftStage1Idx3Rng12_uid2961_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [43:0] leftShiftStage1Idx3Rng12_uid2961_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage1Idx3_uid2962_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [1:0] leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [55:0] leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [54:0] leftShiftStage2Idx1Rng1_uid2966_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [54:0] leftShiftStage2Idx1Rng1_uid2966_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage2Idx1_uid2967_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [53:0] leftShiftStage2Idx2Rng2_uid2969_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [53:0] leftShiftStage2Idx2Rng2_uid2969_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage2Idx2_uid2970_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [52:0] leftShiftStage2Idx3Rng3_uid2972_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in;
    wire [52:0] leftShiftStage2Idx3Rng3_uid2972_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage2Idx3_uid2973_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [1:0] leftShiftStage2_uid2975_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s;
    reg [55:0] leftShiftStage2_uid2975_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    wire [0:0] expUdf_uid1780_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_cmp_sign_q;
    wire [0:0] xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [54:0] rightShiftStage0Idx1Rng1_uid2985_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage0Idx1_uid2986_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [1:0] seMsb_to2_uid2987_in;
    wire [1:0] seMsb_to2_uid2987_b;
    wire [53:0] rightShiftStage0Idx2Rng2_uid2988_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage0Idx2_uid2989_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [2:0] seMsb_to3_uid2990_in;
    wire [2:0] seMsb_to3_uid2990_b;
    wire [52:0] rightShiftStage0Idx3Rng3_uid2991_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage0Idx3_uid2992_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [1:0] rightShiftStageSel0Dto0_uid2993_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [1:0] rightShiftStageSel0Dto0_uid2993_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [1:0] rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [55:0] rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [3:0] seMsb_to4_uid2995_in;
    wire [3:0] seMsb_to4_uid2995_b;
    wire [51:0] rightShiftStage1Idx1Rng4_uid2996_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage1Idx1_uid2997_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [7:0] seMsb_to8_uid2998_in;
    wire [7:0] seMsb_to8_uid2998_b;
    wire [47:0] rightShiftStage1Idx2Rng8_uid2999_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage1Idx2_uid3000_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [11:0] seMsb_to12_uid3001_in;
    wire [11:0] seMsb_to12_uid3001_b;
    wire [43:0] rightShiftStage1Idx3Rng12_uid3002_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage1Idx3_uid3003_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [3:0] rightShiftStageSel2Dto2_uid3004_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [1:0] rightShiftStageSel2Dto2_uid3004_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [1:0] rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [55:0] rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [15:0] seMsb_to16_uid3006_in;
    wire [15:0] seMsb_to16_uid3006_b;
    wire [39:0] rightShiftStage2Idx1Rng16_uid3007_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage2Idx1_uid3008_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [31:0] seMsb_to32_uid3009_in;
    wire [31:0] seMsb_to32_uid3009_b;
    wire [23:0] rightShiftStage2Idx2Rng32_uid3010_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage2Idx2_uid3011_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [47:0] seMsb_to48_uid3012_in;
    wire [47:0] seMsb_to48_uid3012_b;
    wire [7:0] rightShiftStage2Idx3Rng48_uid3013_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage2Idx3_uid3014_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [5:0] rightShiftStageSel4Dto4_uid3015_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [1:0] rightShiftStageSel4Dto4_uid3015_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [1:0] rightShiftStage2_uid3016_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [55:0] rightShiftStage2_uid3016_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [55:0] shiftOutConstant_to56_uid3017_in;
    wire [55:0] shiftOutConstant_to56_uid3017_b;
    wire [0:0] r_uid3019_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [55:0] r_uid3019_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [53:0] fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_lhsMSBs_select_b;
    wire [54:0] fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_MSBs_sums_a;
    wire [54:0] fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_MSBs_sums_b;
    logic [54:0] fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_MSBs_sums_o;
    wire [54:0] fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_MSBs_sums_q;
    wire [56:0] fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_split_join_q;
    wire [39:0] leftShiftStage0Idx1Rng16_uid3029_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [39:0] leftShiftStage0Idx1Rng16_uid3029_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage0Idx1_uid3030_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [55:0] leftShiftStage0Idx2_uid3033_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [7:0] leftShiftStage0Idx3Rng48_uid3035_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [7:0] leftShiftStage0Idx3Rng48_uid3035_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage0Idx3_uid3036_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [1:0] leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [55:0] leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [51:0] leftShiftStage1Idx1Rng4_uid3040_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [51:0] leftShiftStage1Idx1Rng4_uid3040_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage1Idx1_uid3041_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [47:0] leftShiftStage1Idx2Rng8_uid3043_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [47:0] leftShiftStage1Idx2Rng8_uid3043_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage1Idx2_uid3044_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [43:0] leftShiftStage1Idx3Rng12_uid3046_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [43:0] leftShiftStage1Idx3Rng12_uid3046_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage1Idx3_uid3047_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [1:0] leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [55:0] leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [54:0] leftShiftStage2Idx1Rng1_uid3051_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [54:0] leftShiftStage2Idx1Rng1_uid3051_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage2Idx1_uid3052_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [53:0] leftShiftStage2Idx2Rng2_uid3054_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [53:0] leftShiftStage2Idx2Rng2_uid3054_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage2Idx2_uid3055_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [52:0] leftShiftStage2Idx3Rng3_uid3057_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in;
    wire [52:0] leftShiftStage2Idx3Rng3_uid3057_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage2Idx3_uid3058_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [1:0] leftShiftStage2_uid3060_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s;
    reg [55:0] leftShiftStage2_uid3060_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    wire [0:0] xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [54:0] rightShiftStage0Idx1Rng1_uid3066_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage0Idx1_uid3067_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [1:0] seMsb_to2_uid3068_in;
    wire [1:0] seMsb_to2_uid3068_b;
    wire [53:0] rightShiftStage0Idx2Rng2_uid3069_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage0Idx2_uid3070_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [2:0] seMsb_to3_uid3071_in;
    wire [2:0] seMsb_to3_uid3071_b;
    wire [52:0] rightShiftStage0Idx3Rng3_uid3072_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage0Idx3_uid3073_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [1:0] rightShiftStageSel0Dto0_uid3074_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [1:0] rightShiftStageSel0Dto0_uid3074_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [1:0] rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [55:0] rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [3:0] seMsb_to4_uid3076_in;
    wire [3:0] seMsb_to4_uid3076_b;
    wire [51:0] rightShiftStage1Idx1Rng4_uid3077_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage1Idx1_uid3078_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [7:0] seMsb_to8_uid3079_in;
    wire [7:0] seMsb_to8_uid3079_b;
    wire [47:0] rightShiftStage1Idx2Rng8_uid3080_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage1Idx2_uid3081_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [11:0] seMsb_to12_uid3082_in;
    wire [11:0] seMsb_to12_uid3082_b;
    wire [43:0] rightShiftStage1Idx3Rng12_uid3083_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage1Idx3_uid3084_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [3:0] rightShiftStageSel2Dto2_uid3085_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [1:0] rightShiftStageSel2Dto2_uid3085_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [1:0] rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [55:0] rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [15:0] seMsb_to16_uid3087_in;
    wire [15:0] seMsb_to16_uid3087_b;
    wire [39:0] rightShiftStage2Idx1Rng16_uid3088_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage2Idx1_uid3089_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [31:0] seMsb_to32_uid3090_in;
    wire [31:0] seMsb_to32_uid3090_b;
    wire [23:0] rightShiftStage2Idx2Rng32_uid3091_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage2Idx2_uid3092_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [47:0] seMsb_to48_uid3093_in;
    wire [47:0] seMsb_to48_uid3093_b;
    wire [7:0] rightShiftStage2Idx3Rng48_uid3094_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] rightShiftStage2Idx3_uid3095_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [5:0] rightShiftStageSel4Dto4_uid3096_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [1:0] rightShiftStageSel4Dto4_uid3096_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [1:0] rightShiftStage2_uid3097_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [55:0] rightShiftStage2_uid3097_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [55:0] shiftOutConstant_to56_uid3098_in;
    wire [55:0] shiftOutConstant_to56_uid3098_b;
    wire [0:0] r_uid3100_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [55:0] r_uid3100_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [53:0] fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_lhsMSBs_select_b;
    wire [54:0] fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_MSBs_sums_a;
    wire [54:0] fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_MSBs_sums_b;
    logic [54:0] fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_MSBs_sums_o;
    wire [54:0] fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_MSBs_sums_q;
    wire [56:0] fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_split_join_q;
    wire [39:0] leftShiftStage0Idx1Rng16_uid3110_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [39:0] leftShiftStage0Idx1Rng16_uid3110_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage0Idx1_uid3111_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [55:0] leftShiftStage0Idx2_uid3114_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [7:0] leftShiftStage0Idx3Rng48_uid3116_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [7:0] leftShiftStage0Idx3Rng48_uid3116_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage0Idx3_uid3117_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [1:0] leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [55:0] leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [51:0] leftShiftStage1Idx1Rng4_uid3121_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [51:0] leftShiftStage1Idx1Rng4_uid3121_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage1Idx1_uid3122_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [47:0] leftShiftStage1Idx2Rng8_uid3124_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [47:0] leftShiftStage1Idx2Rng8_uid3124_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage1Idx2_uid3125_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [43:0] leftShiftStage1Idx3Rng12_uid3127_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [43:0] leftShiftStage1Idx3Rng12_uid3127_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage1Idx3_uid3128_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [1:0] leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [55:0] leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [54:0] leftShiftStage2Idx1Rng1_uid3132_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [54:0] leftShiftStage2Idx1Rng1_uid3132_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage2Idx1_uid3133_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [53:0] leftShiftStage2Idx2Rng2_uid3135_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [53:0] leftShiftStage2Idx2Rng2_uid3135_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage2Idx2_uid3136_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [52:0] leftShiftStage2Idx3Rng3_uid3138_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in;
    wire [52:0] leftShiftStage2Idx3Rng3_uid3138_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    wire [55:0] leftShiftStage2Idx3_uid3139_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [1:0] leftShiftStage2_uid3141_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s;
    reg [55:0] leftShiftStage2_uid3141_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    wire [0:0] expUdf_uid2043_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_cmp_sign_q;
    wire [0:0] xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [54:0] rightShiftStage0Idx1Rng1_uid3151_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage0Idx1_uid3152_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [1:0] seMsb_to2_uid3153_in;
    wire [1:0] seMsb_to2_uid3153_b;
    wire [53:0] rightShiftStage0Idx2Rng2_uid3154_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage0Idx2_uid3155_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [2:0] seMsb_to3_uid3156_in;
    wire [2:0] seMsb_to3_uid3156_b;
    wire [52:0] rightShiftStage0Idx3Rng3_uid3157_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage0Idx3_uid3158_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [1:0] rightShiftStageSel0Dto0_uid3159_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [1:0] rightShiftStageSel0Dto0_uid3159_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [1:0] rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [55:0] rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [3:0] seMsb_to4_uid3161_in;
    wire [3:0] seMsb_to4_uid3161_b;
    wire [51:0] rightShiftStage1Idx1Rng4_uid3162_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage1Idx1_uid3163_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [7:0] seMsb_to8_uid3164_in;
    wire [7:0] seMsb_to8_uid3164_b;
    wire [47:0] rightShiftStage1Idx2Rng8_uid3165_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage1Idx2_uid3166_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [11:0] seMsb_to12_uid3167_in;
    wire [11:0] seMsb_to12_uid3167_b;
    wire [43:0] rightShiftStage1Idx3Rng12_uid3168_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage1Idx3_uid3169_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [3:0] rightShiftStageSel2Dto2_uid3170_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [1:0] rightShiftStageSel2Dto2_uid3170_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [1:0] rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [55:0] rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [15:0] seMsb_to16_uid3172_in;
    wire [15:0] seMsb_to16_uid3172_b;
    wire [39:0] rightShiftStage2Idx1Rng16_uid3173_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage2Idx1_uid3174_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [31:0] seMsb_to32_uid3175_in;
    wire [31:0] seMsb_to32_uid3175_b;
    wire [23:0] rightShiftStage2Idx2Rng32_uid3176_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage2Idx2_uid3177_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [47:0] seMsb_to48_uid3178_in;
    wire [47:0] seMsb_to48_uid3178_b;
    wire [7:0] rightShiftStage2Idx3Rng48_uid3179_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] rightShiftStage2Idx3_uid3180_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [5:0] rightShiftStageSel4Dto4_uid3181_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [1:0] rightShiftStageSel4Dto4_uid3181_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [1:0] rightShiftStage2_uid3182_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [55:0] rightShiftStage2_uid3182_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [55:0] shiftOutConstant_to56_uid3183_in;
    wire [55:0] shiftOutConstant_to56_uid3183_b;
    wire [0:0] r_uid3185_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [55:0] r_uid3185_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [53:0] fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_lhsMSBs_select_b;
    wire [54:0] fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_MSBs_sums_a;
    wire [54:0] fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_MSBs_sums_b;
    logic [54:0] fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_MSBs_sums_o;
    wire [54:0] fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_MSBs_sums_q;
    wire [56:0] fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_split_join_q;
    wire [39:0] leftShiftStage0Idx1Rng16_uid3195_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [39:0] leftShiftStage0Idx1Rng16_uid3195_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage0Idx1_uid3196_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [55:0] leftShiftStage0Idx2_uid3199_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [7:0] leftShiftStage0Idx3Rng48_uid3201_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [7:0] leftShiftStage0Idx3Rng48_uid3201_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage0Idx3_uid3202_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [1:0] leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [55:0] leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [51:0] leftShiftStage1Idx1Rng4_uid3206_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [51:0] leftShiftStage1Idx1Rng4_uid3206_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage1Idx1_uid3207_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [47:0] leftShiftStage1Idx2Rng8_uid3209_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [47:0] leftShiftStage1Idx2Rng8_uid3209_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage1Idx2_uid3210_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [43:0] leftShiftStage1Idx3Rng12_uid3212_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [43:0] leftShiftStage1Idx3Rng12_uid3212_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage1Idx3_uid3213_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [1:0] leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [55:0] leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [54:0] leftShiftStage2Idx1Rng1_uid3217_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [54:0] leftShiftStage2Idx1Rng1_uid3217_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage2Idx1_uid3218_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [53:0] leftShiftStage2Idx2Rng2_uid3220_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [53:0] leftShiftStage2Idx2Rng2_uid3220_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage2Idx2_uid3221_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [52:0] leftShiftStage2Idx3Rng3_uid3223_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in;
    wire [52:0] leftShiftStage2Idx3Rng3_uid3223_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    wire [55:0] leftShiftStage2Idx3_uid3224_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [1:0] leftShiftStage2_uid3226_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s;
    reg [55:0] leftShiftStage2_uid3226_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    wire [2:0] shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_const_trz_3228_q;
    wire [8:0] shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_top_X_trz_3229_b;
    wire [10:0] shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_trz_3230_a;
    wire [10:0] shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_trz_3230_b;
    logic [10:0] shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_trz_3230_o;
    wire [0:0] shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_trz_3230_n;
    wire [0:0] expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_not_msb_X_3233_q;
    wire [0:0] expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_logic_op_top_X_3234_qi;
    reg [0:0] expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_logic_op_top_X_3234_q;
    wire [0:0] expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_logic_op2_3235_q;
    wire [8:0] shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_top_X_trz_3237_b;
    wire [10:0] shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_new_compare_trz_3238_a;
    wire [10:0] shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_new_compare_trz_3238_b;
    logic [10:0] shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_new_compare_trz_3238_o;
    wire [0:0] shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_new_compare_trz_3238_n;
    wire [8:0] shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_top_X_trz_3240_b;
    wire [10:0] shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_trz_3241_a;
    wire [10:0] shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_trz_3241_b;
    logic [10:0] shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_trz_3241_o;
    wire [0:0] shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_trz_3241_n;
    wire [0:0] expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_not_msb_X_3244_q;
    wire [0:0] expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_logic_op_top_X_3245_qi;
    reg [0:0] expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_logic_op_top_X_3245_q;
    wire [0:0] expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_logic_op2_3246_q;
    wire [8:0] shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_top_X_trz_3248_b;
    wire [10:0] shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_new_compare_trz_3249_a;
    wire [10:0] shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_new_compare_trz_3249_b;
    logic [10:0] shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_new_compare_trz_3249_o;
    wire [0:0] shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_new_compare_trz_3249_n;
    wire prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_reset;
    (* preserve_syn_only *) reg [25:0] prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ah [0:0];
    (* preserve_syn_only *) reg [23:0] prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ch [0:0];
    wire [25:0] prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_a0;
    wire [23:0] prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_c0;
    wire [49:0] prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_s0;
    wire [49:0] prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_qq0;
    reg [49:0] prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_q;
    wire prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ena0;
    wire prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ena1;
    wire prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ena2;
    wire prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_reset;
    (* preserve_syn_only *) reg [25:0] prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ah [0:0];
    (* preserve_syn_only *) reg [23:0] prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ch [0:0];
    wire [25:0] prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_a0;
    wire [23:0] prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_c0;
    wire [49:0] prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_s0;
    wire [49:0] prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_qq0;
    reg [49:0] prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_q;
    wire prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ena0;
    wire prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ena1;
    wire prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ena2;
    wire prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_reset;
    (* preserve_syn_only *) reg [25:0] prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ah [0:0];
    (* preserve_syn_only *) reg [23:0] prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ch [0:0];
    wire [25:0] prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_a0;
    wire [23:0] prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_c0;
    wire [49:0] prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_s0;
    wire [49:0] prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_qq0;
    reg [49:0] prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_q;
    wire prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ena0;
    wire prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ena1;
    wire prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ena2;
    wire prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_reset;
    (* preserve_syn_only *) reg [25:0] prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ah [0:0];
    (* preserve_syn_only *) reg [23:0] prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ch [0:0];
    wire [25:0] prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_a0;
    wire [23:0] prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_c0;
    wire [49:0] prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_s0;
    wire [49:0] prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_qq0;
    reg [49:0] prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_q;
    wire prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ena0;
    wire prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ena1;
    wire prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ena2;
    wire prodXY_uid2225_pT1_uid1600_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg [11:0] prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [11:0] prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ch [0:0];
    wire [11:0] prodXY_uid2225_pT1_uid1600_invPolyEval_cma_a0;
    wire [11:0] prodXY_uid2225_pT1_uid1600_invPolyEval_cma_c0;
    wire [23:0] prodXY_uid2225_pT1_uid1600_invPolyEval_cma_s0;
    wire [23:0] prodXY_uid2225_pT1_uid1600_invPolyEval_cma_qq0;
    reg [23:0] prodXY_uid2225_pT1_uid1600_invPolyEval_cma_q;
    wire prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ena0;
    wire prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ena1;
    wire prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ena2;
    wire prodXY_uid2228_pT2_uid1606_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg [13:0] prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [22:0] prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ch [0:0];
    wire [13:0] prodXY_uid2228_pT2_uid1606_invPolyEval_cma_a0;
    wire [22:0] prodXY_uid2228_pT2_uid1606_invPolyEval_cma_c0;
    wire [36:0] prodXY_uid2228_pT2_uid1606_invPolyEval_cma_s0;
    wire [36:0] prodXY_uid2228_pT2_uid1606_invPolyEval_cma_qq0;
    reg [36:0] prodXY_uid2228_pT2_uid1606_invPolyEval_cma_q;
    wire prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ena0;
    wire prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ena1;
    wire prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ena2;
    wire prodXY_uid2231_pT1_uid1628_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg [11:0] prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [11:0] prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ch [0:0];
    wire [11:0] prodXY_uid2231_pT1_uid1628_invPolyEval_cma_a0;
    wire [11:0] prodXY_uid2231_pT1_uid1628_invPolyEval_cma_c0;
    wire [23:0] prodXY_uid2231_pT1_uid1628_invPolyEval_cma_s0;
    wire [23:0] prodXY_uid2231_pT1_uid1628_invPolyEval_cma_qq0;
    reg [23:0] prodXY_uid2231_pT1_uid1628_invPolyEval_cma_q;
    wire prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ena0;
    wire prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ena1;
    wire prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ena2;
    wire prodXY_uid2234_pT2_uid1634_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg [13:0] prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [22:0] prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ch [0:0];
    wire [13:0] prodXY_uid2234_pT2_uid1634_invPolyEval_cma_a0;
    wire [22:0] prodXY_uid2234_pT2_uid1634_invPolyEval_cma_c0;
    wire [36:0] prodXY_uid2234_pT2_uid1634_invPolyEval_cma_s0;
    wire [36:0] prodXY_uid2234_pT2_uid1634_invPolyEval_cma_qq0;
    reg [36:0] prodXY_uid2234_pT2_uid1634_invPolyEval_cma_q;
    wire prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ena0;
    wire prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ena1;
    wire prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ena2;
    wire prodXY_uid2237_pT1_uid1656_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg [11:0] prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [11:0] prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ch [0:0];
    wire [11:0] prodXY_uid2237_pT1_uid1656_invPolyEval_cma_a0;
    wire [11:0] prodXY_uid2237_pT1_uid1656_invPolyEval_cma_c0;
    wire [23:0] prodXY_uid2237_pT1_uid1656_invPolyEval_cma_s0;
    wire [23:0] prodXY_uid2237_pT1_uid1656_invPolyEval_cma_qq0;
    reg [23:0] prodXY_uid2237_pT1_uid1656_invPolyEval_cma_q;
    wire prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ena0;
    wire prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ena1;
    wire prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ena2;
    wire prodXY_uid2240_pT2_uid1662_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg [13:0] prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [22:0] prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ch [0:0];
    wire [13:0] prodXY_uid2240_pT2_uid1662_invPolyEval_cma_a0;
    wire [22:0] prodXY_uid2240_pT2_uid1662_invPolyEval_cma_c0;
    wire [36:0] prodXY_uid2240_pT2_uid1662_invPolyEval_cma_s0;
    wire [36:0] prodXY_uid2240_pT2_uid1662_invPolyEval_cma_qq0;
    reg [36:0] prodXY_uid2240_pT2_uid1662_invPolyEval_cma_q;
    wire prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ena0;
    wire prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ena1;
    wire prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ena2;
    wire prodXY_uid2243_pT1_uid1684_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg [11:0] prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [11:0] prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ch [0:0];
    wire [11:0] prodXY_uid2243_pT1_uid1684_invPolyEval_cma_a0;
    wire [11:0] prodXY_uid2243_pT1_uid1684_invPolyEval_cma_c0;
    wire [23:0] prodXY_uid2243_pT1_uid1684_invPolyEval_cma_s0;
    wire [23:0] prodXY_uid2243_pT1_uid1684_invPolyEval_cma_qq0;
    reg [23:0] prodXY_uid2243_pT1_uid1684_invPolyEval_cma_q;
    wire prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ena0;
    wire prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ena1;
    wire prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ena2;
    wire prodXY_uid2246_pT2_uid1690_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg [13:0] prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [22:0] prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ch [0:0];
    wire [13:0] prodXY_uid2246_pT2_uid1690_invPolyEval_cma_a0;
    wire [22:0] prodXY_uid2246_pT2_uid1690_invPolyEval_cma_c0;
    wire [36:0] prodXY_uid2246_pT2_uid1690_invPolyEval_cma_s0;
    wire [36:0] prodXY_uid2246_pT2_uid1690_invPolyEval_cma_qq0;
    reg [36:0] prodXY_uid2246_pT2_uid1690_invPolyEval_cma_q;
    wire prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ena0;
    wire prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ena1;
    wire prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ena2;
    wire [4:0] i_acl_5_i_const_lambda_2_3818_128_vt_select_0_bit_select_merged_in;
    wire [0:0] i_acl_5_i_const_lambda_2_3818_128_vt_select_0_bit_select_merged_b;
    wire [2:0] i_acl_5_i_const_lambda_2_3818_128_vt_select_0_bit_select_merged_c;
    wire [5:0] i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_in;
    wire [0:0] i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_b;
    wire [0:0] i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_c;
    wire [0:0] i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_d;
    wire [0:0] i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_e;
    wire [0:0] i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_f;
    wire [0:0] i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_g;
    wire [56:0] i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_in;
    wire [0:0] i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_b;
    wire [15:0] i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_c;
    wire [15:0] i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_d;
    wire [3:0] i_cond19_i_i_const_lambda_2_3818_127_vt_select_0_bit_select_merged_in;
    wire [0:0] i_cond19_i_i_const_lambda_2_3818_127_vt_select_0_bit_select_merged_b;
    wire [1:0] i_cond19_i_i_const_lambda_2_3818_127_vt_select_0_bit_select_merged_c;
    wire [12:0] i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_in;
    wire [10:0] i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_b;
    wire [0:0] i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_c;
    wire [51:0] i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_b;
    wire [0:0] i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_c;
    wire [12:0] i_unnamed_const_lambda_2_3818_28_vt_select_10_bit_select_merged_in;
    wire [10:0] i_unnamed_const_lambda_2_3818_28_vt_select_10_bit_select_merged_b;
    wire [0:0] i_unnamed_const_lambda_2_3818_28_vt_select_10_bit_select_merged_c;
    wire [60:0] i_add_i_const_lambda_2_3818_94_rhsMSBs_select_bit_select_merged_b;
    wire [2:0] i_add_i_const_lambda_2_3818_94_rhsMSBs_select_bit_select_merged_c;
    wire [55:0] i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_in;
    wire [0:0] i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_b;
    wire [52:0] i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_c;
    wire [10:0] i_and108_i_const_lambda_2_3818_55_BitSelect_for_a_bit_select_merged_in;
    wire [4:0] i_and108_i_const_lambda_2_3818_55_BitSelect_for_a_bit_select_merged_b;
    wire [5:0] i_and108_i_const_lambda_2_3818_55_BitSelect_for_a_bit_select_merged_c;
    wire [1:0] leftShiftStageSel2Dto2_uid2635_i_shl50_i_const_lambda_2_4060_0gr_shift_x_bit_select_merged_b;
    wire [1:0] leftShiftStageSel2Dto2_uid2635_i_shl50_i_const_lambda_2_4060_0gr_shift_x_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged_b;
    wire [1:0] leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged_d;
    wire [1:0] rightShiftStageSel3Dto3_uid2733_i_shr146_i_const_lambda_2_3929_0gr_shift_x_bit_select_merged_b;
    wire [0:0] rightShiftStageSel3Dto3_uid2733_i_shr146_i_const_lambda_2_3929_0gr_shift_x_bit_select_merged_c;
    wire [1:0] rightShiftStageSel2Dto2_uid2752_i_shr159_i_const_lambda_2_3936_0gr_shift_x_bit_select_merged_b;
    wire [1:0] rightShiftStageSel2Dto2_uid2752_i_shr159_i_const_lambda_2_3936_0gr_shift_x_bit_select_merged_c;
    wire [1:0] rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_b;
    wire [1:0] rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_c;
    wire [0:0] rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_d;
    wire [1:0] rightShiftStageSel0Dto0_uid2808_i_shr185_i_const_lambda_2_3950_0gr_shift_x_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid2808_i_shr185_i_const_lambda_2_3950_0gr_shift_x_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid2808_i_shr185_i_const_lambda_2_3950_0gr_shift_x_bit_select_merged_d;
    wire [12:0] i_tr_i_const_lambda_2_3818_19_vt_select_10_bit_select_merged_in;
    wire [10:0] i_tr_i_const_lambda_2_3818_19_vt_select_10_bit_select_merged_b;
    wire [0:0] i_tr_i_const_lambda_2_3818_19_vt_select_10_bit_select_merged_c;
    wire [0:0] expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_rhsMSBs_select_bit_select_merged_b;
    wire [6:0] expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_rhsMSBs_select_bit_select_merged_c;
    wire [10:0] exp_x_uid1812_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_bit_select_merged_b;
    wire [51:0] exp_x_uid1812_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_bit_select_merged_c;
    wire [0:0] expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_rhsMSBs_select_bit_select_merged_b;
    wire [6:0] expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_rhsMSBs_select_bit_select_merged_c;
    wire [10:0] exp_x_uid2075_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_bit_select_merged_b;
    wire [51:0] exp_x_uid2075_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_bit_select_merged_c;
    wire [0:0] expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_rhsMSBs_select_bit_select_merged_b;
    wire [6:0] expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_rhsMSBs_select_bit_select_merged_c;
    wire [0:0] expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_rhsMSBs_select_bit_select_merged_b;
    wire [6:0] expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_rhsMSBs_select_bit_select_merged_c;
    wire [7:0] expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_rhsMSBs_select_bit_select_merged_b;
    wire [0:0] expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_rhsMSBs_select_bit_select_merged_c;
    wire [7:0] expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_rhsMSBs_select_bit_select_merged_b;
    wire [0:0] expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_rhsMSBs_select_bit_select_merged_c;
    wire [7:0] expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_rhsMSBs_select_bit_select_merged_b;
    wire [0:0] expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_rhsMSBs_select_bit_select_merged_c;
    wire [7:0] expR_uid1515_i_div_i_i_const_lambda_2_3818_189_rhsMSBs_select_bit_select_merged_b;
    wire [0:0] expR_uid1515_i_div_i_i_const_lambda_2_3818_189_rhsMSBs_select_bit_select_merged_c;
    wire [31:0] invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_in;
    wire [25:0] invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_b;
    wire [0:0] invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_c;
    wire [31:0] invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_in;
    wire [25:0] invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_b;
    wire [0:0] invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_c;
    wire [31:0] invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_in;
    wire [25:0] invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_b;
    wire [0:0] invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_c;
    wire [31:0] invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_in;
    wire [25:0] invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_b;
    wire [0:0] invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_c;
    wire [13:0] expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_in;
    wire [0:0] expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_b;
    wire [1:0] expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_c;
    wire [13:0] expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_in;
    wire [0:0] expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_b;
    wire [1:0] expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_c;
    wire [15:0] rVStage_uid2258_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b;
    wire [15:0] rVStage_uid2258_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c;
    wire [7:0] rVStage_uid2264_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b;
    wire [7:0] rVStage_uid2264_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c;
    wire [3:0] rVStage_uid2270_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b;
    wire [3:0] rVStage_uid2270_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c;
    wire [1:0] rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b;
    wire [1:0] rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto4_uid2952_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b;
    wire [1:0] leftShiftStageSel0Dto4_uid2952_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto4_uid2952_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_d;
    wire [15:0] rVStage_uid2295_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b;
    wire [15:0] rVStage_uid2295_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c;
    wire [7:0] rVStage_uid2301_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b;
    wire [7:0] rVStage_uid2301_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c;
    wire [3:0] rVStage_uid2307_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b;
    wire [3:0] rVStage_uid2307_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c;
    wire [1:0] rVStage_uid2313_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b;
    wire [1:0] rVStage_uid2313_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto4_uid3037_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b;
    wire [1:0] leftShiftStageSel0Dto4_uid3037_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto4_uid3037_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_d;
    wire [15:0] rVStage_uid2332_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b;
    wire [15:0] rVStage_uid2332_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c;
    wire [7:0] rVStage_uid2338_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b;
    wire [7:0] rVStage_uid2338_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c;
    wire [3:0] rVStage_uid2344_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b;
    wire [3:0] rVStage_uid2344_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c;
    wire [1:0] rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b;
    wire [1:0] rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto4_uid3118_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b;
    wire [1:0] leftShiftStageSel0Dto4_uid3118_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto4_uid3118_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_d;
    wire [15:0] rVStage_uid2369_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b;
    wire [15:0] rVStage_uid2369_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c;
    wire [7:0] rVStage_uid2375_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b;
    wire [7:0] rVStage_uid2375_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c;
    wire [3:0] rVStage_uid2381_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b;
    wire [3:0] rVStage_uid2381_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c;
    wire [1:0] rVStage_uid2387_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b;
    wire [1:0] rVStage_uid2387_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto4_uid3203_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b;
    wire [1:0] leftShiftStageSel0Dto4_uid3203_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto4_uid3203_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_d;
    wire [12:0] i_or194_i_const_lambda_2_3818_80_vt_select_10_bit_select_merged_in;
    wire [10:0] i_or194_i_const_lambda_2_3818_80_vt_select_10_bit_select_merged_b;
    wire [0:0] i_or194_i_const_lambda_2_3818_80_vt_select_10_bit_select_merged_c;
    wire [12:0] i_or200_i_const_lambda_2_3818_84_vt_select_10_bit_select_merged_in;
    wire [10:0] i_or200_i_const_lambda_2_3818_84_vt_select_10_bit_select_merged_b;
    wire [0:0] i_or200_i_const_lambda_2_3818_84_vt_select_10_bit_select_merged_c;
    wire [53:0] fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_b;
    wire [1:0] fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_c;
    wire [53:0] fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_b;
    wire [1:0] fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_c;
    wire [53:0] fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_b;
    wire [1:0] fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_c;
    wire [53:0] fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_b;
    wire [1:0] fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_c;
    wire [4:0] expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_lhsMSBs_select_b_const_q;
    wire [6:0] expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_lhsMSBs_select_b_const_q;
    wire [0:0] i_and67_i23_const_lambda_2_3818_162invSel_q;
    reg [63:0] mergedMUXes0_q;
    reg [1:0] redist0_rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b_1_q;
    reg [1:0] redist1_rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c_1_q;
    reg [1:0] redist2_rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b_1_q;
    reg [1:0] redist3_rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c_1_q;
    reg [0:0] redist4_expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_b_1_q;
    reg [0:0] redist5_expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_b_1_q;
    reg [25:0] redist6_invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_b_1_q;
    reg [25:0] redist7_invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_b_1_q;
    reg [25:0] redist8_invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_b_1_q;
    reg [25:0] redist9_invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_b_1_q;
    reg [0:0] redist10_expR_uid1515_i_div_i_i_const_lambda_2_3818_189_rhsMSBs_select_bit_select_merged_c_1_q;
    reg [0:0] redist11_expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_rhsMSBs_select_bit_select_merged_c_1_q;
    reg [0:0] redist12_expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_rhsMSBs_select_bit_select_merged_c_1_q;
    reg [0:0] redist13_expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_rhsMSBs_select_bit_select_merged_c_1_q;
    reg [6:0] redist14_expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_rhsMSBs_select_bit_select_merged_c_1_q;
    reg [6:0] redist15_expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_rhsMSBs_select_bit_select_merged_c_1_q;
    reg [6:0] redist16_expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_rhsMSBs_select_bit_select_merged_c_1_q;
    reg [6:0] redist17_expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_rhsMSBs_select_bit_select_merged_c_1_q;
    reg [1:0] redist18_rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_c_1_q;
    reg [0:0] redist19_rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_d_1_q;
    reg [1:0] redist20_leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged_d_1_q;
    reg [0:0] redist21_i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_b_1_q;
    reg [52:0] redist22_i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_c_1_q;
    reg [51:0] redist23_i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_b_1_q;
    reg [0:0] redist24_i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_c_1_q;
    reg [10:0] redist25_i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_b_1_q;
    reg [0:0] redist26_i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_c_1_q;
    reg [1:0] redist27_rightShiftStageSel4Dto4_uid3096_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q;
    reg [1:0] redist28_rightShiftStageSel2Dto2_uid3085_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q;
    reg [0:0] redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q;
    reg [1:0] redist30_rightShiftStageSel4Dto4_uid2930_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    reg [1:0] redist31_rightShiftStageSel2Dto2_uid2919_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    reg [1:0] redist32_rightShiftStageSel0Dto0_uid2908_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    reg [31:0] redist33_i_unnamed_const_lambda_2_3818_209_impl_q0_1_q;
    reg [31:0] redist34_i_unnamed_const_lambda_2_3818_206_impl_q0_1_q;
    reg [31:0] redist35_i_unnamed_const_lambda_2_3818_191_impl_q0_1_q;
    reg [31:0] redist36_i_unnamed_const_lambda_2_3818_185_impl_q0_1_q;
    reg [31:0] redist37_i_sub_i_i_const_lambda_2_3818_190_impl_q0_1_q;
    reg [31:0] redist38_i_sub_i306_i_const_lambda_2_3818_205_impl_q0_1_q;
    reg [31:0] redist39_i_sub26_i_const_lambda_2_3818_221_impl_q0_1_q;
    reg [31:0] redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5_q;
    reg [31:0] redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5_delay_0;
    reg [31:0] redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5_delay_1;
    reg [0:0] redist42_i_shl14_i_const_lambda_2_3818_15_BitSelect_for_a_b_25_q;
    reg [0:0] redist43_i_or194_i_const_lambda_2_3818_80_BitSelect_for_a_b_8_q;
    reg [52:0] redist44_i_and8_i_const_lambda_2_3818_18_BitSelect_for_a_b_2_q;
    reg [52:0] redist44_i_and8_i_const_lambda_2_3818_18_BitSelect_for_a_b_2_delay_0;
    reg [0:0] redist45_vCount_uid2382_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q;
    reg [0:0] redist46_vCount_uid2376_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q;
    reg [0:0] redist47_vCount_uid2370_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2_q;
    reg [0:0] redist47_vCount_uid2370_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2_delay_0;
    reg [23:0] redist48_vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_2_q;
    reg [23:0] redist48_vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_2_delay_0;
    reg [0:0] redist49_vCount_uid2362_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2_q;
    reg [0:0] redist49_vCount_uid2362_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2_delay_0;
    reg [0:0] redist50_vCount_uid2345_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q;
    reg [0:0] redist51_vCount_uid2339_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q;
    reg [0:0] redist52_vCount_uid2333_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2_q;
    reg [0:0] redist52_vCount_uid2333_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2_delay_0;
    reg [23:0] redist53_vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_q;
    reg [23:0] redist53_vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_delay_0;
    reg [0:0] redist54_vCount_uid2325_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2_q;
    reg [0:0] redist54_vCount_uid2325_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2_delay_0;
    reg [0:0] redist55_vCount_uid2308_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q;
    reg [0:0] redist56_vCount_uid2302_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q;
    reg [0:0] redist57_vCount_uid2296_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2_q;
    reg [0:0] redist57_vCount_uid2296_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2_delay_0;
    reg [23:0] redist58_vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_2_q;
    reg [23:0] redist58_vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_2_delay_0;
    reg [0:0] redist59_vCount_uid2288_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2_q;
    reg [0:0] redist59_vCount_uid2288_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2_delay_0;
    reg [0:0] redist60_vCount_uid2271_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q;
    reg [0:0] redist61_vCount_uid2265_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q;
    reg [0:0] redist62_vCount_uid2259_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2_q;
    reg [0:0] redist62_vCount_uid2259_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2_delay_0;
    reg [23:0] redist63_vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_q;
    reg [23:0] redist63_vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_delay_0;
    reg [0:0] redist64_vCount_uid2251_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2_q;
    reg [0:0] redist64_vCount_uid2251_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2_delay_0;
    reg [10:0] redist65_expRPreExc_uid2189_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [51:0] redist66_fracRPreExc_uid2188_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [52:0] redist67_fracPostNormRndRange_uid2181_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [0:0] redist68_aMinusA_uid2175_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q;
    reg [55:0] redist69_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [55:0] redist70_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_q;
    reg [55:0] redist70_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_delay_0;
    reg [55:0] redist71_oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [0:0] redist72_effSub_uid2148_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q;
    reg [0:0] redist73_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [0:0] redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q;
    reg [0:0] redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_0;
    reg [0:0] redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_1;
    reg [0:0] redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_2;
    reg [0:0] redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_3;
    reg [0:0] redist75_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [0:0] redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q;
    reg [0:0] redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_0;
    reg [0:0] redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_1;
    reg [0:0] redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_2;
    reg [0:0] redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_3;
    reg [51:0] redist77_fracB_uid2145_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [51:0] redist78_fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_q;
    reg [51:0] redist78_fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_delay_0;
    reg [51:0] redist78_fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_delay_1;
    reg [10:0] redist79_expB_uid2143_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [10:0] redist80_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [10:0] redist81_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_5_q;
    reg [10:0] redist81_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_5_delay_0;
    reg [10:0] redist81_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_5_delay_1;
    reg [10:0] redist81_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_5_delay_2;
    reg [0:0] redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q;
    reg [0:0] redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_0;
    reg [0:0] redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_1;
    reg [0:0] redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_2;
    reg [0:0] redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_3;
    reg [0:0] redist83_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_7_q;
    reg [0:0] redist84_excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q;
    reg [0:0] redist85_excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q;
    reg [0:0] redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q;
    reg [0:0] redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_0;
    reg [0:0] redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_1;
    reg [0:0] redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_2;
    reg [0:0] redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_3;
    reg [0:0] redist87_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_7_q;
    reg [0:0] redist88_excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q;
    reg [0:0] redist89_excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q;
    reg [0:0] redist90_sigY_uid2127_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [10:0] redist91_expY_uid2126_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [51:0] redist92_fracY_uid2125_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [0:0] redist93_xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q;
    reg [1:0] redist94_excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
    reg [1:0] redist95_excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_7_q;
    reg [1:0] redist96_excX_uid2096_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q;
    reg [65:0] redist97_R_uid2070_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q;
    reg [0:0] redist98_regInputs_uid2048_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q;
    reg [10:0] redist99_expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_q;
    reg [10:0] redist99_expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_delay_0;
    reg [51:0] redist100_fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_q;
    reg [51:0] redist100_fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_delay_0;
    reg [55:0] redist101_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q;
    reg [55:0] redist102_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_q;
    reg [55:0] redist102_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_delay_0;
    reg [0:0] redist103_effSub_uid2008_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q;
    reg [0:0] redist104_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q;
    reg [0:0] redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_q;
    reg [0:0] redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_0;
    reg [0:0] redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_1;
    reg [0:0] redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_2;
    reg [0:0] redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_3;
    reg [0:0] redist106_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q;
    reg [0:0] redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_q;
    reg [0:0] redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_0;
    reg [0:0] redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_1;
    reg [0:0] redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_2;
    reg [0:0] redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_3;
    reg [0:0] redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_q;
    reg [0:0] redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_delay_0;
    reg [0:0] redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_delay_1;
    reg [0:0] redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_delay_2;
    reg [0:0] redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_delay_3;
    reg [0:0] redist109_excI_bSig_uid1997_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q;
    reg [0:0] redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q;
    reg [0:0] redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_0;
    reg [0:0] redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_1;
    reg [0:0] redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_2;
    reg [0:0] redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_3;
    reg [0:0] redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q;
    reg [0:0] redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_0;
    reg [0:0] redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_1;
    reg [0:0] redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_2;
    reg [0:0] redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_3;
    reg [0:0] redist112_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q;
    reg [0:0] redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q;
    reg [0:0] redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_0;
    reg [0:0] redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_1;
    reg [0:0] redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_2;
    reg [0:0] redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_3;
    reg [0:0] redist114_excI_aSig_uid1983_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q;
    reg [0:0] redist115_fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_3_q;
    reg [0:0] redist115_fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_3_delay_0;
    reg [51:0] redist116_frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_q;
    reg [51:0] redist116_frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_delay_0;
    reg [51:0] redist116_frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_delay_1;
    reg [0:0] redist118_regInputs_uid1927_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q;
    reg [10:0] redist119_expRPreExc_uid1926_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [51:0] redist120_fracRPreExc_uid1925_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [52:0] redist121_fracPostNormRndRange_uid1918_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [0:0] redist122_aMinusA_uid1912_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q;
    reg [55:0] redist123_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [55:0] redist124_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_q;
    reg [55:0] redist124_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_delay_0;
    reg [55:0] redist125_oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [0:0] redist126_effSub_uid1885_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q;
    reg [0:0] redist127_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [0:0] redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_q;
    reg [0:0] redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_0;
    reg [0:0] redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_1;
    reg [0:0] redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_2;
    reg [0:0] redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_3;
    reg [0:0] redist129_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [0:0] redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_q;
    reg [0:0] redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_0;
    reg [0:0] redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_1;
    reg [0:0] redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_2;
    reg [0:0] redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_3;
    reg [51:0] redist131_fracB_uid1882_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [51:0] redist132_fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_q;
    reg [51:0] redist132_fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_delay_0;
    reg [51:0] redist132_fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_delay_1;
    reg [10:0] redist133_expB_uid1880_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [10:0] redist134_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [10:0] redist135_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_5_q;
    reg [10:0] redist135_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_5_delay_0;
    reg [10:0] redist135_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_5_delay_1;
    reg [10:0] redist135_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_5_delay_2;
    reg [0:0] redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q;
    reg [0:0] redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_0;
    reg [0:0] redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_1;
    reg [0:0] redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_2;
    reg [0:0] redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_3;
    reg [0:0] redist137_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_7_q;
    reg [0:0] redist138_excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q;
    reg [0:0] redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q;
    reg [0:0] redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_0;
    reg [0:0] redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_1;
    reg [0:0] redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_2;
    reg [0:0] redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_3;
    reg [0:0] redist140_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_7_q;
    reg [0:0] redist141_excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q;
    reg [63:0] redist142_xMuxRange_uid1867_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [0:0] redist143_sigY_uid1864_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [10:0] redist144_expY_uid1863_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [51:0] redist145_fracY_uid1862_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [0:0] redist146_xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q;
    reg [1:0] redist147_excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [1:0] redist148_excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7_q;
    reg [1:0] redist149_excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
    reg [1:0] redist150_excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7_q;
    reg [0:0] redist151_regInputs_uid1785_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q;
    reg [10:0] redist152_expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_q;
    reg [10:0] redist152_expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_delay_0;
    reg [51:0] redist153_fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_q;
    reg [51:0] redist153_fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_delay_0;
    reg [55:0] redist154_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    reg [55:0] redist155_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_q;
    reg [55:0] redist155_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_delay_0;
    reg [55:0] redist156_oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    reg [0:0] redist157_effSub_uid1745_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q;
    reg [0:0] redist158_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    reg [0:0] redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_q;
    reg [0:0] redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_0;
    reg [0:0] redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_1;
    reg [0:0] redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_2;
    reg [0:0] redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_3;
    reg [0:0] redist160_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    reg [0:0] redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_q;
    reg [0:0] redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_0;
    reg [0:0] redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_1;
    reg [0:0] redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_2;
    reg [0:0] redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_3;
    reg [0:0] redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_q;
    reg [0:0] redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_0;
    reg [0:0] redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_1;
    reg [0:0] redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_2;
    reg [0:0] redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_3;
    reg [0:0] redist163_excI_bSig_uid1734_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q;
    reg [0:0] redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_q;
    reg [0:0] redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_0;
    reg [0:0] redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_1;
    reg [0:0] redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_2;
    reg [0:0] redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q;
    reg [0:0] redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_0;
    reg [0:0] redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_1;
    reg [0:0] redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_2;
    reg [0:0] redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_3;
    reg [0:0] redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q;
    reg [0:0] redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_0;
    reg [0:0] redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_1;
    reg [0:0] redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_2;
    reg [0:0] redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_3;
    reg [51:0] redist167_frac_bSig_uid1729_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    reg [0:0] redist168_excI_aSig_uid1720_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q;
    reg [0:0] redist169_fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_3_q;
    reg [0:0] redist169_fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_3_delay_0;
    reg [51:0] redist170_frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_q;
    reg [51:0] redist170_frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_delay_0;
    reg [51:0] redist170_frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_delay_1;
    reg [0:0] redist172_sigY_uid1704_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    reg [10:0] redist173_expY_uid1703_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    reg [51:0] redist174_fracY_uid1702_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    reg [22:0] redist175_s1_uid1688_invPolyEval_q_1_q;
    reg [22:0] redist176_s1_uid1660_invPolyEval_q_1_q;
    reg [22:0] redist177_s1_uid1632_invPolyEval_q_1_q;
    reg [22:0] redist178_s1_uid1604_invPolyEval_q_1_q;
    reg [0:0] redist179_valid_fanout_reg0_q_66_q;
    reg [0:0] redist180_sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q_5_q;
    reg [0:0] redist180_sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q_5_delay_0;
    reg [0:0] redist180_sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q_5_delay_1;
    reg [0:0] redist180_sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q_5_delay_2;
    reg [7:0] redist181_expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q_4_q;
    reg [7:0] redist181_expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q_4_delay_0;
    reg [7:0] redist181_expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q_4_delay_1;
    reg [22:0] redist182_fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q_4_q;
    reg [22:0] redist182_fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q_4_delay_0;
    reg [22:0] redist182_fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q_4_delay_1;
    reg [7:0] redist183_excRPreExc_uid1546_i_div_i_i_const_lambda_2_3818_189_b_1_q;
    reg [22:0] redist184_fracRPreExc_uid1545_i_div_i_i_const_lambda_2_3818_189_b_1_q;
    reg [0:0] redist186_fracYPostZ_uid1523_i_div_i_i_const_lambda_2_3818_189_q_7_q;
    reg [0:0] redist187_signR_uid1513_i_div_i_i_const_lambda_2_3818_189_q_23_q;
    reg [0:0] redist188_fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189_q_7_q;
    reg [0:0] redist189_expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_q_3_q;
    reg [0:0] redist189_expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_q_3_delay_0;
    reg [0:0] redist190_excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_q_3_q;
    reg [0:0] redist190_excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_q_3_delay_0;
    reg [0:0] redist193_sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q_5_q;
    reg [0:0] redist193_sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q_5_delay_0;
    reg [0:0] redist193_sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q_5_delay_1;
    reg [0:0] redist193_sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q_5_delay_2;
    reg [7:0] redist194_expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q_4_q;
    reg [7:0] redist194_expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q_4_delay_0;
    reg [7:0] redist194_expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q_4_delay_1;
    reg [22:0] redist195_fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q_4_q;
    reg [22:0] redist195_fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q_4_delay_0;
    reg [22:0] redist195_fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q_4_delay_1;
    reg [7:0] redist196_excRPreExc_uid1440_i_div_i304_i_const_lambda_2_3818_203_b_1_q;
    reg [22:0] redist197_fracRPreExc_uid1439_i_div_i304_i_const_lambda_2_3818_203_b_1_q;
    reg [0:0] redist199_fracYPostZ_uid1417_i_div_i304_i_const_lambda_2_3818_203_q_7_q;
    reg [0:0] redist200_signR_uid1407_i_div_i304_i_const_lambda_2_3818_203_q_23_q;
    reg [0:0] redist201_fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203_q_7_q;
    reg [0:0] redist202_expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_q_3_q;
    reg [0:0] redist202_expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_q_3_delay_0;
    reg [0:0] redist203_excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_q_3_q;
    reg [0:0] redist203_excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_q_3_delay_0;
    reg [0:0] redist204_signX_uid1372_i_div_i304_i_const_lambda_2_3818_203_b_6_q;
    reg [7:0] redist207_excRPreExc_uid1334_i_div13_i_i_const_lambda_2_3818_184_b_1_q;
    reg [22:0] redist208_fracRPreExc_uid1333_i_div13_i_i_const_lambda_2_3818_184_b_1_q;
    reg [0:0] redist210_fracYPostZ_uid1311_i_div13_i_i_const_lambda_2_3818_184_q_7_q;
    reg [0:0] redist211_signR_uid1301_i_div13_i_i_const_lambda_2_3818_184_q_23_q;
    reg [0:0] redist212_fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184_q_7_q;
    reg [0:0] redist213_expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_q_3_q;
    reg [0:0] redist213_expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_q_3_delay_0;
    reg [0:0] redist214_excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_q_3_q;
    reg [0:0] redist214_excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_q_3_delay_0;
    reg [7:0] redist217_excRPreExc_uid1228_i_div13_i305_i_const_lambda_2_3818_204_b_1_q;
    reg [22:0] redist218_fracRPreExc_uid1227_i_div13_i305_i_const_lambda_2_3818_204_b_1_q;
    reg [0:0] redist220_fracYPostZ_uid1205_i_div13_i305_i_const_lambda_2_3818_204_q_7_q;
    reg [13:0] redist221_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_2_q;
    reg [13:0] redist221_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_2_delay_0;
    reg [8:0] redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_q;
    reg [8:0] redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_delay_0;
    reg [8:0] redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_delay_1;
    reg [8:0] redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_delay_2;
    reg [8:0] redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_delay_3;
    reg [8:0] redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_q;
    reg [8:0] redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_delay_0;
    reg [8:0] redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_delay_1;
    reg [8:0] redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_delay_2;
    reg [8:0] redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_delay_3;
    reg [0:0] redist225_signR_uid1195_i_div13_i305_i_const_lambda_2_3818_204_q_23_q;
    reg [0:0] redist226_fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204_q_23_q;
    reg [0:0] redist227_expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_q_3_q;
    reg [0:0] redist227_expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_q_3_delay_0;
    reg [0:0] redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q;
    reg [0:0] redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_delay_0;
    reg [0:0] redist229_fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204_q_7_q;
    reg [0:0] redist230_expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_q_3_q;
    reg [0:0] redist230_expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_q_3_delay_0;
    reg [0:0] redist231_excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_q_3_q;
    reg [0:0] redist231_excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_q_3_delay_0;
    reg [0:0] redist232_fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_q_15_q;
    reg [0:0] redist236_signX_uid1152_i_conv25_i_i_const_lambda_2_3818_202_b_2_q;
    reg [0:0] redist236_signX_uid1152_i_conv25_i_i_const_lambda_2_3818_202_b_2_delay_0;
    reg [7:0] redist237_expR_uid1133_i_conv25_i_i_const_lambda_2_3818_202_b_1_q;
    reg [22:0] redist238_fracR_uid1132_i_conv25_i_i_const_lambda_2_3818_202_b_1_q;
    reg [0:0] redist239_signX_uid1105_i_conv25_i318_i_const_lambda_2_3818_220_b_2_q;
    reg [0:0] redist239_signX_uid1105_i_conv25_i318_i_const_lambda_2_3818_220_b_2_delay_0;
    reg [7:0] redist240_expR_uid1086_i_conv25_i318_i_const_lambda_2_3818_220_b_1_q;
    reg [22:0] redist241_fracR_uid1085_i_conv25_i318_i_const_lambda_2_3818_220_b_1_q;
    reg [63:0] redist242_negResult_uid1059_i_conv23_i_i_neg_const_lambda_2_3818_194_q_1_q;
    reg [0:0] redist243_signX_uid1049_i_conv23_i_i_const_lambda_2_3818_187_b_2_q;
    reg [0:0] redist243_signX_uid1049_i_conv23_i_i_const_lambda_2_3818_187_b_2_delay_0;
    reg [10:0] redist244_expR_uid1031_i_conv23_i_i_const_lambda_2_3818_187_b_1_q;
    reg [22:0] redist245_frac_x_uid1016_i_conv23_i_i_const_lambda_2_3818_187_b_1_q;
    reg [22:0] redist246_frac_x_uid1016_i_conv23_i_i_const_lambda_2_3818_187_b_2_q;
    reg [63:0] redist247_negResult_uid1009_i_conv23_i316_i_neg_const_lambda_2_3818_212_q_1_q;
    reg [0:0] redist248_signX_uid999_i_conv23_i316_i_const_lambda_2_3818_211_b_2_q;
    reg [0:0] redist248_signX_uid999_i_conv23_i316_i_const_lambda_2_3818_211_b_2_delay_0;
    reg [10:0] redist249_expR_uid981_i_conv23_i316_i_const_lambda_2_3818_211_b_1_q;
    reg [22:0] redist250_frac_x_uid966_i_conv23_i316_i_const_lambda_2_3818_211_b_1_q;
    reg [22:0] redist251_frac_x_uid966_i_conv23_i316_i_const_lambda_2_3818_211_b_2_q;
    reg [63:0] redist252_negResult_uid959_i_conv19_i_i_neg_const_lambda_2_3818_195_q_1_q;
    reg [0:0] redist253_signX_uid949_i_conv19_i_i_const_lambda_2_3818_193_b_2_q;
    reg [0:0] redist253_signX_uid949_i_conv19_i_i_const_lambda_2_3818_193_b_2_delay_0;
    reg [10:0] redist254_expR_uid931_i_conv19_i_i_const_lambda_2_3818_193_b_1_q;
    reg [22:0] redist255_frac_x_uid916_i_conv19_i_i_const_lambda_2_3818_193_b_1_q;
    reg [22:0] redist256_frac_x_uid916_i_conv19_i_i_const_lambda_2_3818_193_b_2_q;
    reg [63:0] redist257_negResult_uid909_i_conv19_i312_i_neg_const_lambda_2_3818_213_q_1_q;
    reg [0:0] redist258_signX_uid899_i_conv19_i312_i_const_lambda_2_3818_208_b_2_q;
    reg [0:0] redist258_signX_uid899_i_conv19_i312_i_const_lambda_2_3818_208_b_2_delay_0;
    reg [10:0] redist259_expR_uid881_i_conv19_i312_i_const_lambda_2_3818_208_b_1_q;
    reg [22:0] redist260_frac_x_uid866_i_conv19_i312_i_const_lambda_2_3818_208_b_1_q;
    reg [22:0] redist261_frac_x_uid866_i_conv19_i312_i_const_lambda_2_3818_208_b_2_q;
    reg [0:0] redist263_i_tobool11_i_const_lambda_2_3818_98_q_1_q;
    reg [11:0] redist266_i_sub55_op_i_const_lambda_2_3818_165_vt_select_11_b_2_q;
    reg [11:0] redist266_i_sub55_op_i_const_lambda_2_3818_165_vt_select_11_b_2_delay_0;
    reg [55:0] redist267_i_shr133_i_const_lambda_2_3818_65_vt_select_55_b_1_q;
    reg [52:0] redist268_i_shl_i9_const_lambda_2_3818_13_vt_select_55_b_1_q;
    reg [63:0] redist269_i_shl54_i_const_lambda_2_3818_151_vt_join_q_1_q;
    reg [0:0] redist270_i_sh_prom184_i_const_lambda_2_3818_76_vt_select_0_b_2_q;
    reg [0:0] redist270_i_sh_prom184_i_const_lambda_2_3818_76_vt_select_0_b_2_delay_0;
    reg [0:0] redist271_i_sh_prom171_i_const_lambda_2_3818_73_vt_select_1_b_1_q;
    reg [0:0] redist272_i_sh_prom158_i_const_lambda_2_3818_70_vt_select_2_b_1_q;
    reg [0:0] redist273_i_sh_prom145_i_const_lambda_2_3818_67_vt_select_3_b_1_q;
    reg [5:0] redist274_i_or_i15_const_lambda_2_3818_111_vt_select_5_b_3_q;
    reg [5:0] redist274_i_or_i15_const_lambda_2_3818_111_vt_select_5_b_3_delay_0;
    reg [5:0] redist274_i_or_i15_const_lambda_2_3818_111_vt_select_5_b_3_delay_1;
    reg [5:0] redist275_i_leading_zeros_2_i_const_lambda_2_3818_139_vt_select_5_b_1_q;
    reg [5:0] redist276_i_i16_const_lambda_2_3818_113_vt_select_5_b_2_q;
    reg [5:0] redist276_i_i16_const_lambda_2_3818_113_vt_select_5_b_2_delay_0;
    reg [10:0] redist277_i_exponent_0_i_const_lambda_2_3818_179_vt_select_62_b_1_q;
    reg [5:0] redist278_i_diff_0_in_op_i_const_lambda_2_3818_58_vt_select_5_b_1_q;
    reg [26:0] redist279_i_conv_i_i_const_lambda_2_3818_125_vt_select_26_b_1_q;
    reg [31:0] redist280_i_conv_i_const_lambda_2_3818_20_vt_join_q_1_q;
    reg [0:0] redist281_i_cmp_i_i_const_lambda_2_3818_115_q_1_q;
    reg [0:0] redist282_i_cmp59_i_const_lambda_2_3818_157_q_2_q;
    reg [0:0] redist283_i_cmp3_i_i_const_lambda_2_3818_118_q_1_q;
    reg [0:0] redist284_i_and_i1_const_lambda_2_3818_17_vt_select_0_b_4_q;
    reg [0:0] redist284_i_and_i1_const_lambda_2_3818_17_vt_select_0_b_4_delay_0;
    reg [0:0] redist284_i_and_i1_const_lambda_2_3818_17_vt_select_0_b_4_delay_1;
    reg [0:0] redist284_i_and_i1_const_lambda_2_3818_17_vt_select_0_b_4_delay_2;
    reg [55:0] redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4_q;
    reg [55:0] redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4_delay_0;
    reg [55:0] redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4_delay_1;
    reg [56:0] redist287_i_and20_i_const_lambda_2_3818_96_vt_select_56_b_1_q;
    reg [55:0] redist288_i_and1_i_const_lambda_2_3818_86_vt_select_55_b_1_q;
    reg [4:0] redist289_i_and108_i_const_lambda_2_3818_55_vt_select_10_b_1_q;
    reg [11:0] redist290_i_add_i21_const_lambda_2_3818_152_vt_select_11_b_3_q;
    reg [11:0] redist290_i_add_i21_const_lambda_2_3818_152_vt_select_11_b_3_delay_0;
    reg [11:0] redist290_i_add_i21_const_lambda_2_3818_152_vt_select_11_b_3_delay_1;
    reg [31:0] redist291_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_3_q;
    reg [31:0] redist291_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_3_delay_0;
    reg [31:0] redist291_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_3_delay_1;
    reg [31:0] redist292_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_6_q;
    reg [31:0] redist292_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_6_delay_0;
    reg [31:0] redist292_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_6_delay_1;
    reg [52:0] redist293_i_acl_16_i_const_lambda_2_3818_45_vt_select_55_b_2_q;
    reg [52:0] redist293_i_acl_16_i_const_lambda_2_3818_45_vt_select_55_b_2_delay_0;
    reg [0:0] redist294_i_acl_14_i_const_lambda_2_3818_43_q_2_q;
    reg [0:0] redist295_i_acl_14_i_const_lambda_2_3818_43_q_4_q;
    reg [0:0] redist295_i_acl_14_i_const_lambda_2_3818_43_q_4_delay_0;
    reg [31:0] redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5_outputreg0_q;
    reg [10:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_inputreg0_q;
    reg [10:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_outputreg0_q;
    wire redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_reset0;
    wire [10:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_ia;
    wire [4:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_aa;
    wire [4:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_ab;
    wire [10:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_iq;
    wire [10:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_q;
    wire [4:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_wraddr_i = 5'b11111;
    wire [4:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_offset_q;
    wire [5:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_rdcnt_a;
    wire [5:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_rdcnt_b;
    logic [5:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_rdcnt_o;
    wire [5:0] redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_rdcnt_q;
    wire redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_reset0;
    wire [10:0] redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_ia;
    wire [1:0] redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_aa;
    wire [1:0] redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_ab;
    wire [10:0] redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_iq;
    wire [10:0] redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_q;
    wire [1:0] redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_wraddr_i = 2'b11;
    wire [2:0] redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_rdcnt_a;
    wire [2:0] redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_rdcnt_b;
    logic [2:0] redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_rdcnt_o;
    wire [2:0] redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_rdcnt_q;
    wire redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_reset0;
    wire [10:0] redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_ia;
    wire [1:0] redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_aa;
    wire [1:0] redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_ab;
    wire [10:0] redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_iq;
    wire [10:0] redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_q;
    wire [1:0] redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_wraddr_i = 2'b11;
    wire [2:0] redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_rdcnt_a;
    wire [2:0] redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_rdcnt_b;
    logic [2:0] redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_rdcnt_o;
    wire [2:0] redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_rdcnt_q;
    reg [23:0] redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_inputreg0_q;
    wire redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_reset0;
    wire [23:0] redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_ia;
    wire [1:0] redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_aa;
    wire [1:0] redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_ab;
    wire [23:0] redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_iq;
    wire [23:0] redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_q;
    wire [1:0] redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_wraddr_i = 2'b11;
    wire [2:0] redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_rdcnt_a;
    wire [2:0] redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_rdcnt_b;
    logic [2:0] redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_rdcnt_o;
    wire [2:0] redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_rdcnt_q;
    reg [22:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_inputreg0_q;
    reg [22:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_outputreg0_q;
    wire redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_reset0;
    wire [22:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_ia;
    wire [3:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_aa;
    wire [3:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_ab;
    wire [22:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_iq;
    wire [22:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_q;
    wire [3:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_wraddr_i = 4'b1111;
    wire [3:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_offset_q;
    wire [4:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_rdcnt_a;
    wire [4:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_rdcnt_b;
    logic [4:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_rdcnt_o;
    wire [4:0] redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_rdcnt_q;
    reg [7:0] redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_inputreg0_q;
    wire redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_reset0;
    wire [7:0] redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_ia;
    wire [4:0] redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_aa;
    wire [4:0] redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_ab;
    wire [7:0] redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_iq;
    wire [7:0] redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_q;
    wire [4:0] redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_wraddr_i = 5'b11111;
    wire [4:0] redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_offset_q;
    wire [5:0] redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_rdcnt_a;
    wire [5:0] redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_rdcnt_b;
    logic [5:0] redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_rdcnt_o;
    wire [5:0] redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_rdcnt_q;
    reg [23:0] redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_inputreg0_q;
    wire redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_reset0;
    wire [23:0] redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_ia;
    wire [1:0] redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_aa;
    wire [1:0] redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_ab;
    wire [23:0] redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_iq;
    wire [23:0] redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_q;
    wire [1:0] redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_wraddr_i = 2'b11;
    wire [2:0] redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_rdcnt_a;
    wire [2:0] redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_rdcnt_b;
    logic [2:0] redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_rdcnt_o;
    wire [2:0] redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_rdcnt_q;
    reg [22:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_inputreg0_q;
    reg [22:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_outputreg0_q;
    wire redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_reset0;
    wire [22:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_ia;
    wire [4:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_aa;
    wire [4:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_ab;
    wire [22:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_iq;
    wire [22:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_q;
    wire [4:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_wraddr_i = 5'b11111;
    wire [4:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_offset_q;
    wire [5:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_rdcnt_a;
    wire [5:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_rdcnt_b;
    logic [5:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_rdcnt_o;
    wire [5:0] redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_rdcnt_q;
    reg [7:0] redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_inputreg0_q;
    wire redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_reset0;
    wire [7:0] redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_ia;
    wire [4:0] redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_aa;
    wire [4:0] redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_ab;
    wire [7:0] redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_iq;
    wire [7:0] redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_q;
    wire [4:0] redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_wraddr_i = 5'b11111;
    wire [4:0] redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_offset_q;
    wire [5:0] redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_rdcnt_a;
    wire [5:0] redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_rdcnt_b;
    logic [5:0] redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_rdcnt_o;
    wire [5:0] redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_rdcnt_q;
    reg [23:0] redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_inputreg0_q;
    wire redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_reset0;
    wire [23:0] redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_ia;
    wire [1:0] redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_aa;
    wire [1:0] redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_ab;
    wire [23:0] redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_iq;
    wire [23:0] redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_q;
    wire [1:0] redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_wraddr_i = 2'b11;
    wire [2:0] redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_rdcnt_a;
    wire [2:0] redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_rdcnt_b;
    logic [2:0] redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_rdcnt_o;
    wire [2:0] redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_rdcnt_q;
    reg [22:0] redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_inputreg0_q;
    reg [22:0] redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_outputreg0_q;
    wire redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_reset0;
    wire [22:0] redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_ia;
    wire [3:0] redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_aa;
    wire [3:0] redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_ab;
    wire [22:0] redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_iq;
    wire [22:0] redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_q;
    wire [3:0] redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_wraddr_i = 4'b1111;
    wire [4:0] redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_rdcnt_a;
    wire [4:0] redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_rdcnt_b;
    logic [4:0] redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_rdcnt_o;
    wire [4:0] redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_rdcnt_q;
    reg [7:0] redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_inputreg0_q;
    wire redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_reset0;
    wire [7:0] redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_ia;
    wire [4:0] redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_aa;
    wire [4:0] redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_ab;
    wire [7:0] redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_iq;
    wire [7:0] redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_q;
    wire [4:0] redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_wraddr_i = 5'b11111;
    wire [5:0] redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_rdcnt_a;
    wire [5:0] redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_rdcnt_b;
    logic [5:0] redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_rdcnt_o;
    wire [5:0] redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_rdcnt_q;
    reg [23:0] redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_inputreg0_q;
    wire redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_reset0;
    wire [23:0] redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_ia;
    wire [1:0] redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_aa;
    wire [1:0] redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_ab;
    wire [23:0] redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_iq;
    wire [23:0] redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_q;
    wire [1:0] redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_wraddr_i = 2'b11;
    wire [2:0] redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_rdcnt_a;
    wire [2:0] redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_rdcnt_b;
    logic [2:0] redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_rdcnt_o;
    wire [2:0] redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_rdcnt_q;
    reg [13:0] redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_outputreg0_q;
    wire redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_reset0;
    wire [13:0] redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_ia;
    wire [2:0] redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_aa;
    wire [2:0] redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_ab;
    wire [13:0] redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_iq;
    wire [13:0] redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_q;
    wire [2:0] redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_wraddr_i = 3'b111;
    wire [2:0] redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_offset_q;
    wire [3:0] redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_rdcnt_a;
    wire [3:0] redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_rdcnt_b;
    logic [3:0] redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_rdcnt_o;
    wire [3:0] redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_rdcnt_q;
    reg [8:0] redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_outputreg0_q;
    reg [8:0] redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_inputreg0_q;
    reg [8:0] redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_outputreg0_q;
    wire redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_reset0;
    wire [7:0] redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_ia;
    wire [4:0] redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_aa;
    wire [4:0] redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_ab;
    wire [7:0] redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_iq;
    wire [7:0] redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_q;
    wire [4:0] redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_i = 5'b11111;
    wire [5:0] redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_a;
    wire [5:0] redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_b;
    logic [5:0] redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_o;
    wire [5:0] redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_q;
    reg [22:0] redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_inputreg0_q;
    reg [22:0] redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_outputreg0_q;
    wire redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_reset0;
    wire [22:0] redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_ia;
    wire [3:0] redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_aa;
    wire [3:0] redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_ab;
    wire [22:0] redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_iq;
    wire [22:0] redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_q;
    wire [3:0] redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_wraddr_i = 4'b1111;
    wire [4:0] redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_rdcnt_a;
    wire [4:0] redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_rdcnt_b;
    logic [4:0] redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_rdcnt_o;
    wire [4:0] redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_rdcnt_q;
    reg [7:0] redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_inputreg0_q;
    wire redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_reset0;
    wire [7:0] redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_ia;
    wire [4:0] redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_aa;
    wire [4:0] redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_ab;
    wire [7:0] redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_iq;
    wire [7:0] redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_q;
    wire [4:0] redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_i = 5'b11111;
    wire [5:0] redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_a;
    wire [5:0] redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_b;
    logic [5:0] redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_o;
    wire [5:0] redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_q;
    reg [31:0] redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_inputreg0_q;
    reg [31:0] redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_outputreg0_q;
    wire redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_reset0;
    wire [31:0] redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_ia;
    wire [1:0] redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_aa;
    wire [1:0] redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_ab;
    wire [31:0] redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_iq;
    wire [31:0] redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_q;
    wire [1:0] redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_wraddr_i = 2'b11;
    wire [2:0] redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_rdcnt_a;
    wire [2:0] redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_rdcnt_b;
    logic [2:0] redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_rdcnt_o;
    wire [2:0] redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_rdcnt_q;
    reg [31:0] redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_outputreg0_q;
    wire redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_reset0;
    wire [31:0] redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_ia;
    wire [1:0] redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_aa;
    wire [1:0] redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_ab;
    wire [31:0] redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_iq;
    wire [31:0] redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_q;
    wire [1:0] redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_wraddr_i = 2'b11;
    wire [2:0] redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_rdcnt_a;
    wire [2:0] redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_rdcnt_b;
    logic [2:0] redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_rdcnt_o;
    wire [2:0] redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_rdcnt_q;
    reg [31:0] redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_outputreg0_q;
    wire redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_reset0;
    wire [31:0] redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_ia;
    wire [1:0] redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_aa;
    wire [1:0] redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_ab;
    wire [31:0] redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_iq;
    wire [31:0] redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_q;
    wire [1:0] redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_wraddr_i = 2'b11;
    wire [2:0] redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_rdcnt_a;
    wire [2:0] redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_rdcnt_b;
    logic [2:0] redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_rdcnt_o;
    wire [2:0] redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_rdcnt_q;
    reg [55:0] redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4_inputreg0_q;
    reg [51:0] redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_inputreg0_q;
    reg [51:0] redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_outputreg0_q;
    wire redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_reset0;
    wire [51:0] redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_ia;
    wire [4:0] redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_aa;
    wire [4:0] redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_ab;
    wire [51:0] redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_iq;
    wire [51:0] redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_q;
    wire [4:0] redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_wraddr_i = 5'b11111;
    wire [5:0] redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_rdcnt_a;
    wire [5:0] redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_rdcnt_b;
    logic [5:0] redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_rdcnt_o;
    wire [5:0] redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_rdcnt_q;


    // VCC(CONSTANT,1)
    assign VCC_q = 1'b1;

    // valid_fanout_reg0(REG,1584)@0 + 1
    always_ff @ (posedge clock)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= 1'b0;
        end
        else
        begin
            valid_fanout_reg0_q <= in_i_valid;
        end
    end

    // redist179_valid_fanout_reg0_q_66(DELAY,3503)
    dspba_delay_ver #( .width(1), .depth(66), .reset_kind("SYNC"), .phase(1), .modulus(2), .reset_high(1'b0) )
    redist179_valid_fanout_reg0_q_66 ( .xin(valid_fanout_reg0_q), .xout(redist179_valid_fanout_reg0_q_66_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // cAmA_uid1769_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(CONSTANT,1768)
    assign cAmA_uid1769_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 6'b111000;

    // i_and23_i_const_lambda_2_3818_87_vt_const_63(CONSTANT,205)
    assign i_and23_i_const_lambda_2_3818_87_vt_const_63_q = 51'b000000000000000000000000000000000000000000000000000;

    // i_and29_i_const_lambda_2_3818_27_vt_const_31(CONSTANT,210)
    assign i_and29_i_const_lambda_2_3818_27_vt_const_31_q = 19'b0000000000000000000;

    // i_acl_10_i_const_lambda_2_3818_133_vt_const_31(CONSTANT,65)
    assign i_acl_10_i_const_lambda_2_3818_133_vt_const_31_q = 31'b0000000000000000000000000000000;

    // i_acl_4_i_const_lambda_2_3818_123_vt_const_63(CONSTANT,110)
    assign i_acl_4_i_const_lambda_2_3818_123_vt_const_63_q = 7'b0000000;

    // i_acl_17_i_const_lambda_2_3818_46_vt_const_63(CONSTANT,94)
    assign i_acl_17_i_const_lambda_2_3818_46_vt_const_63_q = 63'b000000000000000000000000000000000000000000000000000000000000000;

    // c_i64_0_3818_231(CONSTANT,37)
    assign c_i64_0_3818_231_q = 64'b0000000000000000000000000000000000000000000000000000000000000000;

    // i_unnamed_const_lambda_2_3850_0gr_shift_x_fs(BITSHIFT,2836)@0
    assign i_unnamed_const_lambda_2_3850_0gr_shift_x_fs_qint = in_c0_eni6_1_tpl;
    assign i_unnamed_const_lambda_2_3850_0gr_shift_x_fs_q = i_unnamed_const_lambda_2_3850_0gr_shift_x_fs_qint[63:51];

    // i_unnamed_const_lambda_2_3818_14_vt_select_12(BITSELECT,607)@0
    assign i_unnamed_const_lambda_2_3818_14_vt_select_12_in = {51'b000000000000000000000000000000000000000000000000000, i_unnamed_const_lambda_2_3850_0gr_shift_x_fs_q};
    assign i_unnamed_const_lambda_2_3818_14_vt_select_12_b = i_unnamed_const_lambda_2_3818_14_vt_select_12_in[12:0];

    // i_unnamed_const_lambda_2_3818_14_vt_join(BITJOIN,606)@0
    assign i_unnamed_const_lambda_2_3818_14_vt_join_q = {i_and23_i_const_lambda_2_3818_87_vt_const_63_q, i_unnamed_const_lambda_2_3818_14_vt_select_12_b};

    // i_shl14_i_const_lambda_2_3818_15_BitSelect_for_a(BITSELECT,2584)@0
    assign i_shl14_i_const_lambda_2_3818_15_BitSelect_for_a_b = $signed(i_unnamed_const_lambda_2_3818_14_vt_join_q[12:12]);

    // redist42_i_shl14_i_const_lambda_2_3818_15_BitSelect_for_a_b_25(DELAY,3366)
    dspba_delay_ver #( .width(1), .depth(25), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist42_i_shl14_i_const_lambda_2_3818_15_BitSelect_for_a_b_25 ( .xin(i_shl14_i_const_lambda_2_3818_15_BitSelect_for_a_b), .xout(redist42_i_shl14_i_const_lambda_2_3818_15_BitSelect_for_a_b_25_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_shl14_i_const_lambda_2_3818_15_join(BITJOIN,2585)@25
    assign i_shl14_i_const_lambda_2_3818_15_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, redist42_i_shl14_i_const_lambda_2_3818_15_BitSelect_for_a_b_25_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_shl14_i_const_lambda_2_3818_15_vt_select_12(BITSELECT,498)@25
    assign i_shl14_i_const_lambda_2_3818_15_vt_select_12_b = i_shl14_i_const_lambda_2_3818_15_join_q[12:12];

    // i_shl14_i_const_lambda_2_3818_15_vt_join(BITJOIN,497)@25
    assign i_shl14_i_const_lambda_2_3818_15_vt_join_q = {i_and23_i_const_lambda_2_3818_87_vt_const_63_q, i_shl14_i_const_lambda_2_3818_15_vt_select_12_b, i_and29_i_const_lambda_2_3818_27_vt_const_11_q};

    // i_shr4_i_const_lambda_2_3818_7gr_vt_const_63(CONSTANT,547)
    assign i_shr4_i_const_lambda_2_3818_7gr_vt_const_63_q = 53'b00000000000000000000000000000000000000000000000000000;

    // redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_offset(CONSTANT,3625)
    assign redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_offset_q = 5'b01100;

    // redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_rdcnt(ADD,3626)
    assign redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_rdcnt_a = {1'b0, redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_wraddr_q};
    assign redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_rdcnt_b = {1'b0, redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_rdcnt_o <= $unsigned(redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_rdcnt_a) + $unsigned(redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_rdcnt_b);
        end
    end
    assign redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_rdcnt_q = redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_rdcnt_o[5:0];

    // i_and3_i_const_lambda_2_3833_0gr_shift_x_fs(BITSHIFT,2620)@0
    assign i_and3_i_const_lambda_2_3833_0gr_shift_x_fs_qint = in_c0_eni6_1_tpl;
    assign i_and3_i_const_lambda_2_3833_0gr_shift_x_fs_q = i_and3_i_const_lambda_2_3833_0gr_shift_x_fs_qint[63:52];

    // i_and3_i_const_lambda_2_3818_6gr_vt_select_11(BITSELECT,237)@0
    assign i_and3_i_const_lambda_2_3818_6gr_vt_select_11_in = {52'b0000000000000000000000000000000000000000000000000000, i_and3_i_const_lambda_2_3833_0gr_shift_x_fs_q};
    assign i_and3_i_const_lambda_2_3818_6gr_vt_select_11_b = i_and3_i_const_lambda_2_3818_6gr_vt_select_11_in[11:0];

    // i_and3_i_const_lambda_2_3818_6gr_vt_join(BITJOIN,236)@0
    assign i_and3_i_const_lambda_2_3818_6gr_vt_join_q = {i_and1_i4_const_lambda_2_3818_172_vt_const_51_q, i_and3_i_const_lambda_2_3818_6gr_vt_select_11_b};

    // i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a(BITSELECT,2588)@0
    assign i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b = $signed(i_and3_i_const_lambda_2_3818_6gr_vt_join_q[10:0]);

    // redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_inputreg0(DELAY,3621)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_inputreg0_q <= i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b;
        end
    end

    // redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_wraddr(COUNTER,3624)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_wraddr_i <= $unsigned(redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_wraddr_q = $signed(redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_wraddr_i[4:0]);

    // redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem(DUALMEM,3623)
    assign redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_ia = $unsigned(redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_inputreg0_q);
    assign redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_aa = redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_wraddr_q;
    assign redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_ab = redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(11),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(11),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_aa),
        .data_a(redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_ab),
        .q_b(redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_q = $signed(redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_iq[10:0]);

    // redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_outputreg0(DELAY,3622)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_outputreg0_q <= redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_mem_q;
        end
    end

    // i_shr4_i_const_lambda_2_3818_7gr_join(BITJOIN,2589)@25
    assign i_shr4_i_const_lambda_2_3818_7gr_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_outputreg0_q};

    // i_shr4_i_const_lambda_2_3818_7gr_vt_select_10(BITSELECT,549)@25
    assign i_shr4_i_const_lambda_2_3818_7gr_vt_select_10_b = i_shr4_i_const_lambda_2_3818_7gr_join_q[10:0];

    // i_shr4_i_const_lambda_2_3818_7gr_vt_join(BITJOIN,548)@25
    assign i_shr4_i_const_lambda_2_3818_7gr_vt_join_q = {i_shr4_i_const_lambda_2_3818_7gr_vt_const_63_q, i_shr4_i_const_lambda_2_3818_7gr_vt_select_10_b};

    // i_or15_i_const_lambda_2_3818_16(LOGICAL,414)@25
    assign i_or15_i_const_lambda_2_3818_16_q = i_shr4_i_const_lambda_2_3818_7gr_vt_join_q | i_shl14_i_const_lambda_2_3818_15_vt_join_q;

    // i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged(BITSELECT,3265)@25
    assign i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_in = i_or15_i_const_lambda_2_3818_16_q[12:0];
    assign i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_b = i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_in[10:0];
    assign i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_c = i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_in[12:12];

    // redist26_i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_c_1(DELAY,3350)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist26_i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_c_1_q <= i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_c;
        end
    end

    // redist25_i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_b_1(DELAY,3349)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist25_i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_b_1_q <= i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_b;
        end
    end

    // i_or15_i_const_lambda_2_3818_16_vt_join(BITJOIN,417)@26
    assign i_or15_i_const_lambda_2_3818_16_vt_join_q = {i_and23_i_const_lambda_2_3818_87_vt_const_63_q, redist26_i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_c_1_q, GND_q, redist25_i_or15_i_const_lambda_2_3818_16_vt_select_10_bit_select_merged_b_1_q};

    // i_and_i1_const_lambda_2_3857_0gr_shift_x_fs(BITSHIFT,2621)@26
    assign i_and_i1_const_lambda_2_3857_0gr_shift_x_fs_qint = i_or15_i_const_lambda_2_3818_16_vt_join_q;
    assign i_and_i1_const_lambda_2_3857_0gr_shift_x_fs_q = i_and_i1_const_lambda_2_3857_0gr_shift_x_fs_qint[63:12];

    // i_and_i1_const_lambda_2_3818_17_vt_select_0(BITSELECT,291)@26
    assign i_and_i1_const_lambda_2_3818_17_vt_select_0_in = {12'b000000000000, i_and_i1_const_lambda_2_3857_0gr_shift_x_fs_q};
    assign i_and_i1_const_lambda_2_3818_17_vt_select_0_b = i_and_i1_const_lambda_2_3818_17_vt_select_0_in[0:0];

    // redist284_i_and_i1_const_lambda_2_3818_17_vt_select_0_b_4(DELAY,3608)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist284_i_and_i1_const_lambda_2_3818_17_vt_select_0_b_4_delay_0 <= $unsigned(i_and_i1_const_lambda_2_3818_17_vt_select_0_b);
            redist284_i_and_i1_const_lambda_2_3818_17_vt_select_0_b_4_delay_1 <= redist284_i_and_i1_const_lambda_2_3818_17_vt_select_0_b_4_delay_0;
            redist284_i_and_i1_const_lambda_2_3818_17_vt_select_0_b_4_delay_2 <= redist284_i_and_i1_const_lambda_2_3818_17_vt_select_0_b_4_delay_1;
            redist284_i_and_i1_const_lambda_2_3818_17_vt_select_0_b_4_q <= $signed(redist284_i_and_i1_const_lambda_2_3818_17_vt_select_0_b_4_delay_2);
        end
    end

    // i_and_i1_const_lambda_2_3818_17_vt_join(BITJOIN,290)@30
    assign i_and_i1_const_lambda_2_3818_17_vt_join_q = {i_acl_17_i_const_lambda_2_3818_46_vt_const_63_q, redist284_i_and_i1_const_lambda_2_3818_17_vt_select_0_b_4_q};

    // c_i32_1022_3818_240(CONSTANT,17)
    assign c_i32_1022_3818_240_q = 32'b00000000000000000000001111111110;

    // i_acl_19_i_const_lambda_2_3818_48_vt_const_31(CONSTANT,102)
    assign i_acl_19_i_const_lambda_2_3818_48_vt_const_31_q = 21'b000000000000000000000;

    // i_tr_i_const_lambda_2_3818_19_sel_x(BITSELECT,781)@26
    assign i_tr_i_const_lambda_2_3818_19_sel_x_b = i_or15_i_const_lambda_2_3818_16_vt_join_q[31:0];

    // i_tr_i_const_lambda_2_3818_19_vt_select_10_bit_select_merged(BITSELECT,3277)@26
    assign i_tr_i_const_lambda_2_3818_19_vt_select_10_bit_select_merged_in = i_tr_i_const_lambda_2_3818_19_sel_x_b[12:0];
    assign i_tr_i_const_lambda_2_3818_19_vt_select_10_bit_select_merged_b = i_tr_i_const_lambda_2_3818_19_vt_select_10_bit_select_merged_in[10:0];
    assign i_tr_i_const_lambda_2_3818_19_vt_select_10_bit_select_merged_c = i_tr_i_const_lambda_2_3818_19_vt_select_10_bit_select_merged_in[12:12];

    // i_tr_i_const_lambda_2_3818_19_vt_join(BITJOIN,602)@26
    assign i_tr_i_const_lambda_2_3818_19_vt_join_q = {i_and29_i_const_lambda_2_3818_27_vt_const_31_q, i_tr_i_const_lambda_2_3818_19_vt_select_10_bit_select_merged_c, GND_q, i_tr_i_const_lambda_2_3818_19_vt_select_10_bit_select_merged_b};

    // i_conv_i_const_lambda_2_3818_20_BitSelect_for_a(BITSELECT,2550)@26
    assign i_conv_i_const_lambda_2_3818_20_BitSelect_for_a_b = $signed(i_tr_i_const_lambda_2_3818_19_vt_join_q[10:0]);

    // i_conv_i_const_lambda_2_3818_20_join(BITJOIN,2551)@26
    assign i_conv_i_const_lambda_2_3818_20_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_conv_i_const_lambda_2_3818_20_BitSelect_for_a_b};

    // i_conv_i_const_lambda_2_3818_20_vt_select_10(BITSELECT,373)@26
    assign i_conv_i_const_lambda_2_3818_20_vt_select_10_b = i_conv_i_const_lambda_2_3818_20_join_q[10:0];

    // i_conv_i_const_lambda_2_3818_20_vt_join(BITJOIN,372)@26
    assign i_conv_i_const_lambda_2_3818_20_vt_join_q = {i_acl_19_i_const_lambda_2_3818_48_vt_const_31_q, i_conv_i_const_lambda_2_3818_20_vt_select_10_b};

    // i_sub_i_const_lambda_2_3818_26(SUB,584)@26
    assign i_sub_i_const_lambda_2_3818_26_a = $unsigned({1'b0, i_conv_i_const_lambda_2_3818_20_vt_join_q});
    assign i_sub_i_const_lambda_2_3818_26_b = $unsigned({1'b0, c_i32_1022_3818_240_q});
    assign i_sub_i_const_lambda_2_3818_26_o = $unsigned($signed(i_sub_i_const_lambda_2_3818_26_a) - $signed(i_sub_i_const_lambda_2_3818_26_b));
    assign i_sub_i_const_lambda_2_3818_26_q = $signed(i_sub_i_const_lambda_2_3818_26_o[32:0]);

    // bgTrunc_i_sub_i_const_lambda_2_3818_26_sel_x(BITSELECT,665)@26
    assign bgTrunc_i_sub_i_const_lambda_2_3818_26_sel_x_b = $unsigned(i_sub_i_const_lambda_2_3818_26_q[31:0]);

    // i_and29_i_const_lambda_2_3818_27_BitSelect_for_a(BITSELECT,2517)@26
    assign i_and29_i_const_lambda_2_3818_27_BitSelect_for_a_b = $signed(bgTrunc_i_sub_i_const_lambda_2_3818_26_sel_x_b[12:12]);

    // i_and29_i_const_lambda_2_3818_27_join(BITJOIN,2518)@26
    assign i_and29_i_const_lambda_2_3818_27_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and29_i_const_lambda_2_3818_27_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and29_i_const_lambda_2_3818_27_vt_select_12(BITSELECT,212)@26
    assign i_and29_i_const_lambda_2_3818_27_vt_select_12_b = i_and29_i_const_lambda_2_3818_27_join_q[12:12];

    // i_and29_i_const_lambda_2_3818_27_vt_join(BITJOIN,211)@26
    assign i_and29_i_const_lambda_2_3818_27_vt_join_q = {i_and29_i_const_lambda_2_3818_27_vt_const_31_q, i_and29_i_const_lambda_2_3818_27_vt_select_12_b, i_and29_i_const_lambda_2_3818_27_vt_const_11_q};

    // i_not_tobool30_i_const_lambda_2_3818_41(LOGICAL,412)@26
    assign i_not_tobool30_i_const_lambda_2_3818_41_q = $unsigned(i_and29_i_const_lambda_2_3818_27_vt_join_q != c_i32_0_3818_245_q ? 1'b1 : 1'b0);

    // i_and122_i_const_lambda_2_3818_63_vt_const_3(CONSTANT,161)
    assign i_and122_i_const_lambda_2_3818_63_vt_const_3_q = 4'b0000;

    // i_acl_15_i_const_lambda_2_3818_44_vt_const_63(CONSTANT,80)
    assign i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q = 8'b00000000;

    // i_and2_or7_i_const_lambda_2_3818_11_vt_const_63(CONSTANT,223)
    assign i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q = 11'b00000000000;

    // redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_rdcnt(ADD,3733)
    assign redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_rdcnt_a = {1'b0, redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_wraddr_q};
    assign redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_rdcnt_b = {1'b0, redist41_i_shr4_i_const_lambda_2_3818_7gr_BitSelect_for_a_b_25_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_rdcnt_o <= $unsigned(redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_rdcnt_a) + $unsigned(redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_rdcnt_b);
        end
    end
    assign redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_rdcnt_q = redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_rdcnt_o[5:0];

    // c_i64_4503599627370495_3818_227(CONSTANT,52)
    assign c_i64_4503599627370495_3818_227_q = 64'b0000000000001111111111111111111111111111111111111111111111111111;

    // i_and2_i_const_lambda_2_3818_5gr(LOGICAL,213)@0
    assign i_and2_i_const_lambda_2_3818_5gr_q = in_c0_eni6_1_tpl & c_i64_4503599627370495_3818_227_q;

    // i_and2_i_const_lambda_2_3818_5gr_vt_select_51(BITSELECT,216)@0
    assign i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b = i_and2_i_const_lambda_2_3818_5gr_q[51:0];

    // redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_inputreg0(DELAY,3728)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_inputreg0_q <= i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b;
        end
    end

    // redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_wraddr(COUNTER,3731)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_wraddr_i <= $unsigned(redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_wraddr_q = $signed(redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_wraddr_i[4:0]);

    // redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem(DUALMEM,3730)
    assign redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_ia = $unsigned(redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_inputreg0_q);
    assign redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_aa = redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_wraddr_q;
    assign redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_ab = redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(52),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(52),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_aa),
        .data_a(redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_ab),
        .q_b(redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_q = $signed(redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_iq[51:0]);

    // redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_outputreg0(DELAY,3729)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_outputreg0_q <= redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_mem_q;
        end
    end

    // i_and2_i_const_lambda_2_3818_5gr_vt_join(BITJOIN,215)@25
    assign i_and2_i_const_lambda_2_3818_5gr_vt_join_q = {i_and29_i_const_lambda_2_3818_27_vt_const_11_q, redist286_i_and2_i_const_lambda_2_3818_5gr_vt_select_51_b_25_outputreg0_q};

    // i_or7_i_const_lambda_2_3818_8gr_vt_const_63(CONSTANT,434)
    assign i_or7_i_const_lambda_2_3818_8gr_vt_const_63_q = 12'b000000000001;

    // i_or7_i_const_lambda_2_3818_8gr_BitSelect_for_a(BITSELECT,2577)@25
    assign i_or7_i_const_lambda_2_3818_8gr_BitSelect_for_a_b = $signed(i_and2_i_const_lambda_2_3818_5gr_vt_join_q[51:0]);
    assign i_or7_i_const_lambda_2_3818_8gr_BitSelect_for_a_c = $signed(i_and2_i_const_lambda_2_3818_5gr_vt_join_q[63:53]);

    // i_or7_i_const_lambda_2_3818_8gr_join(BITJOIN,2578)@25
    assign i_or7_i_const_lambda_2_3818_8gr_join_q = {i_or7_i_const_lambda_2_3818_8gr_BitSelect_for_a_c, VCC_q, i_or7_i_const_lambda_2_3818_8gr_BitSelect_for_a_b};

    // i_or7_i_const_lambda_2_3818_8gr_vt_select_51(BITSELECT,436)@25
    assign i_or7_i_const_lambda_2_3818_8gr_vt_select_51_b = i_or7_i_const_lambda_2_3818_8gr_join_q[51:0];

    // i_or7_i_const_lambda_2_3818_8gr_vt_join(BITJOIN,435)@25
    assign i_or7_i_const_lambda_2_3818_8gr_vt_join_q = {i_or7_i_const_lambda_2_3818_8gr_vt_const_63_q, i_or7_i_const_lambda_2_3818_8gr_vt_select_51_b};

    // i_and2_or7_i_const_lambda_2_3818_11(MUX,222)@25
    assign i_and2_or7_i_const_lambda_2_3818_11_s = i_cmp5_i_const_lambda_2_3818_9gr_q;
    always_comb 
    begin
        unique case (i_and2_or7_i_const_lambda_2_3818_11_s)
            1'b0 : i_and2_or7_i_const_lambda_2_3818_11_q = i_or7_i_const_lambda_2_3818_8gr_vt_join_q;
            1'b1 : i_and2_or7_i_const_lambda_2_3818_11_q = i_and2_i_const_lambda_2_3818_5gr_vt_join_q;
            default : i_and2_or7_i_const_lambda_2_3818_11_q = 64'b0;
        endcase
    end

    // i_and2_or7_i_const_lambda_2_3818_11_vt_select_52(BITSELECT,225)@25
    assign i_and2_or7_i_const_lambda_2_3818_11_vt_select_52_b = i_and2_or7_i_const_lambda_2_3818_11_q[52:0];

    // i_and2_or7_i_const_lambda_2_3818_11_vt_join(BITJOIN,224)@25
    assign i_and2_or7_i_const_lambda_2_3818_11_vt_join_q = {i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q, i_and2_or7_i_const_lambda_2_3818_11_vt_select_52_b};

    // i_and2_or7_op_i_const_lambda_2_3844_0gr_shift_x_fs(BITSHIFT,2619)@25
    assign i_and2_or7_op_i_const_lambda_2_3844_0gr_shift_x_fs_qint = { i_and2_or7_i_const_lambda_2_3818_11_vt_join_q, 3'b000 };
    assign i_and2_or7_op_i_const_lambda_2_3844_0gr_shift_x_fs_q = i_and2_or7_op_i_const_lambda_2_3844_0gr_shift_x_fs_qint[66:0];

    // i_and2_or7_op_i_const_lambda_2_3818_12_vt_select_55(BITSELECT,229)@25
    assign i_and2_or7_op_i_const_lambda_2_3818_12_vt_select_55_in = i_and2_or7_op_i_const_lambda_2_3844_0gr_shift_x_fs_q[63:0];
    assign i_and2_or7_op_i_const_lambda_2_3818_12_vt_select_55_b = i_and2_or7_op_i_const_lambda_2_3818_12_vt_select_55_in[55:3];

    // i_and2_or7_op_i_const_lambda_2_3818_12_vt_join(BITJOIN,228)@25
    assign i_and2_or7_op_i_const_lambda_2_3818_12_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, i_and2_or7_op_i_const_lambda_2_3818_12_vt_select_55_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // i_cmp5_i_const_lambda_2_3818_9gr(LOGICAL,307)@25
    assign i_cmp5_i_const_lambda_2_3818_9gr_q = $unsigned(i_shr4_i_const_lambda_2_3818_7gr_vt_join_q == c_i64_0_3818_231_q ? 1'b1 : 1'b0);

    // i_shl_i9_const_lambda_2_3818_13(MUX,515)@25
    assign i_shl_i9_const_lambda_2_3818_13_s = i_cmp5_i_const_lambda_2_3818_9gr_q;
    always_comb 
    begin
        unique case (i_shl_i9_const_lambda_2_3818_13_s)
            1'b0 : i_shl_i9_const_lambda_2_3818_13_q = i_and2_or7_op_i_const_lambda_2_3818_12_vt_join_q;
            1'b1 : i_shl_i9_const_lambda_2_3818_13_q = c_i64_0_3818_231_q;
            default : i_shl_i9_const_lambda_2_3818_13_q = 64'b0;
        endcase
    end

    // i_shl_i9_const_lambda_2_3818_13_vt_select_55(BITSELECT,519)@25
    assign i_shl_i9_const_lambda_2_3818_13_vt_select_55_b = i_shl_i9_const_lambda_2_3818_13_q[55:3];

    // redist268_i_shl_i9_const_lambda_2_3818_13_vt_select_55_b_1(DELAY,3592)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist268_i_shl_i9_const_lambda_2_3818_13_vt_select_55_b_1_q <= i_shl_i9_const_lambda_2_3818_13_vt_select_55_b;
        end
    end

    // i_shl_i9_const_lambda_2_3818_13_vt_join(BITJOIN,518)@26
    assign i_shl_i9_const_lambda_2_3818_13_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, redist268_i_shl_i9_const_lambda_2_3818_13_vt_select_55_b_1_q, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // i_tr2_i_const_lambda_2_3818_21_sel_x(BITSELECT,780)@26
    assign i_tr2_i_const_lambda_2_3818_21_sel_x_b = i_shl_i9_const_lambda_2_3818_13_vt_join_q[31:0];

    // i_tr2_i_const_lambda_2_3818_21_vt_select_31(BITSELECT,598)@26
    assign i_tr2_i_const_lambda_2_3818_21_vt_select_31_b = i_tr2_i_const_lambda_2_3818_21_sel_x_b[31:3];

    // i_tr2_i_const_lambda_2_3818_21_vt_join(BITJOIN,597)@26
    assign i_tr2_i_const_lambda_2_3818_21_vt_join_q = {i_tr2_i_const_lambda_2_3818_21_vt_select_31_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // i_conv14_i_const_lambda_2_3818_22_BitSelect_for_a(BITSELECT,2546)@26
    assign i_conv14_i_const_lambda_2_3818_22_BitSelect_for_a_b = $signed(i_tr2_i_const_lambda_2_3818_21_vt_join_q[27:3]);

    // i_conv14_i_const_lambda_2_3818_22_join(BITJOIN,2547)@26
    assign i_conv14_i_const_lambda_2_3818_22_join_q = {GND_q, GND_q, GND_q, GND_q, i_conv14_i_const_lambda_2_3818_22_BitSelect_for_a_b, GND_q, GND_q, GND_q};

    // i_conv14_i_const_lambda_2_3818_22_vt_select_27(BITSELECT,335)@26
    assign i_conv14_i_const_lambda_2_3818_22_vt_select_27_b = i_conv14_i_const_lambda_2_3818_22_join_q[27:3];

    // i_acl_15_i_const_lambda_2_3818_44_vt_const_2(CONSTANT,79)
    assign i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q = 3'b000;

    // i_conv14_i_const_lambda_2_3818_22_vt_join(BITJOIN,334)@26
    assign i_conv14_i_const_lambda_2_3818_22_vt_join_q = {i_and122_i_const_lambda_2_3818_63_vt_const_3_q, i_conv14_i_const_lambda_2_3818_22_vt_select_27_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // i_cmp46_i_const_lambda_2_3818_36(LOGICAL,305)@26
    assign i_cmp46_i_const_lambda_2_3818_36_q = $unsigned(c_i32_0_3818_245_q == i_conv14_i_const_lambda_2_3818_22_vt_join_q ? 1'b1 : 1'b0);

    // i_shr17_i_const_lambda_2_3818_23_vt_const_63(CONSTANT,536)
    assign i_shr17_i_const_lambda_2_3818_23_vt_const_63_q = 36'b000000000000000000000000000000000000;

    // i_shr17_i_const_lambda_2_3867_0gr_shift_x_fs(BITSHIFT,2795)@26
    assign i_shr17_i_const_lambda_2_3867_0gr_shift_x_fs_qint = i_shl_i9_const_lambda_2_3818_13_vt_join_q;
    assign i_shr17_i_const_lambda_2_3867_0gr_shift_x_fs_q = i_shr17_i_const_lambda_2_3867_0gr_shift_x_fs_qint[63:28];

    // i_shr17_i_const_lambda_2_3818_23_vt_select_27(BITSELECT,538)@26
    assign i_shr17_i_const_lambda_2_3818_23_vt_select_27_in = {28'b0000000000000000000000000000, i_shr17_i_const_lambda_2_3867_0gr_shift_x_fs_q};
    assign i_shr17_i_const_lambda_2_3818_23_vt_select_27_b = i_shr17_i_const_lambda_2_3818_23_vt_select_27_in[27:0];

    // i_shr17_i_const_lambda_2_3818_23_vt_join(BITJOIN,537)@26
    assign i_shr17_i_const_lambda_2_3818_23_vt_join_q = {i_shr17_i_const_lambda_2_3818_23_vt_const_63_q, i_shr17_i_const_lambda_2_3818_23_vt_select_27_b};

    // i_shr17_tr_i_const_lambda_2_3818_24_sel_x(BITSELECT,757)@26
    assign i_shr17_tr_i_const_lambda_2_3818_24_sel_x_b = i_shr17_i_const_lambda_2_3818_23_vt_join_q[31:0];

    // i_conv19_i_const_lambda_2_3818_25_BitSelect_for_a(BITSELECT,2548)@26
    assign i_conv19_i_const_lambda_2_3818_25_BitSelect_for_a_b = $signed(i_shr17_tr_i_const_lambda_2_3818_24_sel_x_b[27:0]);

    // i_conv19_i_const_lambda_2_3818_25_join(BITJOIN,2549)@26
    assign i_conv19_i_const_lambda_2_3818_25_join_q = {GND_q, GND_q, GND_q, GND_q, i_conv19_i_const_lambda_2_3818_25_BitSelect_for_a_b};

    // i_conv19_i_const_lambda_2_3818_25_vt_select_27(BITSELECT,353)@26
    assign i_conv19_i_const_lambda_2_3818_25_vt_select_27_b = i_conv19_i_const_lambda_2_3818_25_join_q[27:0];

    // i_conv19_i_const_lambda_2_3818_25_vt_join(BITJOIN,352)@26
    assign i_conv19_i_const_lambda_2_3818_25_vt_join_q = {i_and122_i_const_lambda_2_3818_63_vt_const_3_q, i_conv19_i_const_lambda_2_3818_25_vt_select_27_b};

    // c_i32_134217728_3818_243_recast_x(CONSTANT,667)
    assign c_i32_134217728_3818_243_recast_x_q = 32'b00001000000000000000000000000000;

    // i_cmp38_i_const_lambda_2_3818_33(LOGICAL,301)@26
    assign i_cmp38_i_const_lambda_2_3818_33_q = $unsigned(c_i32_134217728_3818_243_recast_x_q == i_conv19_i_const_lambda_2_3818_25_vt_join_q ? 1'b1 : 1'b0);

    // i_cmp38_not_i_const_lambda_2_3818_35(LOGICAL,302)@26
    assign i_cmp38_not_i_const_lambda_2_3818_35_q = i_cmp38_i_const_lambda_2_3818_33_q ^ VCC_q;

    // i_acl_11_i_const_lambda_2_3818_38(MUX,68)@26
    assign i_acl_11_i_const_lambda_2_3818_38_s = i_cmp38_not_i_const_lambda_2_3818_35_q;
    always_comb 
    begin
        unique case (i_acl_11_i_const_lambda_2_3818_38_s)
            1'b0 : i_acl_11_i_const_lambda_2_3818_38_q = i_cmp46_i_const_lambda_2_3818_36_q;
            1'b1 : i_acl_11_i_const_lambda_2_3818_38_q = GND_q;
            default : i_acl_11_i_const_lambda_2_3818_38_q = 1'b0;
        endcase
    end

    // i_cmp36_i_const_lambda_2_3818_32_bit_select_top_X_2544(BITSELECT,2543)@26
    assign i_cmp36_i_const_lambda_2_3818_32_bit_select_top_X_2544_b = $signed(i_conv19_i_const_lambda_2_3818_25_vt_join_q[31:27]);

    // i_cmp36_i_const_lambda_2_3818_32_logic_op_top_X_2545(LOGICAL,2544)@26
    assign i_cmp36_i_const_lambda_2_3818_32_logic_op_top_X_2545_q = i_cmp36_i_const_lambda_2_3818_32_bit_select_top_X_2544_b != 5'b00000 ? 1'b1 : 1'b0;

    // i_cmp36_i_const_lambda_2_3818_32_final_logic_op_c_inv_2546(LOGICAL,2545)@26
    assign i_cmp36_i_const_lambda_2_3818_32_final_logic_op_c_inv_2546_q = $signed(~ (i_cmp36_i_const_lambda_2_3818_32_logic_op_top_X_2545_q));

    // i_acl_12_i_const_lambda_2_3818_39(LOGICAL,70)@26
    assign i_acl_12_i_const_lambda_2_3818_39_q = i_cmp36_i_const_lambda_2_3818_32_final_logic_op_c_inv_2546_q | i_acl_11_i_const_lambda_2_3818_38_q;

    // c_i64_1022_3818_242(CONSTANT,38)
    assign c_i64_1022_3818_242_q = 64'b0000000000000000000000000000000000000000000000000000001111111110;

    // i_unnamed_const_lambda_2_3818_28(LOGICAL,616)@26
    assign i_unnamed_const_lambda_2_3818_28_q = c_i64_1022_3818_242_q ^ i_or15_i_const_lambda_2_3818_16_vt_join_q;

    // i_unnamed_const_lambda_2_3818_28_vt_select_10_bit_select_merged(BITSELECT,3267)@26
    assign i_unnamed_const_lambda_2_3818_28_vt_select_10_bit_select_merged_in = i_unnamed_const_lambda_2_3818_28_q[12:0];
    assign i_unnamed_const_lambda_2_3818_28_vt_select_10_bit_select_merged_b = i_unnamed_const_lambda_2_3818_28_vt_select_10_bit_select_merged_in[10:0];
    assign i_unnamed_const_lambda_2_3818_28_vt_select_10_bit_select_merged_c = i_unnamed_const_lambda_2_3818_28_vt_select_10_bit_select_merged_in[12:12];

    // i_unnamed_const_lambda_2_3818_28_vt_join(BITJOIN,619)@26
    assign i_unnamed_const_lambda_2_3818_28_vt_join_q = {i_and23_i_const_lambda_2_3818_87_vt_const_63_q, i_unnamed_const_lambda_2_3818_28_vt_select_10_bit_select_merged_c, GND_q, i_unnamed_const_lambda_2_3818_28_vt_select_10_bit_select_merged_b};

    // i_unnamed_const_lambda_2_3818_29_BitSelect_for_a(BITSELECT,2614)@26
    assign i_unnamed_const_lambda_2_3818_29_BitSelect_for_a_b = $signed(i_unnamed_const_lambda_2_3818_28_vt_join_q[10:0]);

    // i_unnamed_const_lambda_2_3818_29_join(BITJOIN,2615)@26
    assign i_unnamed_const_lambda_2_3818_29_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_unnamed_const_lambda_2_3818_29_BitSelect_for_a_b};

    // i_unnamed_const_lambda_2_3818_29_vt_select_10(BITSELECT,625)@26
    assign i_unnamed_const_lambda_2_3818_29_vt_select_10_b = i_unnamed_const_lambda_2_3818_29_join_q[10:0];

    // i_unnamed_const_lambda_2_3818_29_vt_join(BITJOIN,624)@26
    assign i_unnamed_const_lambda_2_3818_29_vt_join_q = {i_shr4_i_const_lambda_2_3818_7gr_vt_const_63_q, i_unnamed_const_lambda_2_3818_29_vt_select_10_b};

    // i_cmp_i_const_lambda_2_3818_30(LOGICAL,309)@26
    assign i_cmp_i_const_lambda_2_3818_30_q = $unsigned(i_unnamed_const_lambda_2_3818_29_vt_join_q == c_i64_0_3818_231_q ? 1'b1 : 1'b0);

    // i_acl_13_i_const_lambda_2_3818_40(LOGICAL,71)@26
    assign i_acl_13_i_const_lambda_2_3818_40_q = i_cmp_i_const_lambda_2_3818_30_q & i_acl_12_i_const_lambda_2_3818_39_q;

    // i_acl_14_i_const_lambda_2_3818_43(LOGICAL,77)@26 + 1
    assign i_acl_14_i_const_lambda_2_3818_43_qi = i_acl_13_i_const_lambda_2_3818_40_q | i_not_tobool30_i_const_lambda_2_3818_41_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_14_i_const_lambda_2_3818_43_delay ( .xin(i_acl_14_i_const_lambda_2_3818_43_qi), .xout(i_acl_14_i_const_lambda_2_3818_43_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist294_i_acl_14_i_const_lambda_2_3818_43_q_2(DELAY,3618)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist294_i_acl_14_i_const_lambda_2_3818_43_q_2_q <= i_acl_14_i_const_lambda_2_3818_43_q;
        end
    end

    // redist295_i_acl_14_i_const_lambda_2_3818_43_q_4(DELAY,3619)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist295_i_acl_14_i_const_lambda_2_3818_43_q_4_delay_0 <= $unsigned(redist294_i_acl_14_i_const_lambda_2_3818_43_q_2_q);
            redist295_i_acl_14_i_const_lambda_2_3818_43_q_4_q <= $signed(redist295_i_acl_14_i_const_lambda_2_3818_43_q_4_delay_0);
        end
    end

    // i_acl_18_i_const_lambda_2_3818_47(MUX,97)@30
    assign i_acl_18_i_const_lambda_2_3818_47_s = redist295_i_acl_14_i_const_lambda_2_3818_43_q_4_q;
    always_comb 
    begin
        unique case (i_acl_18_i_const_lambda_2_3818_47_s)
            1'b0 : i_acl_18_i_const_lambda_2_3818_47_q = i_and_i1_const_lambda_2_3818_17_vt_join_q;
            1'b1 : i_acl_18_i_const_lambda_2_3818_47_q = c_i64_0_3818_231_q;
            default : i_acl_18_i_const_lambda_2_3818_47_q = 64'b0;
        endcase
    end

    // i_acl_18_i_const_lambda_2_3818_47_vt_select_0(BITSELECT,100)@30
    assign i_acl_18_i_const_lambda_2_3818_47_vt_select_0_b = i_acl_18_i_const_lambda_2_3818_47_q[0:0];

    // i_acl_18_i_const_lambda_2_3818_47_vt_join(BITJOIN,99)@30
    assign i_acl_18_i_const_lambda_2_3818_47_vt_join_q = {i_acl_17_i_const_lambda_2_3818_46_vt_const_63_q, i_acl_18_i_const_lambda_2_3818_47_vt_select_0_b};

    // i_sign_x_0_in_i_const_lambda_2_3818_51_sel_x(BITSELECT,778)@30
    assign i_sign_x_0_in_i_const_lambda_2_3818_51_sel_x_b = i_acl_18_i_const_lambda_2_3818_47_vt_join_q[7:0];

    // i_sign_x_0_in_i_const_lambda_2_3818_51_vt_select_0(BITSELECT,563)@30
    assign i_sign_x_0_in_i_const_lambda_2_3818_51_vt_select_0_b = i_sign_x_0_in_i_const_lambda_2_3818_51_sel_x_b[0:0];

    // i_sign_x_0_in_i_const_lambda_2_3818_51_vt_join(BITJOIN,562)@30
    assign i_sign_x_0_in_i_const_lambda_2_3818_51_vt_join_q = {i_acl_4_i_const_lambda_2_3818_123_vt_const_63_q, i_sign_x_0_in_i_const_lambda_2_3818_51_vt_select_0_b};

    // i_sign_x_0_i_const_lambda_2_3818_53_BitSelect_for_a(BITSELECT,2590)@30
    assign i_sign_x_0_i_const_lambda_2_3818_53_BitSelect_for_a_b = $signed(i_sign_x_0_in_i_const_lambda_2_3818_51_vt_join_q[0:0]);

    // i_sign_x_0_i_const_lambda_2_3818_53_join(BITJOIN,2591)@30
    assign i_sign_x_0_i_const_lambda_2_3818_53_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_sign_x_0_i_const_lambda_2_3818_53_BitSelect_for_a_b};

    // i_sign_x_0_i_const_lambda_2_3818_53_vt_select_0(BITSELECT,559)@30
    assign i_sign_x_0_i_const_lambda_2_3818_53_vt_select_0_b = i_sign_x_0_i_const_lambda_2_3818_53_join_q[0:0];

    // i_sign_x_0_i_const_lambda_2_3818_53_vt_join(BITJOIN,558)@30
    assign i_sign_x_0_i_const_lambda_2_3818_53_vt_join_q = {i_acl_4_i_const_lambda_2_3818_123_vt_const_63_q, i_sign_x_0_i_const_lambda_2_3818_53_vt_select_0_b};

    // i_conv192_i_const_lambda_2_3818_78_sel_x(BITSELECT,699)@30
    assign i_conv192_i_const_lambda_2_3818_78_sel_x_b = {24'b000000000000000000000000, i_sign_x_0_i_const_lambda_2_3818_53_vt_join_q[7:0]};

    // i_conv192_i_const_lambda_2_3818_78_vt_select_0(BITSELECT,339)@30
    assign i_conv192_i_const_lambda_2_3818_78_vt_select_0_b = i_conv192_i_const_lambda_2_3818_78_sel_x_b[0:0];

    // i_conv192_i_const_lambda_2_3818_78_vt_join(BITJOIN,338)@30
    assign i_conv192_i_const_lambda_2_3818_78_vt_join_q = {i_acl_10_i_const_lambda_2_3818_133_vt_const_31_q, i_conv192_i_const_lambda_2_3818_78_vt_select_0_b};

    // i_shl_i_const_lambda_2_3956_0gr_shift_x_fs(BITSHIFT,2698)@30
    assign i_shl_i_const_lambda_2_3956_0gr_shift_x_fs_qint = { i_conv192_i_const_lambda_2_3818_78_vt_join_q, 12'b000000000000 };
    assign i_shl_i_const_lambda_2_3956_0gr_shift_x_fs_q = i_shl_i_const_lambda_2_3956_0gr_shift_x_fs_qint[43:0];

    // i_shl_i_const_lambda_2_3818_79_vt_select_12(BITSELECT,523)@30
    assign i_shl_i_const_lambda_2_3818_79_vt_select_12_in = i_shl_i_const_lambda_2_3956_0gr_shift_x_fs_q[31:0];
    assign i_shl_i_const_lambda_2_3818_79_vt_select_12_b = i_shl_i_const_lambda_2_3818_79_vt_select_12_in[12:12];

    // i_and29_i_const_lambda_2_3818_27_vt_const_11(CONSTANT,209)
    assign i_and29_i_const_lambda_2_3818_27_vt_const_11_q = 12'b000000000000;

    // i_shl_i_const_lambda_2_3818_79_vt_join(BITJOIN,522)@30
    assign i_shl_i_const_lambda_2_3818_79_vt_join_q = {i_and29_i_const_lambda_2_3818_27_vt_const_31_q, i_shl_i_const_lambda_2_3818_79_vt_select_12_b, i_and29_i_const_lambda_2_3818_27_vt_const_11_q};

    // i_or194_i_const_lambda_2_3818_80_BitSelect_for_a(BITSELECT,2571)@30
    assign i_or194_i_const_lambda_2_3818_80_BitSelect_for_a_b = $signed(i_shl_i_const_lambda_2_3818_79_vt_join_q[12:12]);

    // redist43_i_or194_i_const_lambda_2_3818_80_BitSelect_for_a_b_8(DELAY,3367)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist43_i_or194_i_const_lambda_2_3818_80_BitSelect_for_a_b_8 ( .xin(i_or194_i_const_lambda_2_3818_80_BitSelect_for_a_b), .xout(redist43_i_or194_i_const_lambda_2_3818_80_BitSelect_for_a_b_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_13_op_i_const_lambda_2_3818_166_vt_const_31(CONSTANT,73)
    assign i_acl_13_op_i_const_lambda_2_3818_166_vt_const_31_q = 20'b00000000000000000000;

    // c_i32_1_3818_255(CONSTANT,23)
    assign c_i32_1_3818_255_q = 32'b00000000000000000000000000000001;

    // i_and110_i_const_lambda_2_3818_59_vt_const_31(CONSTANT,152)
    assign i_and110_i_const_lambda_2_3818_59_vt_const_31_q = 26'b00000000000000000000000000;

    // i_sub_i14_const_lambda_2_3818_109_vt_const_31(CONSTANT,580)
    assign i_sub_i14_const_lambda_2_3818_109_vt_const_31_q = 18'b000000000000000000;

    // c_i32_63_3818_249(CONSTANT,34)
    assign c_i32_63_3818_249_q = 32'b00000000000000000000000000111111;

    // redist280_i_conv_i_const_lambda_2_3818_20_vt_join_q_1(DELAY,3604)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist280_i_conv_i_const_lambda_2_3818_20_vt_join_q_1_q <= i_conv_i_const_lambda_2_3818_20_vt_join_q;
        end
    end

    // i_acl_19_i_const_lambda_2_3818_48(MUX,101)@27
    assign i_acl_19_i_const_lambda_2_3818_48_s = i_acl_14_i_const_lambda_2_3818_43_q;
    always_comb 
    begin
        unique case (i_acl_19_i_const_lambda_2_3818_48_s)
            1'b0 : i_acl_19_i_const_lambda_2_3818_48_q = redist280_i_conv_i_const_lambda_2_3818_20_vt_join_q_1_q;
            1'b1 : i_acl_19_i_const_lambda_2_3818_48_q = c_i32_1022_3818_240_q;
            default : i_acl_19_i_const_lambda_2_3818_48_q = 32'b0;
        endcase
    end

    // i_acl_19_i_const_lambda_2_3818_48_vt_select_10(BITSELECT,104)@27
    assign i_acl_19_i_const_lambda_2_3818_48_vt_select_10_b = i_acl_19_i_const_lambda_2_3818_48_q[10:0];

    // i_acl_19_i_const_lambda_2_3818_48_vt_join(BITJOIN,103)@27
    assign i_acl_19_i_const_lambda_2_3818_48_vt_join_q = {i_acl_19_i_const_lambda_2_3818_48_vt_const_31_q, i_acl_19_i_const_lambda_2_3818_48_vt_select_10_b};

    // redist291_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_3(DELAY,3615)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist291_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_3_delay_0 <= $unsigned(i_acl_19_i_const_lambda_2_3818_48_vt_join_q);
            redist291_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_3_delay_1 <= redist291_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_3_delay_0;
            redist291_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_3_q <= $signed(redist291_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_3_delay_1);
        end
    end

    // i_or194_i_const_lambda_2_3818_80_BitSelect_for_b(BITSELECT,2572)@30
    assign i_or194_i_const_lambda_2_3818_80_BitSelect_for_b_b = $signed(redist291_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_3_q[10:0]);

    // i_or194_i_const_lambda_2_3818_80_join(BITJOIN,2573)@30
    assign i_or194_i_const_lambda_2_3818_80_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_or194_i_const_lambda_2_3818_80_BitSelect_for_a_b, GND_q, i_or194_i_const_lambda_2_3818_80_BitSelect_for_b_b};

    // i_or194_i_const_lambda_2_3818_80_vt_select_10_bit_select_merged(BITSELECT,3314)@30
    assign i_or194_i_const_lambda_2_3818_80_vt_select_10_bit_select_merged_in = i_or194_i_const_lambda_2_3818_80_join_q[12:0];
    assign i_or194_i_const_lambda_2_3818_80_vt_select_10_bit_select_merged_b = i_or194_i_const_lambda_2_3818_80_vt_select_10_bit_select_merged_in[10:0];
    assign i_or194_i_const_lambda_2_3818_80_vt_select_10_bit_select_merged_c = i_or194_i_const_lambda_2_3818_80_vt_select_10_bit_select_merged_in[12:12];

    // i_or194_i_const_lambda_2_3818_80_vt_join(BITJOIN,423)@30
    assign i_or194_i_const_lambda_2_3818_80_vt_join_q = {i_and29_i_const_lambda_2_3818_27_vt_const_31_q, i_or194_i_const_lambda_2_3818_80_vt_select_10_bit_select_merged_c, GND_q, i_or194_i_const_lambda_2_3818_80_vt_select_10_bit_select_merged_b};

    // i_sub_i14_const_lambda_2_3818_109(ADD,579)@30
    assign i_sub_i14_const_lambda_2_3818_109_a = {1'b0, i_or194_i_const_lambda_2_3818_80_vt_join_q};
    assign i_sub_i14_const_lambda_2_3818_109_b = {1'b0, c_i32_63_3818_249_q};
    assign i_sub_i14_const_lambda_2_3818_109_o = $unsigned(i_sub_i14_const_lambda_2_3818_109_a) + $unsigned(i_sub_i14_const_lambda_2_3818_109_b);
    assign i_sub_i14_const_lambda_2_3818_109_q = i_sub_i14_const_lambda_2_3818_109_o[32:0];

    // bgTrunc_i_sub_i14_const_lambda_2_3818_109_sel_x(BITSELECT,664)@30
    assign bgTrunc_i_sub_i14_const_lambda_2_3818_109_sel_x_b = i_sub_i14_const_lambda_2_3818_109_q[31:0];

    // i_sub_i14_const_lambda_2_3818_109_vt_select_13(BITSELECT,582)@30
    assign i_sub_i14_const_lambda_2_3818_109_vt_select_13_b = bgTrunc_i_sub_i14_const_lambda_2_3818_109_sel_x_b[13:0];

    // i_sub_i14_const_lambda_2_3818_109_vt_join(BITJOIN,581)@30
    assign i_sub_i14_const_lambda_2_3818_109_vt_join_q = {i_sub_i14_const_lambda_2_3818_109_vt_const_31_q, i_sub_i14_const_lambda_2_3818_109_vt_select_13_b};

    // i_and18_i_const_lambda_2_3818_110_BitSelect_for_a(BITSELECT,2513)@30
    assign i_and18_i_const_lambda_2_3818_110_BitSelect_for_a_b = $signed(i_sub_i14_const_lambda_2_3818_109_vt_join_q[5:0]);

    // i_and18_i_const_lambda_2_3818_110_join(BITJOIN,2514)@30
    assign i_and18_i_const_lambda_2_3818_110_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and18_i_const_lambda_2_3818_110_BitSelect_for_a_b};

    // i_and18_i_const_lambda_2_3818_110_vt_select_5(BITSELECT,192)@30
    assign i_and18_i_const_lambda_2_3818_110_vt_select_5_b = i_and18_i_const_lambda_2_3818_110_join_q[5:0];

    // i_and18_i_const_lambda_2_3818_110_vt_join(BITJOIN,191)@30
    assign i_and18_i_const_lambda_2_3818_110_vt_join_q = {i_and110_i_const_lambda_2_3818_59_vt_const_31_q, i_and18_i_const_lambda_2_3818_110_vt_select_5_b};

    // i_and7_i_const_lambda_2_3818_105_BitSelect_for_a(BITSELECT,2537)@30
    assign i_and7_i_const_lambda_2_3818_105_BitSelect_for_a_b = $signed(i_or194_i_const_lambda_2_3818_80_vt_join_q[10:6]);

    // i_and7_i_const_lambda_2_3818_105_join(BITJOIN,2538)@30
    assign i_and7_i_const_lambda_2_3818_105_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and7_i_const_lambda_2_3818_105_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and7_i_const_lambda_2_3818_105_vt_select_10(BITSELECT,283)@30
    assign i_and7_i_const_lambda_2_3818_105_vt_select_10_b = i_and7_i_const_lambda_2_3818_105_join_q[10:6];

    // i_add19_i_const_lambda_2_3818_95_vt_const_63(CONSTANT,127)
    assign i_add19_i_const_lambda_2_3818_95_vt_const_63_q = 6'b000000;

    // i_and7_i_const_lambda_2_3818_105_vt_join(BITJOIN,282)@30
    assign i_and7_i_const_lambda_2_3818_105_vt_join_q = {i_acl_19_i_const_lambda_2_3818_48_vt_const_31_q, i_and7_i_const_lambda_2_3818_105_vt_select_10_b, i_add19_i_const_lambda_2_3818_95_vt_const_63_q};

    // i_cmp_i12_const_lambda_2_3818_106(LOGICAL,308)@30
    assign i_cmp_i12_const_lambda_2_3818_106_q = $unsigned(i_and7_i_const_lambda_2_3818_105_vt_join_q != c_i32_0_3818_245_q ? 1'b1 : 1'b0);

    // i_cond_i13_const_lambda_2_3818_108(MUX,319)@30
    assign i_cond_i13_const_lambda_2_3818_108_s = i_cmp_i12_const_lambda_2_3818_106_q;
    always_comb 
    begin
        unique case (i_cond_i13_const_lambda_2_3818_108_s)
            1'b0 : i_cond_i13_const_lambda_2_3818_108_q = c_i32_0_3818_245_q;
            1'b1 : i_cond_i13_const_lambda_2_3818_108_q = c_i32_63_3818_249_q;
            default : i_cond_i13_const_lambda_2_3818_108_q = 32'b0;
        endcase
    end

    // i_cond_i13_const_lambda_2_3818_108_vt_select_5(BITSELECT,322)@30
    assign i_cond_i13_const_lambda_2_3818_108_vt_select_5_b = i_cond_i13_const_lambda_2_3818_108_q[5:0];

    // i_cond_i13_const_lambda_2_3818_108_vt_join(BITJOIN,321)@30
    assign i_cond_i13_const_lambda_2_3818_108_vt_join_q = {i_and110_i_const_lambda_2_3818_59_vt_const_31_q, i_cond_i13_const_lambda_2_3818_108_vt_select_5_b};

    // i_or_i15_const_lambda_2_3818_111(LOGICAL,442)@30
    assign i_or_i15_const_lambda_2_3818_111_q = i_cond_i13_const_lambda_2_3818_108_vt_join_q | i_and18_i_const_lambda_2_3818_110_vt_join_q;

    // i_or_i15_const_lambda_2_3818_111_vt_select_5(BITSELECT,445)@30
    assign i_or_i15_const_lambda_2_3818_111_vt_select_5_b = i_or_i15_const_lambda_2_3818_111_q[5:0];

    // redist274_i_or_i15_const_lambda_2_3818_111_vt_select_5_b_3(DELAY,3598)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist274_i_or_i15_const_lambda_2_3818_111_vt_select_5_b_3_delay_0 <= $unsigned(i_or_i15_const_lambda_2_3818_111_vt_select_5_b);
            redist274_i_or_i15_const_lambda_2_3818_111_vt_select_5_b_3_delay_1 <= redist274_i_or_i15_const_lambda_2_3818_111_vt_select_5_b_3_delay_0;
            redist274_i_or_i15_const_lambda_2_3818_111_vt_select_5_b_3_q <= $signed(redist274_i_or_i15_const_lambda_2_3818_111_vt_select_5_b_3_delay_1);
        end
    end

    // i_or_i15_const_lambda_2_3818_111_vt_join(BITJOIN,444)@33
    assign i_or_i15_const_lambda_2_3818_111_vt_join_q = {i_and110_i_const_lambda_2_3818_59_vt_const_31_q, redist274_i_or_i15_const_lambda_2_3818_111_vt_select_5_b_3_q};

    // redist292_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_6(DELAY,3616)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist292_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_6_delay_0 <= $unsigned(redist291_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_3_q);
            redist292_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_6_delay_1 <= redist292_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_6_delay_0;
            redist292_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_6_q <= $signed(redist292_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_6_delay_1);
        end
    end

    // i_cmp16_i_const_lambda_2_3818_103(LOGICAL,299)@33
    assign i_cmp16_i_const_lambda_2_3818_103_q = $unsigned(redist292_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_6_q == c_i32_0_3818_245_q ? 1'b1 : 1'b0);

    // i_i16_const_lambda_2_3818_113(MUX,395)@33
    assign i_i16_const_lambda_2_3818_113_s = i_cmp16_i_const_lambda_2_3818_103_q;
    always_comb 
    begin
        unique case (i_i16_const_lambda_2_3818_113_s)
            1'b0 : i_i16_const_lambda_2_3818_113_q = i_or_i15_const_lambda_2_3818_111_vt_join_q;
            1'b1 : i_i16_const_lambda_2_3818_113_q = c_i32_0_3818_245_q;
            default : i_i16_const_lambda_2_3818_113_q = 32'b0;
        endcase
    end

    // i_i16_const_lambda_2_3818_113_vt_select_5(BITSELECT,398)@33
    assign i_i16_const_lambda_2_3818_113_vt_select_5_b = i_i16_const_lambda_2_3818_113_q[5:0];

    // redist276_i_i16_const_lambda_2_3818_113_vt_select_5_b_2(DELAY,3600)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist276_i_i16_const_lambda_2_3818_113_vt_select_5_b_2_delay_0 <= $unsigned(i_i16_const_lambda_2_3818_113_vt_select_5_b);
            redist276_i_i16_const_lambda_2_3818_113_vt_select_5_b_2_q <= $signed(redist276_i_i16_const_lambda_2_3818_113_vt_select_5_b_2_delay_0);
        end
    end

    // i_i16_const_lambda_2_3818_113_vt_join(BITJOIN,397)@35
    assign i_i16_const_lambda_2_3818_113_vt_join_q = {i_and110_i_const_lambda_2_3818_59_vt_const_31_q, redist276_i_i16_const_lambda_2_3818_113_vt_select_5_b_2_q};

    // i_acl_17_i25_const_lambda_2_3818_164_vt_const_63(CONSTANT,90)
    assign i_acl_17_i25_const_lambda_2_3818_164_vt_const_63_q = 5'b00000;

    // c_i64_72057594037927935_3818_236(CONSTANT,57)
    assign c_i64_72057594037927935_3818_236_q = 64'b0000000011111111111111111111111111111111111111111111111111111111;

    // leftShiftStage1Idx3Pad48_uid2643_i_shl50_i_const_lambda_2_4060_0gr_shift_x(CONSTANT,2642)
    assign leftShiftStage1Idx3Pad48_uid2643_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = 48'b000000000000000000000000000000000000000000000000;

    // rightShiftStage2Idx3Rng48_uid2827_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITSELECT,2826)@30
    assign rightShiftStage2Idx3Rng48_uid2827_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b = $signed(rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q[63:48]);

    // rightShiftStage2Idx3_uid2829_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITJOIN,2828)@30
    assign rightShiftStage2Idx3_uid2829_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = {leftShiftStage1Idx3Pad48_uid2643_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q, rightShiftStage2Idx3Rng48_uid2827_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b};

    // rightShiftStage2Idx2Rng32_uid2824_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITSELECT,2823)@30
    assign rightShiftStage2Idx2Rng32_uid2824_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b = $signed(rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q[63:32]);

    // rightShiftStage2Idx2_uid2826_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITJOIN,2825)@30
    assign rightShiftStage2Idx2_uid2826_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = {c_i32_0_3818_245_q, rightShiftStage2Idx2Rng32_uid2824_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b};

    // zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(CONSTANT,2256)
    assign zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 16'b0000000000000000;

    // rightShiftStage2Idx1Rng16_uid2821_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITSELECT,2820)@30
    assign rightShiftStage2Idx1Rng16_uid2821_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b = $signed(rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q[63:16]);

    // rightShiftStage2Idx1_uid2823_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITJOIN,2822)@30
    assign rightShiftStage2Idx1_uid2823_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = {zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, rightShiftStage2Idx1Rng16_uid2821_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b};

    // rightShiftStage1Idx3Rng12_uid2816_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITSELECT,2815)@30
    assign rightShiftStage1Idx3Rng12_uid2816_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b = $signed(rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q[63:12]);

    // rightShiftStage1Idx3_uid2818_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITJOIN,2817)@30
    assign rightShiftStage1Idx3_uid2818_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = {i_and29_i_const_lambda_2_3818_27_vt_const_11_q, rightShiftStage1Idx3Rng12_uid2816_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b};

    // rightShiftStage1Idx2Rng8_uid2813_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITSELECT,2812)@30
    assign rightShiftStage1Idx2Rng8_uid2813_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b = $signed(rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q[63:8]);

    // rightShiftStage1Idx2_uid2815_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITJOIN,2814)@30
    assign rightShiftStage1Idx2_uid2815_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, rightShiftStage1Idx2Rng8_uid2813_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b};

    // rightShiftStage1Idx1Rng4_uid2810_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITSELECT,2809)@30
    assign rightShiftStage1Idx1Rng4_uid2810_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b = $signed(rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q[63:4]);

    // rightShiftStage1Idx1_uid2812_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITJOIN,2811)@30
    assign rightShiftStage1Idx1_uid2812_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = {i_and122_i_const_lambda_2_3818_63_vt_const_3_q, rightShiftStage1Idx1Rng4_uid2810_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b};

    // rightShiftStage0Idx3Rng3_uid2805_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITSELECT,2804)@30
    assign rightShiftStage0Idx3Rng3_uid2805_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b = $signed(rightShiftStage2_uid2794_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q[63:3]);

    // rightShiftStage0Idx3_uid2807_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITJOIN,2806)@30
    assign rightShiftStage0Idx3_uid2807_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q, rightShiftStage0Idx3Rng3_uid2805_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b};

    // i_add_i_const_lambda_2_3818_94_vt_const_2(CONSTANT,135)
    assign i_add_i_const_lambda_2_3818_94_vt_const_2_q = 2'b00;

    // rightShiftStage0Idx2Rng2_uid2802_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITSELECT,2801)@30
    assign rightShiftStage0Idx2Rng2_uid2802_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b = $signed(rightShiftStage2_uid2794_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q[63:2]);

    // rightShiftStage0Idx2_uid2804_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITJOIN,2803)@30
    assign rightShiftStage0Idx2_uid2804_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = {i_add_i_const_lambda_2_3818_94_vt_const_2_q, rightShiftStage0Idx2Rng2_uid2802_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b};

    // rightShiftStage0Idx1Rng1_uid2799_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITSELECT,2798)@30
    assign rightShiftStage0Idx1Rng1_uid2799_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b = $signed(rightShiftStage2_uid2794_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q[63:1]);

    // rightShiftStage0Idx1_uid2801_i_shr185_i_const_lambda_2_3950_0gr_shift_x(BITJOIN,2800)@30
    assign rightShiftStage0Idx1_uid2801_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid2799_i_shr185_i_const_lambda_2_3950_0gr_shift_x_b};

    // rightShiftStage2Idx1Rng32_uid2790_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITSELECT,2789)@30
    assign rightShiftStage2Idx1Rng32_uid2790_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b = $signed(rightShiftStage1_uid2789_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q[63:32]);

    // rightShiftStage2Idx1_uid2792_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITJOIN,2791)@30
    assign rightShiftStage2Idx1_uid2792_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = {c_i32_0_3818_245_q, rightShiftStage2Idx1Rng32_uid2790_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b};

    // i_and2_i_i_const_lambda_2_3818_117_vt_const_23(CONSTANT,218)
    assign i_and2_i_i_const_lambda_2_3818_117_vt_const_23_q = 24'b000000000000000000000000;

    // rightShiftStage1Idx3Rng24_uid2785_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITSELECT,2784)@30
    assign rightShiftStage1Idx3Rng24_uid2785_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b = $signed(rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q[63:24]);

    // rightShiftStage1Idx3_uid2787_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITJOIN,2786)@30
    assign rightShiftStage1Idx3_uid2787_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = {i_and2_i_i_const_lambda_2_3818_117_vt_const_23_q, rightShiftStage1Idx3Rng24_uid2785_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b};

    // rightShiftStage1Idx2Rng16_uid2782_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITSELECT,2781)@30
    assign rightShiftStage1Idx2Rng16_uid2782_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b = $signed(rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q[63:16]);

    // rightShiftStage1Idx2_uid2784_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITJOIN,2783)@30
    assign rightShiftStage1Idx2_uid2784_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = {zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, rightShiftStage1Idx2Rng16_uid2782_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b};

    // rightShiftStage1Idx1Rng8_uid2779_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITSELECT,2778)@30
    assign rightShiftStage1Idx1Rng8_uid2779_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b = $signed(rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q[63:8]);

    // rightShiftStage1Idx1_uid2781_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITJOIN,2780)@30
    assign rightShiftStage1Idx1_uid2781_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, rightShiftStage1Idx1Rng8_uid2779_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b};

    // rightShiftStage0Idx3Rng6_uid2774_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITSELECT,2773)@29
    assign rightShiftStage0Idx3Rng6_uid2774_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b = $signed(i_shr159_i_const_lambda_2_3818_71_vt_join_q[63:6]);

    // rightShiftStage0Idx3_uid2776_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITJOIN,2775)@29
    assign rightShiftStage0Idx3_uid2776_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = {i_add19_i_const_lambda_2_3818_95_vt_const_63_q, rightShiftStage0Idx3Rng6_uid2774_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b};

    // rightShiftStage0Idx2Rng4_uid2771_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITSELECT,2770)@29
    assign rightShiftStage0Idx2Rng4_uid2771_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b = $signed(i_shr159_i_const_lambda_2_3818_71_vt_join_q[63:4]);

    // rightShiftStage0Idx2_uid2773_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITJOIN,2772)@29
    assign rightShiftStage0Idx2_uid2773_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = {i_and122_i_const_lambda_2_3818_63_vt_const_3_q, rightShiftStage0Idx2Rng4_uid2771_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b};

    // rightShiftStage0Idx1Rng2_uid2768_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITSELECT,2767)@29
    assign rightShiftStage0Idx1Rng2_uid2768_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b = $signed(i_shr159_i_const_lambda_2_3818_71_vt_join_q[63:2]);

    // rightShiftStage0Idx1_uid2770_i_shr172_i_const_lambda_2_3943_0gr_shift_x(BITJOIN,2769)@29
    assign rightShiftStage0Idx1_uid2770_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = {i_add_i_const_lambda_2_3818_94_vt_const_2_q, rightShiftStage0Idx1Rng2_uid2768_i_shr172_i_const_lambda_2_3943_0gr_shift_x_b};

    // rightShiftStage1Idx3Rng48_uid2760_i_shr159_i_const_lambda_2_3936_0gr_shift_x(BITSELECT,2759)@29
    assign rightShiftStage1Idx3Rng48_uid2760_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b = $signed(rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q[63:48]);

    // rightShiftStage1Idx3_uid2762_i_shr159_i_const_lambda_2_3936_0gr_shift_x(BITJOIN,2761)@29
    assign rightShiftStage1Idx3_uid2762_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = {leftShiftStage1Idx3Pad48_uid2643_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q, rightShiftStage1Idx3Rng48_uid2760_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b};

    // rightShiftStage1Idx2Rng32_uid2757_i_shr159_i_const_lambda_2_3936_0gr_shift_x(BITSELECT,2756)@29
    assign rightShiftStage1Idx2Rng32_uid2757_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b = $signed(rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q[63:32]);

    // rightShiftStage1Idx2_uid2759_i_shr159_i_const_lambda_2_3936_0gr_shift_x(BITJOIN,2758)@29
    assign rightShiftStage1Idx2_uid2759_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = {c_i32_0_3818_245_q, rightShiftStage1Idx2Rng32_uid2757_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b};

    // rightShiftStage1Idx1Rng16_uid2754_i_shr159_i_const_lambda_2_3936_0gr_shift_x(BITSELECT,2753)@29
    assign rightShiftStage1Idx1Rng16_uid2754_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b = $signed(rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q[63:16]);

    // rightShiftStage1Idx1_uid2756_i_shr159_i_const_lambda_2_3936_0gr_shift_x(BITJOIN,2755)@29
    assign rightShiftStage1Idx1_uid2756_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = {zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, rightShiftStage1Idx1Rng16_uid2754_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b};

    // rightShiftStage0Idx3Rng12_uid2749_i_shr159_i_const_lambda_2_3936_0gr_shift_x(BITSELECT,2748)@29
    assign rightShiftStage0Idx3Rng12_uid2749_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b = $signed(i_shr146_i_const_lambda_2_3818_68_vt_join_q[63:12]);

    // rightShiftStage0Idx3_uid2751_i_shr159_i_const_lambda_2_3936_0gr_shift_x(BITJOIN,2750)@29
    assign rightShiftStage0Idx3_uid2751_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = {i_and29_i_const_lambda_2_3818_27_vt_const_11_q, rightShiftStage0Idx3Rng12_uid2749_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b};

    // rightShiftStage0Idx2Rng8_uid2746_i_shr159_i_const_lambda_2_3936_0gr_shift_x(BITSELECT,2745)@29
    assign rightShiftStage0Idx2Rng8_uid2746_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b = $signed(i_shr146_i_const_lambda_2_3818_68_vt_join_q[63:8]);

    // rightShiftStage0Idx2_uid2748_i_shr159_i_const_lambda_2_3936_0gr_shift_x(BITJOIN,2747)@29
    assign rightShiftStage0Idx2_uid2748_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, rightShiftStage0Idx2Rng8_uid2746_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b};

    // rightShiftStage0Idx1Rng4_uid2743_i_shr159_i_const_lambda_2_3936_0gr_shift_x(BITSELECT,2742)@29
    assign rightShiftStage0Idx1Rng4_uid2743_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b = $signed(i_shr146_i_const_lambda_2_3818_68_vt_join_q[63:4]);

    // rightShiftStage0Idx1_uid2745_i_shr159_i_const_lambda_2_3936_0gr_shift_x(BITJOIN,2744)@29
    assign rightShiftStage0Idx1_uid2745_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = {i_and122_i_const_lambda_2_3818_63_vt_const_3_q, rightShiftStage0Idx1Rng4_uid2743_i_shr159_i_const_lambda_2_3936_0gr_shift_x_b};

    // rightShiftStage1Idx1Rng32_uid2735_i_shr146_i_const_lambda_2_3929_0gr_shift_x(BITSELECT,2734)@29
    assign rightShiftStage1Idx1Rng32_uid2735_i_shr146_i_const_lambda_2_3929_0gr_shift_x_b = $signed(rightShiftStage0_uid2734_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q[63:32]);

    // rightShiftStage1Idx1_uid2737_i_shr146_i_const_lambda_2_3929_0gr_shift_x(BITJOIN,2736)@29
    assign rightShiftStage1Idx1_uid2737_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q = {c_i32_0_3818_245_q, rightShiftStage1Idx1Rng32_uid2735_i_shr146_i_const_lambda_2_3929_0gr_shift_x_b};

    // rightShiftStage0Idx3Rng24_uid2730_i_shr146_i_const_lambda_2_3929_0gr_shift_x(BITSELECT,2729)@29
    assign rightShiftStage0Idx3Rng24_uid2730_i_shr146_i_const_lambda_2_3929_0gr_shift_x_b = $signed(i_shr133_i_const_lambda_2_3818_65_vt_join_q[63:24]);

    // rightShiftStage0Idx3_uid2732_i_shr146_i_const_lambda_2_3929_0gr_shift_x(BITJOIN,2731)@29
    assign rightShiftStage0Idx3_uid2732_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q = {i_and2_i_i_const_lambda_2_3818_117_vt_const_23_q, rightShiftStage0Idx3Rng24_uid2730_i_shr146_i_const_lambda_2_3929_0gr_shift_x_b};

    // rightShiftStage0Idx2Rng16_uid2727_i_shr146_i_const_lambda_2_3929_0gr_shift_x(BITSELECT,2726)@29
    assign rightShiftStage0Idx2Rng16_uid2727_i_shr146_i_const_lambda_2_3929_0gr_shift_x_b = $signed(i_shr133_i_const_lambda_2_3818_65_vt_join_q[63:16]);

    // rightShiftStage0Idx2_uid2729_i_shr146_i_const_lambda_2_3929_0gr_shift_x(BITJOIN,2728)@29
    assign rightShiftStage0Idx2_uid2729_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q = {zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, rightShiftStage0Idx2Rng16_uid2727_i_shr146_i_const_lambda_2_3929_0gr_shift_x_b};

    // rightShiftStage0Idx1Rng8_uid2724_i_shr146_i_const_lambda_2_3929_0gr_shift_x(BITSELECT,2723)@29
    assign rightShiftStage0Idx1Rng8_uid2724_i_shr146_i_const_lambda_2_3929_0gr_shift_x_b = $signed(i_shr133_i_const_lambda_2_3818_65_vt_join_q[63:8]);

    // rightShiftStage0Idx1_uid2726_i_shr146_i_const_lambda_2_3929_0gr_shift_x(BITJOIN,2725)@29
    assign rightShiftStage0Idx1_uid2726_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, rightShiftStage0Idx1Rng8_uid2724_i_shr146_i_const_lambda_2_3929_0gr_shift_x_b};

    // rightShiftStage0Idx3Rng48_uid2716_i_shr133_i_const_lambda_2_3922_0gr_shift_x(BITSELECT,2715)@28
    assign rightShiftStage0Idx3Rng48_uid2716_i_shr133_i_const_lambda_2_3922_0gr_shift_x_b = $signed(i_shr121_i_const_lambda_2_3818_62_vt_join_q[63:48]);

    // rightShiftStage0Idx3_uid2718_i_shr133_i_const_lambda_2_3922_0gr_shift_x(BITJOIN,2717)@28
    assign rightShiftStage0Idx3_uid2718_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q = {leftShiftStage1Idx3Pad48_uid2643_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q, rightShiftStage0Idx3Rng48_uid2716_i_shr133_i_const_lambda_2_3922_0gr_shift_x_b};

    // rightShiftStage0Idx2Rng32_uid2713_i_shr133_i_const_lambda_2_3922_0gr_shift_x(BITSELECT,2712)@28
    assign rightShiftStage0Idx2Rng32_uid2713_i_shr133_i_const_lambda_2_3922_0gr_shift_x_b = $signed(i_shr121_i_const_lambda_2_3818_62_vt_join_q[63:32]);

    // rightShiftStage0Idx2_uid2715_i_shr133_i_const_lambda_2_3922_0gr_shift_x(BITJOIN,2714)@28
    assign rightShiftStage0Idx2_uid2715_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q = {c_i32_0_3818_245_q, rightShiftStage0Idx2Rng32_uid2713_i_shr133_i_const_lambda_2_3922_0gr_shift_x_b};

    // rightShiftStage0Idx1Rng16_uid2710_i_shr133_i_const_lambda_2_3922_0gr_shift_x(BITSELECT,2709)@28
    assign rightShiftStage0Idx1Rng16_uid2710_i_shr133_i_const_lambda_2_3922_0gr_shift_x_b = $signed(i_shr121_i_const_lambda_2_3818_62_vt_join_q[63:16]);

    // rightShiftStage0Idx1_uid2712_i_shr133_i_const_lambda_2_3922_0gr_shift_x(BITJOIN,2711)@28
    assign rightShiftStage0Idx1_uid2712_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q = {zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, rightShiftStage0Idx1Rng16_uid2710_i_shr133_i_const_lambda_2_3922_0gr_shift_x_b};

    // rightShiftStage0Idx1Rng32_uid2702_i_shr121_i_const_lambda_2_3915_0gr_shift_x(BITSELECT,2701)@28
    assign rightShiftStage0Idx1Rng32_uid2702_i_shr121_i_const_lambda_2_3915_0gr_shift_x_b = $signed(i_acl_15_i_const_lambda_2_3818_44_vt_join_q[63:32]);

    // rightShiftStage0Idx1_uid2704_i_shr121_i_const_lambda_2_3915_0gr_shift_x(BITJOIN,2703)@28
    assign rightShiftStage0Idx1_uid2704_i_shr121_i_const_lambda_2_3915_0gr_shift_x_q = {c_i32_0_3818_245_q, rightShiftStage0Idx1Rng32_uid2702_i_shr121_i_const_lambda_2_3915_0gr_shift_x_b};

    // i_and8_i_const_lambda_2_3818_18_BitSelect_for_a(BITSELECT,2539)@26
    assign i_and8_i_const_lambda_2_3818_18_BitSelect_for_a_b = $signed(i_shl_i9_const_lambda_2_3818_13_vt_join_q[55:3]);

    // redist44_i_and8_i_const_lambda_2_3818_18_BitSelect_for_a_b_2(DELAY,3368)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist44_i_and8_i_const_lambda_2_3818_18_BitSelect_for_a_b_2_delay_0 <= $unsigned(i_and8_i_const_lambda_2_3818_18_BitSelect_for_a_b);
            redist44_i_and8_i_const_lambda_2_3818_18_BitSelect_for_a_b_2_q <= $signed(redist44_i_and8_i_const_lambda_2_3818_18_BitSelect_for_a_b_2_delay_0);
        end
    end

    // i_and8_i_const_lambda_2_3818_18_join(BITJOIN,2540)@28
    assign i_and8_i_const_lambda_2_3818_18_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, redist44_i_and8_i_const_lambda_2_3818_18_BitSelect_for_a_b_2_q, GND_q, GND_q, GND_q};

    // i_and8_i_const_lambda_2_3818_18_vt_select_55(BITSELECT,288)@28
    assign i_and8_i_const_lambda_2_3818_18_vt_select_55_b = i_and8_i_const_lambda_2_3818_18_join_q[55:3];

    // i_and8_i_const_lambda_2_3818_18_vt_join(BITJOIN,287)@28
    assign i_and8_i_const_lambda_2_3818_18_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, i_and8_i_const_lambda_2_3818_18_vt_select_55_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // c_i64_36028797018963968_3818_246(CONSTANT,49)
    assign c_i64_36028797018963968_3818_246_q = 64'b0000000010000000000000000000000000000000000000000000000000000000;

    // i_acl_15_i_const_lambda_2_3818_44(MUX,78)@28
    assign i_acl_15_i_const_lambda_2_3818_44_s = redist294_i_acl_14_i_const_lambda_2_3818_43_q_2_q;
    always_comb 
    begin
        unique case (i_acl_15_i_const_lambda_2_3818_44_s)
            1'b0 : i_acl_15_i_const_lambda_2_3818_44_q = c_i64_36028797018963968_3818_246_q;
            1'b1 : i_acl_15_i_const_lambda_2_3818_44_q = i_and8_i_const_lambda_2_3818_18_vt_join_q;
            default : i_acl_15_i_const_lambda_2_3818_44_q = 64'b0;
        endcase
    end

    // i_acl_15_i_const_lambda_2_3818_44_vt_select_55(BITSELECT,82)@28
    assign i_acl_15_i_const_lambda_2_3818_44_vt_select_55_b = i_acl_15_i_const_lambda_2_3818_44_q[55:3];

    // i_acl_15_i_const_lambda_2_3818_44_vt_join(BITJOIN,81)@28
    assign i_acl_15_i_const_lambda_2_3818_44_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, i_acl_15_i_const_lambda_2_3818_44_vt_select_55_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // i_sh_prom_i19_const_lambda_2_3818_142_vt_const_63(CONSTANT,486)
    assign i_sh_prom_i19_const_lambda_2_3818_142_vt_const_63_q = 58'b0000000000000000000000000000000000000000000000000000000000;

    // i_acl_20_i_const_lambda_2_3818_49(MUX,105)@27
    assign i_acl_20_i_const_lambda_2_3818_49_s = i_acl_14_i_const_lambda_2_3818_43_q;
    always_comb 
    begin
        unique case (i_acl_20_i_const_lambda_2_3818_49_s)
            1'b0 : i_acl_20_i_const_lambda_2_3818_49_q = c_i32_1022_3818_240_q;
            1'b1 : i_acl_20_i_const_lambda_2_3818_49_q = redist280_i_conv_i_const_lambda_2_3818_20_vt_join_q_1_q;
            default : i_acl_20_i_const_lambda_2_3818_49_q = 32'b0;
        endcase
    end

    // i_acl_20_i_const_lambda_2_3818_49_vt_select_10(BITSELECT,108)@27
    assign i_acl_20_i_const_lambda_2_3818_49_vt_select_10_b = i_acl_20_i_const_lambda_2_3818_49_q[10:0];

    // i_acl_20_i_const_lambda_2_3818_49_vt_join(BITJOIN,107)@27
    assign i_acl_20_i_const_lambda_2_3818_49_vt_join_q = {i_acl_19_i_const_lambda_2_3818_48_vt_const_31_q, i_acl_20_i_const_lambda_2_3818_49_vt_select_10_b};

    // i_sub105_i_const_lambda_2_3818_54(SUB,572)@27
    assign i_sub105_i_const_lambda_2_3818_54_a = $unsigned({1'b0, i_acl_19_i_const_lambda_2_3818_48_vt_join_q});
    assign i_sub105_i_const_lambda_2_3818_54_b = $unsigned({1'b0, i_acl_20_i_const_lambda_2_3818_49_vt_join_q});
    assign i_sub105_i_const_lambda_2_3818_54_o = $unsigned($signed(i_sub105_i_const_lambda_2_3818_54_a) - $signed(i_sub105_i_const_lambda_2_3818_54_b));
    assign i_sub105_i_const_lambda_2_3818_54_q = $signed(i_sub105_i_const_lambda_2_3818_54_o[32:0]);

    // bgTrunc_i_sub105_i_const_lambda_2_3818_54_sel_x(BITSELECT,662)@27
    assign bgTrunc_i_sub105_i_const_lambda_2_3818_54_sel_x_b = $unsigned(i_sub105_i_const_lambda_2_3818_54_q[31:0]);

    // i_and108_i_const_lambda_2_3818_55_BitSelect_for_a_bit_select_merged(BITSELECT,3270)@27
    assign i_and108_i_const_lambda_2_3818_55_BitSelect_for_a_bit_select_merged_in = bgTrunc_i_sub105_i_const_lambda_2_3818_54_sel_x_b[10:0];
    assign i_and108_i_const_lambda_2_3818_55_BitSelect_for_a_bit_select_merged_b = $signed(i_and108_i_const_lambda_2_3818_55_BitSelect_for_a_bit_select_merged_in[10:6]);
    assign i_and108_i_const_lambda_2_3818_55_BitSelect_for_a_bit_select_merged_c = $signed(i_and108_i_const_lambda_2_3818_55_BitSelect_for_a_bit_select_merged_in[5:0]);

    // i_diff_0_in_op_i_const_lambda_2_3818_58_join(BITJOIN,2555)@27
    assign i_diff_0_in_op_i_const_lambda_2_3818_58_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and108_i_const_lambda_2_3818_55_BitSelect_for_a_bit_select_merged_c};

    // i_diff_0_in_op_i_const_lambda_2_3818_58_vt_select_5(BITSELECT,381)@27
    assign i_diff_0_in_op_i_const_lambda_2_3818_58_vt_select_5_b = i_diff_0_in_op_i_const_lambda_2_3818_58_join_q[5:0];

    // redist278_i_diff_0_in_op_i_const_lambda_2_3818_58_vt_select_5_b_1(DELAY,3602)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist278_i_diff_0_in_op_i_const_lambda_2_3818_58_vt_select_5_b_1_q <= i_diff_0_in_op_i_const_lambda_2_3818_58_vt_select_5_b;
        end
    end

    // i_diff_0_in_op_i_const_lambda_2_3818_58_vt_join(BITJOIN,380)@28
    assign i_diff_0_in_op_i_const_lambda_2_3818_58_vt_join_q = {i_and110_i_const_lambda_2_3818_59_vt_const_31_q, redist278_i_diff_0_in_op_i_const_lambda_2_3818_58_vt_select_5_b_1_q};

    // i_and108_i_const_lambda_2_3818_55_join(BITJOIN,2498)@27
    assign i_and108_i_const_lambda_2_3818_55_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and108_i_const_lambda_2_3818_55_BitSelect_for_a_bit_select_merged_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and108_i_const_lambda_2_3818_55_vt_select_10(BITSELECT,145)@27
    assign i_and108_i_const_lambda_2_3818_55_vt_select_10_b = i_and108_i_const_lambda_2_3818_55_join_q[10:6];

    // redist289_i_and108_i_const_lambda_2_3818_55_vt_select_10_b_1(DELAY,3613)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist289_i_and108_i_const_lambda_2_3818_55_vt_select_10_b_1_q <= i_and108_i_const_lambda_2_3818_55_vt_select_10_b;
        end
    end

    // i_and108_i_const_lambda_2_3818_55_vt_join(BITJOIN,144)@28
    assign i_and108_i_const_lambda_2_3818_55_vt_join_q = {i_acl_19_i_const_lambda_2_3818_48_vt_const_31_q, redist289_i_and108_i_const_lambda_2_3818_55_vt_select_10_b_1_q, i_add19_i_const_lambda_2_3818_95_vt_const_63_q};

    // i_tobool109_i_const_lambda_2_3818_56(LOGICAL,588)@28
    assign i_tobool109_i_const_lambda_2_3818_56_q = $unsigned(i_and108_i_const_lambda_2_3818_55_vt_join_q != c_i32_0_3818_245_q ? 1'b1 : 1'b0);

    // i_and110_i_const_lambda_2_3818_59(MUX,151)@28
    assign i_and110_i_const_lambda_2_3818_59_s = i_tobool109_i_const_lambda_2_3818_56_q;
    always_comb 
    begin
        unique case (i_and110_i_const_lambda_2_3818_59_s)
            1'b0 : i_and110_i_const_lambda_2_3818_59_q = i_diff_0_in_op_i_const_lambda_2_3818_58_vt_join_q;
            1'b1 : i_and110_i_const_lambda_2_3818_59_q = c_i32_63_3818_249_q;
            default : i_and110_i_const_lambda_2_3818_59_q = 32'b0;
        endcase
    end

    // i_and110_i_const_lambda_2_3818_59_vt_select_5(BITSELECT,154)@28
    assign i_and110_i_const_lambda_2_3818_59_vt_select_5_b = i_and110_i_const_lambda_2_3818_59_q[5:0];

    // i_and110_i_const_lambda_2_3818_59_vt_join(BITJOIN,153)@28
    assign i_and110_i_const_lambda_2_3818_59_vt_join_q = {i_and110_i_const_lambda_2_3818_59_vt_const_31_q, i_and110_i_const_lambda_2_3818_59_vt_select_5_b};

    // i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged(BITSELECT,3262)@28
    assign i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_in = i_and110_i_const_lambda_2_3818_59_vt_join_q[5:0];
    assign i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_b = $signed(i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_in[5:5]);
    assign i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_c = $signed(i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_in[4:4]);
    assign i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_d = $signed(i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_in[3:3]);
    assign i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_e = $signed(i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_in[2:2]);
    assign i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_f = $signed(i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_in[1:1]);
    assign i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_g = $signed(i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_in[0:0]);

    // i_and111_i_const_lambda_2_3818_60_join(BITJOIN,2502)@28
    assign i_and111_i_const_lambda_2_3818_60_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_b, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and111_i_const_lambda_2_3818_60_vt_select_5(BITSELECT,159)@28
    assign i_and111_i_const_lambda_2_3818_60_vt_select_5_b = i_and111_i_const_lambda_2_3818_60_join_q[5:5];

    // i_and111_i_const_lambda_2_3818_60_vt_join(BITJOIN,158)@28
    assign i_and111_i_const_lambda_2_3818_60_vt_join_q = {i_and110_i_const_lambda_2_3818_59_vt_const_31_q, i_and111_i_const_lambda_2_3818_60_vt_select_5_b, i_acl_17_i25_const_lambda_2_3818_164_vt_const_63_q};

    // i_sh_prom_i_const_lambda_2_3818_61_sel_x(BITSELECT,712)@28
    assign i_sh_prom_i_const_lambda_2_3818_61_sel_x_b = {32'b00000000000000000000000000000000, i_and111_i_const_lambda_2_3818_60_vt_join_q[31:0]};

    // i_sh_prom_i_const_lambda_2_3818_61_vt_select_5(BITSELECT,493)@28
    assign i_sh_prom_i_const_lambda_2_3818_61_vt_select_5_b = i_sh_prom_i_const_lambda_2_3818_61_sel_x_b[5:5];

    // i_sh_prom_i_const_lambda_2_3818_61_vt_join(BITJOIN,492)@28
    assign i_sh_prom_i_const_lambda_2_3818_61_vt_join_q = {i_sh_prom_i19_const_lambda_2_3818_142_vt_const_63_q, i_sh_prom_i_const_lambda_2_3818_61_vt_select_5_b, i_acl_17_i25_const_lambda_2_3818_164_vt_const_63_q};

    // i_shr121_i_const_lambda_2_3915_0gr_shift_narrow_x(BITSELECT,735)@28
    assign i_shr121_i_const_lambda_2_3915_0gr_shift_narrow_x_b = i_sh_prom_i_const_lambda_2_3818_61_vt_join_q[5:0];

    // rightShiftStageSel5Dto5_uid2705_i_shr121_i_const_lambda_2_3915_0gr_shift_x(BITSELECT,2704)@28
    assign rightShiftStageSel5Dto5_uid2705_i_shr121_i_const_lambda_2_3915_0gr_shift_x_b = $signed(i_shr121_i_const_lambda_2_3915_0gr_shift_narrow_x_b[5:5]);

    // rightShiftStage0_uid2706_i_shr121_i_const_lambda_2_3915_0gr_shift_x(MUX,2705)@28
    assign rightShiftStage0_uid2706_i_shr121_i_const_lambda_2_3915_0gr_shift_x_s = rightShiftStageSel5Dto5_uid2705_i_shr121_i_const_lambda_2_3915_0gr_shift_x_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid2706_i_shr121_i_const_lambda_2_3915_0gr_shift_x_s)
            1'b0 : rightShiftStage0_uid2706_i_shr121_i_const_lambda_2_3915_0gr_shift_x_q = i_acl_15_i_const_lambda_2_3818_44_vt_join_q;
            1'b1 : rightShiftStage0_uid2706_i_shr121_i_const_lambda_2_3915_0gr_shift_x_q = rightShiftStage0Idx1_uid2704_i_shr121_i_const_lambda_2_3915_0gr_shift_x_q;
            default : rightShiftStage0_uid2706_i_shr121_i_const_lambda_2_3915_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_shr121_i_const_lambda_2_3818_62_vt_select_55(BITSELECT,526)@28
    assign i_shr121_i_const_lambda_2_3818_62_vt_select_55_b = rightShiftStage0_uid2706_i_shr121_i_const_lambda_2_3915_0gr_shift_x_q[55:0];

    // i_shr121_i_const_lambda_2_3818_62_vt_join(BITJOIN,525)@28
    assign i_shr121_i_const_lambda_2_3818_62_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, i_shr121_i_const_lambda_2_3818_62_vt_select_55_b};

    // i_sh_prom132_i_const_lambda_2_3818_64_vt_const_63(CONSTANT,453)
    assign i_sh_prom132_i_const_lambda_2_3818_64_vt_const_63_q = 59'b00000000000000000000000000000000000000000000000000000000000;

    // i_acl_5_i_const_lambda_2_3818_128_vt_const_31(CONSTANT,115)
    assign i_acl_5_i_const_lambda_2_3818_128_vt_const_31_q = 27'b000000000000000000000000000;

    // i_and122_i_const_lambda_2_3818_63_join(BITJOIN,2504)@28
    assign i_and122_i_const_lambda_2_3818_63_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_c, GND_q, GND_q, GND_q, GND_q};

    // i_and122_i_const_lambda_2_3818_63_vt_select_4(BITSELECT,164)@28
    assign i_and122_i_const_lambda_2_3818_63_vt_select_4_b = i_and122_i_const_lambda_2_3818_63_join_q[4:4];

    // i_and122_i_const_lambda_2_3818_63_vt_join(BITJOIN,163)@28
    assign i_and122_i_const_lambda_2_3818_63_vt_join_q = {i_acl_5_i_const_lambda_2_3818_128_vt_const_31_q, i_and122_i_const_lambda_2_3818_63_vt_select_4_b, i_and122_i_const_lambda_2_3818_63_vt_const_3_q};

    // i_sh_prom132_i_const_lambda_2_3818_64_sel_x(BITSELECT,704)@28
    assign i_sh_prom132_i_const_lambda_2_3818_64_sel_x_b = {32'b00000000000000000000000000000000, i_and122_i_const_lambda_2_3818_63_vt_join_q[31:0]};

    // i_sh_prom132_i_const_lambda_2_3818_64_vt_select_4(BITSELECT,455)@28
    assign i_sh_prom132_i_const_lambda_2_3818_64_vt_select_4_b = i_sh_prom132_i_const_lambda_2_3818_64_sel_x_b[4:4];

    // i_sh_prom132_i_const_lambda_2_3818_64_vt_join(BITJOIN,454)@28
    assign i_sh_prom132_i_const_lambda_2_3818_64_vt_join_q = {i_sh_prom132_i_const_lambda_2_3818_64_vt_const_63_q, i_sh_prom132_i_const_lambda_2_3818_64_vt_select_4_b, i_and122_i_const_lambda_2_3818_63_vt_const_3_q};

    // i_shr133_i_const_lambda_2_3922_0gr_shift_narrow_x(BITSELECT,739)@28
    assign i_shr133_i_const_lambda_2_3922_0gr_shift_narrow_x_b = i_sh_prom132_i_const_lambda_2_3818_64_vt_join_q[5:0];

    // rightShiftStageSel4Dto4_uid2719_i_shr133_i_const_lambda_2_3922_0gr_shift_x(BITSELECT,2718)@28
    assign rightShiftStageSel4Dto4_uid2719_i_shr133_i_const_lambda_2_3922_0gr_shift_x_b = $signed(i_shr133_i_const_lambda_2_3922_0gr_shift_narrow_x_b[5:4]);

    // rightShiftStage0_uid2720_i_shr133_i_const_lambda_2_3922_0gr_shift_x(MUX,2719)@28
    assign rightShiftStage0_uid2720_i_shr133_i_const_lambda_2_3922_0gr_shift_x_s = rightShiftStageSel4Dto4_uid2719_i_shr133_i_const_lambda_2_3922_0gr_shift_x_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid2720_i_shr133_i_const_lambda_2_3922_0gr_shift_x_s)
            2'b00 : rightShiftStage0_uid2720_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q = i_shr121_i_const_lambda_2_3818_62_vt_join_q;
            2'b01 : rightShiftStage0_uid2720_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q = rightShiftStage0Idx1_uid2712_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q;
            2'b10 : rightShiftStage0_uid2720_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q = rightShiftStage0Idx2_uid2715_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q;
            2'b11 : rightShiftStage0_uid2720_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q = rightShiftStage0Idx3_uid2718_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q;
            default : rightShiftStage0_uid2720_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_shr133_i_const_lambda_2_3818_65_vt_select_55(BITSELECT,529)@28
    assign i_shr133_i_const_lambda_2_3818_65_vt_select_55_b = rightShiftStage0_uid2720_i_shr133_i_const_lambda_2_3922_0gr_shift_x_q[55:0];

    // redist267_i_shr133_i_const_lambda_2_3818_65_vt_select_55_b_1(DELAY,3591)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist267_i_shr133_i_const_lambda_2_3818_65_vt_select_55_b_1_q <= i_shr133_i_const_lambda_2_3818_65_vt_select_55_b;
        end
    end

    // i_shr133_i_const_lambda_2_3818_65_vt_join(BITJOIN,528)@29
    assign i_shr133_i_const_lambda_2_3818_65_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, redist267_i_shr133_i_const_lambda_2_3818_65_vt_select_55_b_1_q};

    // rightShiftStage0_uid2734_i_shr146_i_const_lambda_2_3929_0gr_shift_x(MUX,2733)@29
    assign rightShiftStage0_uid2734_i_shr146_i_const_lambda_2_3929_0gr_shift_x_s = rightShiftStageSel3Dto3_uid2733_i_shr146_i_const_lambda_2_3929_0gr_shift_x_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid2734_i_shr146_i_const_lambda_2_3929_0gr_shift_x_s)
            2'b00 : rightShiftStage0_uid2734_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q = i_shr133_i_const_lambda_2_3818_65_vt_join_q;
            2'b01 : rightShiftStage0_uid2734_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q = rightShiftStage0Idx1_uid2726_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q;
            2'b10 : rightShiftStage0_uid2734_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q = rightShiftStage0Idx2_uid2729_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q;
            2'b11 : rightShiftStage0_uid2734_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q = rightShiftStage0Idx3_uid2732_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q;
            default : rightShiftStage0_uid2734_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_sh_prom145_i_const_lambda_2_3818_67_vt_const_63(CONSTANT,458)
    assign i_sh_prom145_i_const_lambda_2_3818_67_vt_const_63_q = 60'b000000000000000000000000000000000000000000000000000000000000;

    // i_and134_i_const_lambda_2_3818_66_vt_const_31(CONSTANT,167)
    assign i_and134_i_const_lambda_2_3818_66_vt_const_31_q = 28'b0000000000000000000000000000;

    // i_and134_i_const_lambda_2_3818_66_join(BITJOIN,2506)@28
    assign i_and134_i_const_lambda_2_3818_66_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_d, GND_q, GND_q, GND_q};

    // i_and134_i_const_lambda_2_3818_66_vt_select_3(BITSELECT,169)@28
    assign i_and134_i_const_lambda_2_3818_66_vt_select_3_b = i_and134_i_const_lambda_2_3818_66_join_q[3:3];

    // i_and134_i_const_lambda_2_3818_66_vt_join(BITJOIN,168)@28
    assign i_and134_i_const_lambda_2_3818_66_vt_join_q = {i_and134_i_const_lambda_2_3818_66_vt_const_31_q, i_and134_i_const_lambda_2_3818_66_vt_select_3_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // i_sh_prom145_i_const_lambda_2_3818_67_sel_x(BITSELECT,705)@28
    assign i_sh_prom145_i_const_lambda_2_3818_67_sel_x_b = {32'b00000000000000000000000000000000, i_and134_i_const_lambda_2_3818_66_vt_join_q[31:0]};

    // i_sh_prom145_i_const_lambda_2_3818_67_vt_select_3(BITSELECT,460)@28
    assign i_sh_prom145_i_const_lambda_2_3818_67_vt_select_3_b = i_sh_prom145_i_const_lambda_2_3818_67_sel_x_b[3:3];

    // redist273_i_sh_prom145_i_const_lambda_2_3818_67_vt_select_3_b_1(DELAY,3597)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist273_i_sh_prom145_i_const_lambda_2_3818_67_vt_select_3_b_1_q <= i_sh_prom145_i_const_lambda_2_3818_67_vt_select_3_b;
        end
    end

    // i_sh_prom145_i_const_lambda_2_3818_67_vt_join(BITJOIN,459)@29
    assign i_sh_prom145_i_const_lambda_2_3818_67_vt_join_q = {i_sh_prom145_i_const_lambda_2_3818_67_vt_const_63_q, redist273_i_sh_prom145_i_const_lambda_2_3818_67_vt_select_3_b_1_q, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // i_shr146_i_const_lambda_2_3929_0gr_shift_narrow_x(BITSELECT,743)@29
    assign i_shr146_i_const_lambda_2_3929_0gr_shift_narrow_x_b = i_sh_prom145_i_const_lambda_2_3818_67_vt_join_q[5:0];

    // rightShiftStageSel3Dto3_uid2733_i_shr146_i_const_lambda_2_3929_0gr_shift_x_bit_select_merged(BITSELECT,3273)@29
    assign rightShiftStageSel3Dto3_uid2733_i_shr146_i_const_lambda_2_3929_0gr_shift_x_bit_select_merged_b = $signed(i_shr146_i_const_lambda_2_3929_0gr_shift_narrow_x_b[4:3]);
    assign rightShiftStageSel3Dto3_uid2733_i_shr146_i_const_lambda_2_3929_0gr_shift_x_bit_select_merged_c = $signed(i_shr146_i_const_lambda_2_3929_0gr_shift_narrow_x_b[5:5]);

    // rightShiftStage1_uid2739_i_shr146_i_const_lambda_2_3929_0gr_shift_x(MUX,2738)@29
    assign rightShiftStage1_uid2739_i_shr146_i_const_lambda_2_3929_0gr_shift_x_s = rightShiftStageSel3Dto3_uid2733_i_shr146_i_const_lambda_2_3929_0gr_shift_x_bit_select_merged_c;
    always_comb 
    begin
        unique case (rightShiftStage1_uid2739_i_shr146_i_const_lambda_2_3929_0gr_shift_x_s)
            1'b0 : rightShiftStage1_uid2739_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q = rightShiftStage0_uid2734_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q;
            1'b1 : rightShiftStage1_uid2739_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q = rightShiftStage1Idx1_uid2737_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q;
            default : rightShiftStage1_uid2739_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_shr146_i_const_lambda_2_3818_68_vt_select_55(BITSELECT,532)@29
    assign i_shr146_i_const_lambda_2_3818_68_vt_select_55_b = rightShiftStage1_uid2739_i_shr146_i_const_lambda_2_3929_0gr_shift_x_q[55:0];

    // i_shr146_i_const_lambda_2_3818_68_vt_join(BITJOIN,531)@29
    assign i_shr146_i_const_lambda_2_3818_68_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, i_shr146_i_const_lambda_2_3818_68_vt_select_55_b};

    // rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x(MUX,2752)@29
    assign rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x_s = rightShiftStageSel2Dto2_uid2752_i_shr159_i_const_lambda_2_3936_0gr_shift_x_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x_s)
            2'b00 : rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = i_shr146_i_const_lambda_2_3818_68_vt_join_q;
            2'b01 : rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = rightShiftStage0Idx1_uid2745_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
            2'b10 : rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = rightShiftStage0Idx2_uid2748_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
            2'b11 : rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = rightShiftStage0Idx3_uid2751_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
            default : rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_sh_prom158_i_const_lambda_2_3818_70_vt_const_63(CONSTANT,463)
    assign i_sh_prom158_i_const_lambda_2_3818_70_vt_const_63_q = 61'b0000000000000000000000000000000000000000000000000000000000000;

    // i_and147_i_const_lambda_2_3818_69_vt_const_31(CONSTANT,177)
    assign i_and147_i_const_lambda_2_3818_69_vt_const_31_q = 29'b00000000000000000000000000000;

    // i_and147_i_const_lambda_2_3818_69_join(BITJOIN,2508)@28
    assign i_and147_i_const_lambda_2_3818_69_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_e, GND_q, GND_q};

    // i_and147_i_const_lambda_2_3818_69_vt_select_2(BITSELECT,179)@28
    assign i_and147_i_const_lambda_2_3818_69_vt_select_2_b = i_and147_i_const_lambda_2_3818_69_join_q[2:2];

    // i_and147_i_const_lambda_2_3818_69_vt_join(BITJOIN,178)@28
    assign i_and147_i_const_lambda_2_3818_69_vt_join_q = {i_and147_i_const_lambda_2_3818_69_vt_const_31_q, i_and147_i_const_lambda_2_3818_69_vt_select_2_b, i_add_i_const_lambda_2_3818_94_vt_const_2_q};

    // i_sh_prom158_i_const_lambda_2_3818_70_sel_x(BITSELECT,706)@28
    assign i_sh_prom158_i_const_lambda_2_3818_70_sel_x_b = {32'b00000000000000000000000000000000, i_and147_i_const_lambda_2_3818_69_vt_join_q[31:0]};

    // i_sh_prom158_i_const_lambda_2_3818_70_vt_select_2(BITSELECT,465)@28
    assign i_sh_prom158_i_const_lambda_2_3818_70_vt_select_2_b = i_sh_prom158_i_const_lambda_2_3818_70_sel_x_b[2:2];

    // redist272_i_sh_prom158_i_const_lambda_2_3818_70_vt_select_2_b_1(DELAY,3596)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist272_i_sh_prom158_i_const_lambda_2_3818_70_vt_select_2_b_1_q <= i_sh_prom158_i_const_lambda_2_3818_70_vt_select_2_b;
        end
    end

    // i_sh_prom158_i_const_lambda_2_3818_70_vt_join(BITJOIN,464)@29
    assign i_sh_prom158_i_const_lambda_2_3818_70_vt_join_q = {i_sh_prom158_i_const_lambda_2_3818_70_vt_const_63_q, redist272_i_sh_prom158_i_const_lambda_2_3818_70_vt_select_2_b_1_q, i_add_i_const_lambda_2_3818_94_vt_const_2_q};

    // i_shr159_i_const_lambda_2_3936_0gr_shift_narrow_x(BITSELECT,747)@29
    assign i_shr159_i_const_lambda_2_3936_0gr_shift_narrow_x_b = i_sh_prom158_i_const_lambda_2_3818_70_vt_join_q[5:0];

    // rightShiftStageSel2Dto2_uid2752_i_shr159_i_const_lambda_2_3936_0gr_shift_x_bit_select_merged(BITSELECT,3274)@29
    assign rightShiftStageSel2Dto2_uid2752_i_shr159_i_const_lambda_2_3936_0gr_shift_x_bit_select_merged_b = $signed(i_shr159_i_const_lambda_2_3936_0gr_shift_narrow_x_b[3:2]);
    assign rightShiftStageSel2Dto2_uid2752_i_shr159_i_const_lambda_2_3936_0gr_shift_x_bit_select_merged_c = $signed(i_shr159_i_const_lambda_2_3936_0gr_shift_narrow_x_b[5:4]);

    // rightShiftStage1_uid2764_i_shr159_i_const_lambda_2_3936_0gr_shift_x(MUX,2763)@29
    assign rightShiftStage1_uid2764_i_shr159_i_const_lambda_2_3936_0gr_shift_x_s = rightShiftStageSel2Dto2_uid2752_i_shr159_i_const_lambda_2_3936_0gr_shift_x_bit_select_merged_c;
    always_comb 
    begin
        unique case (rightShiftStage1_uid2764_i_shr159_i_const_lambda_2_3936_0gr_shift_x_s)
            2'b00 : rightShiftStage1_uid2764_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = rightShiftStage0_uid2753_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
            2'b01 : rightShiftStage1_uid2764_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = rightShiftStage1Idx1_uid2756_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
            2'b10 : rightShiftStage1_uid2764_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = rightShiftStage1Idx2_uid2759_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
            2'b11 : rightShiftStage1_uid2764_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = rightShiftStage1Idx3_uid2762_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q;
            default : rightShiftStage1_uid2764_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_shr159_i_const_lambda_2_3818_71_vt_select_55(BITSELECT,535)@29
    assign i_shr159_i_const_lambda_2_3818_71_vt_select_55_b = rightShiftStage1_uid2764_i_shr159_i_const_lambda_2_3936_0gr_shift_x_q[55:0];

    // i_shr159_i_const_lambda_2_3818_71_vt_join(BITJOIN,534)@29
    assign i_shr159_i_const_lambda_2_3818_71_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, i_shr159_i_const_lambda_2_3818_71_vt_select_55_b};

    // i_sh_prom171_i_const_lambda_2_3818_73_vt_const_63(CONSTANT,468)
    assign i_sh_prom171_i_const_lambda_2_3818_73_vt_const_63_q = 62'b00000000000000000000000000000000000000000000000000000000000000;

    // i_and160_i_const_lambda_2_3818_72_vt_const_31(CONSTANT,182)
    assign i_and160_i_const_lambda_2_3818_72_vt_const_31_q = 30'b000000000000000000000000000000;

    // i_and160_i_const_lambda_2_3818_72_join(BITJOIN,2510)@28
    assign i_and160_i_const_lambda_2_3818_72_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_f, GND_q};

    // i_and160_i_const_lambda_2_3818_72_vt_select_1(BITSELECT,184)@28
    assign i_and160_i_const_lambda_2_3818_72_vt_select_1_b = i_and160_i_const_lambda_2_3818_72_join_q[1:1];

    // i_and160_i_const_lambda_2_3818_72_vt_join(BITJOIN,183)@28
    assign i_and160_i_const_lambda_2_3818_72_vt_join_q = {i_and160_i_const_lambda_2_3818_72_vt_const_31_q, i_and160_i_const_lambda_2_3818_72_vt_select_1_b, GND_q};

    // i_sh_prom171_i_const_lambda_2_3818_73_sel_x(BITSELECT,707)@28
    assign i_sh_prom171_i_const_lambda_2_3818_73_sel_x_b = {32'b00000000000000000000000000000000, i_and160_i_const_lambda_2_3818_72_vt_join_q[31:0]};

    // i_sh_prom171_i_const_lambda_2_3818_73_vt_select_1(BITSELECT,470)@28
    assign i_sh_prom171_i_const_lambda_2_3818_73_vt_select_1_b = i_sh_prom171_i_const_lambda_2_3818_73_sel_x_b[1:1];

    // redist271_i_sh_prom171_i_const_lambda_2_3818_73_vt_select_1_b_1(DELAY,3595)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist271_i_sh_prom171_i_const_lambda_2_3818_73_vt_select_1_b_1_q <= i_sh_prom171_i_const_lambda_2_3818_73_vt_select_1_b;
        end
    end

    // i_sh_prom171_i_const_lambda_2_3818_73_vt_join(BITJOIN,469)@29
    assign i_sh_prom171_i_const_lambda_2_3818_73_vt_join_q = {i_sh_prom171_i_const_lambda_2_3818_73_vt_const_63_q, redist271_i_sh_prom171_i_const_lambda_2_3818_73_vt_select_1_b_1_q, GND_q};

    // i_shr172_i_const_lambda_2_3943_0gr_shift_narrow_x(BITSELECT,751)@29
    assign i_shr172_i_const_lambda_2_3943_0gr_shift_narrow_x_b = i_sh_prom171_i_const_lambda_2_3818_73_vt_join_q[5:0];

    // rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged(BITSELECT,3275)@29
    assign rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_b = $signed(i_shr172_i_const_lambda_2_3943_0gr_shift_narrow_x_b[2:1]);
    assign rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_c = $signed(i_shr172_i_const_lambda_2_3943_0gr_shift_narrow_x_b[4:3]);
    assign rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_d = $signed(i_shr172_i_const_lambda_2_3943_0gr_shift_narrow_x_b[5:5]);

    // rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x(MUX,2777)@29 + 1
    assign rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x_s = rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_b;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x_s)
                2'b00 : rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q <= i_shr159_i_const_lambda_2_3818_71_vt_join_q;
                2'b01 : rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q <= rightShiftStage0Idx1_uid2770_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
                2'b10 : rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q <= rightShiftStage0Idx2_uid2773_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
                2'b11 : rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q <= rightShiftStage0Idx3_uid2776_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
                default : rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q <= 64'b0;
            endcase
        end
    end

    // redist18_rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_c_1(DELAY,3342)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist18_rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_c_1_q <= rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_c;
        end
    end

    // rightShiftStage1_uid2789_i_shr172_i_const_lambda_2_3943_0gr_shift_x(MUX,2788)@30
    assign rightShiftStage1_uid2789_i_shr172_i_const_lambda_2_3943_0gr_shift_x_s = redist18_rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_c_1_q;
    always_comb 
    begin
        unique case (rightShiftStage1_uid2789_i_shr172_i_const_lambda_2_3943_0gr_shift_x_s)
            2'b00 : rightShiftStage1_uid2789_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = rightShiftStage0_uid2778_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
            2'b01 : rightShiftStage1_uid2789_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = rightShiftStage1Idx1_uid2781_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
            2'b10 : rightShiftStage1_uid2789_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = rightShiftStage1Idx2_uid2784_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
            2'b11 : rightShiftStage1_uid2789_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = rightShiftStage1Idx3_uid2787_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
            default : rightShiftStage1_uid2789_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = 64'b0;
        endcase
    end

    // redist19_rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_d_1(DELAY,3343)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist19_rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_d_1_q <= rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_d;
        end
    end

    // rightShiftStage2_uid2794_i_shr172_i_const_lambda_2_3943_0gr_shift_x(MUX,2793)@30
    assign rightShiftStage2_uid2794_i_shr172_i_const_lambda_2_3943_0gr_shift_x_s = redist19_rightShiftStageSel1Dto1_uid2777_i_shr172_i_const_lambda_2_3943_0gr_shift_x_bit_select_merged_d_1_q;
    always_comb 
    begin
        unique case (rightShiftStage2_uid2794_i_shr172_i_const_lambda_2_3943_0gr_shift_x_s)
            1'b0 : rightShiftStage2_uid2794_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = rightShiftStage1_uid2789_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
            1'b1 : rightShiftStage2_uid2794_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = rightShiftStage2Idx1_uid2792_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
            default : rightShiftStage2_uid2794_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q = 64'b0;
        endcase
    end

    // rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x(MUX,2808)@30
    assign rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x_s = rightShiftStageSel0Dto0_uid2808_i_shr185_i_const_lambda_2_3950_0gr_shift_x_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x_s)
            2'b00 : rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = rightShiftStage2_uid2794_i_shr172_i_const_lambda_2_3943_0gr_shift_x_q;
            2'b01 : rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = rightShiftStage0Idx1_uid2801_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
            2'b10 : rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = rightShiftStage0Idx2_uid2804_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
            2'b11 : rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = rightShiftStage0Idx3_uid2807_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
            default : rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = 64'b0;
        endcase
    end

    // rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x(MUX,2819)@30
    assign rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x_s = rightShiftStageSel0Dto0_uid2808_i_shr185_i_const_lambda_2_3950_0gr_shift_x_bit_select_merged_c;
    always_comb 
    begin
        unique case (rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x_s)
            2'b00 : rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = rightShiftStage0_uid2809_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
            2'b01 : rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = rightShiftStage1Idx1_uid2812_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
            2'b10 : rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = rightShiftStage1Idx2_uid2815_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
            2'b11 : rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = rightShiftStage1Idx3_uid2818_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
            default : rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and173_i_const_lambda_2_3818_75_join(BITJOIN,2512)@28
    assign i_and173_i_const_lambda_2_3818_75_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and111_i_const_lambda_2_3818_60_BitSelect_for_a_bit_select_merged_g};

    // i_and173_i_const_lambda_2_3818_75_vt_select_0(BITSELECT,188)@28
    assign i_and173_i_const_lambda_2_3818_75_vt_select_0_b = i_and173_i_const_lambda_2_3818_75_join_q[0:0];

    // i_and173_i_const_lambda_2_3818_75_vt_join(BITJOIN,187)@28
    assign i_and173_i_const_lambda_2_3818_75_vt_join_q = {i_acl_10_i_const_lambda_2_3818_133_vt_const_31_q, i_and173_i_const_lambda_2_3818_75_vt_select_0_b};

    // i_sh_prom184_i_const_lambda_2_3818_76_sel_x(BITSELECT,708)@28
    assign i_sh_prom184_i_const_lambda_2_3818_76_sel_x_b = {32'b00000000000000000000000000000000, i_and173_i_const_lambda_2_3818_75_vt_join_q[31:0]};

    // i_sh_prom184_i_const_lambda_2_3818_76_vt_select_0(BITSELECT,474)@28
    assign i_sh_prom184_i_const_lambda_2_3818_76_vt_select_0_b = i_sh_prom184_i_const_lambda_2_3818_76_sel_x_b[0:0];

    // redist270_i_sh_prom184_i_const_lambda_2_3818_76_vt_select_0_b_2(DELAY,3594)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist270_i_sh_prom184_i_const_lambda_2_3818_76_vt_select_0_b_2_delay_0 <= $unsigned(i_sh_prom184_i_const_lambda_2_3818_76_vt_select_0_b);
            redist270_i_sh_prom184_i_const_lambda_2_3818_76_vt_select_0_b_2_q <= $signed(redist270_i_sh_prom184_i_const_lambda_2_3818_76_vt_select_0_b_2_delay_0);
        end
    end

    // i_sh_prom184_i_const_lambda_2_3818_76_vt_join(BITJOIN,473)@30
    assign i_sh_prom184_i_const_lambda_2_3818_76_vt_join_q = {i_acl_17_i_const_lambda_2_3818_46_vt_const_63_q, redist270_i_sh_prom184_i_const_lambda_2_3818_76_vt_select_0_b_2_q};

    // i_shr185_i_const_lambda_2_3950_0gr_shift_narrow_x(BITSELECT,760)@30
    assign i_shr185_i_const_lambda_2_3950_0gr_shift_narrow_x_b = i_sh_prom184_i_const_lambda_2_3818_76_vt_join_q[5:0];

    // rightShiftStageSel0Dto0_uid2808_i_shr185_i_const_lambda_2_3950_0gr_shift_x_bit_select_merged(BITSELECT,3276)@30
    assign rightShiftStageSel0Dto0_uid2808_i_shr185_i_const_lambda_2_3950_0gr_shift_x_bit_select_merged_b = $signed(i_shr185_i_const_lambda_2_3950_0gr_shift_narrow_x_b[1:0]);
    assign rightShiftStageSel0Dto0_uid2808_i_shr185_i_const_lambda_2_3950_0gr_shift_x_bit_select_merged_c = $signed(i_shr185_i_const_lambda_2_3950_0gr_shift_narrow_x_b[3:2]);
    assign rightShiftStageSel0Dto0_uid2808_i_shr185_i_const_lambda_2_3950_0gr_shift_x_bit_select_merged_d = $signed(i_shr185_i_const_lambda_2_3950_0gr_shift_narrow_x_b[5:4]);

    // rightShiftStage2_uid2831_i_shr185_i_const_lambda_2_3950_0gr_shift_x(MUX,2830)@30
    assign rightShiftStage2_uid2831_i_shr185_i_const_lambda_2_3950_0gr_shift_x_s = rightShiftStageSel0Dto0_uid2808_i_shr185_i_const_lambda_2_3950_0gr_shift_x_bit_select_merged_d;
    always_comb 
    begin
        unique case (rightShiftStage2_uid2831_i_shr185_i_const_lambda_2_3950_0gr_shift_x_s)
            2'b00 : rightShiftStage2_uid2831_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = rightShiftStage1_uid2820_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
            2'b01 : rightShiftStage2_uid2831_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = rightShiftStage2Idx1_uid2823_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
            2'b10 : rightShiftStage2_uid2831_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = rightShiftStage2Idx2_uid2826_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
            2'b11 : rightShiftStage2_uid2831_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = rightShiftStage2Idx3_uid2829_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q;
            default : rightShiftStage2_uid2831_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and1_i_const_lambda_2_3818_86(LOGICAL,196)@30
    assign i_and1_i_const_lambda_2_3818_86_q = rightShiftStage2_uid2831_i_shr185_i_const_lambda_2_3950_0gr_shift_x_q & c_i64_72057594037927935_3818_236_q;

    // i_and1_i_const_lambda_2_3818_86_vt_select_55(BITSELECT,199)@30
    assign i_and1_i_const_lambda_2_3818_86_vt_select_55_b = i_and1_i_const_lambda_2_3818_86_q[55:0];

    // redist288_i_and1_i_const_lambda_2_3818_86_vt_select_55_b_1(DELAY,3612)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist288_i_and1_i_const_lambda_2_3818_86_vt_select_55_b_1_q <= i_and1_i_const_lambda_2_3818_86_vt_select_55_b;
        end
    end

    // i_and1_i_const_lambda_2_3818_86_vt_join(BITJOIN,198)@31
    assign i_and1_i_const_lambda_2_3818_86_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, redist288_i_and1_i_const_lambda_2_3818_86_vt_select_55_b_1_q};

    // c_i64_144115188075855871_3818_257(CONSTANT,42)
    assign c_i64_144115188075855871_3818_257_q = 64'b0000000111111111111111111111111111111111111111111111111111111111;

    // i_conv195_i_const_lambda_2_3818_81_sel_x(BITSELECT,700)@30
    assign i_conv195_i_const_lambda_2_3818_81_sel_x_b = {32'b00000000000000000000000000000000, i_or194_i_const_lambda_2_3818_80_vt_join_q[31:0]};

    // i_conv195_i_const_lambda_2_3818_81_vt_select_12(BITSELECT,343)@30
    assign i_conv195_i_const_lambda_2_3818_81_vt_select_12_b = i_conv195_i_const_lambda_2_3818_81_sel_x_b[12:0];

    // i_conv195_i_const_lambda_2_3818_81_vt_join(BITJOIN,342)@30
    assign i_conv195_i_const_lambda_2_3818_81_vt_join_q = {i_and23_i_const_lambda_2_3818_87_vt_const_63_q, i_conv195_i_const_lambda_2_3818_81_vt_select_12_b};

    // i_acl_17_i_const_lambda_2_3818_46(MUX,93)@30
    assign i_acl_17_i_const_lambda_2_3818_46_s = redist295_i_acl_14_i_const_lambda_2_3818_43_q_4_q;
    always_comb 
    begin
        unique case (i_acl_17_i_const_lambda_2_3818_46_s)
            1'b0 : i_acl_17_i_const_lambda_2_3818_46_q = c_i64_0_3818_231_q;
            1'b1 : i_acl_17_i_const_lambda_2_3818_46_q = i_and_i1_const_lambda_2_3818_17_vt_join_q;
            default : i_acl_17_i_const_lambda_2_3818_46_q = 64'b0;
        endcase
    end

    // i_acl_17_i_const_lambda_2_3818_46_vt_select_0(BITSELECT,96)@30
    assign i_acl_17_i_const_lambda_2_3818_46_vt_select_0_b = i_acl_17_i_const_lambda_2_3818_46_q[0:0];

    // i_acl_17_i_const_lambda_2_3818_46_vt_join(BITJOIN,95)@30
    assign i_acl_17_i_const_lambda_2_3818_46_vt_join_q = {i_acl_17_i_const_lambda_2_3818_46_vt_const_63_q, i_acl_17_i_const_lambda_2_3818_46_vt_select_0_b};

    // i_sign_y_0_in_i_const_lambda_2_3818_50_sel_x(BITSELECT,779)@30
    assign i_sign_y_0_in_i_const_lambda_2_3818_50_sel_x_b = i_acl_17_i_const_lambda_2_3818_46_vt_join_q[7:0];

    // i_sign_y_0_in_i_const_lambda_2_3818_50_vt_select_0(BITSELECT,571)@30
    assign i_sign_y_0_in_i_const_lambda_2_3818_50_vt_select_0_b = i_sign_y_0_in_i_const_lambda_2_3818_50_sel_x_b[0:0];

    // i_sign_y_0_in_i_const_lambda_2_3818_50_vt_join(BITJOIN,570)@30
    assign i_sign_y_0_in_i_const_lambda_2_3818_50_vt_join_q = {i_acl_4_i_const_lambda_2_3818_123_vt_const_63_q, i_sign_y_0_in_i_const_lambda_2_3818_50_vt_select_0_b};

    // i_sign_y_0_i_const_lambda_2_3818_52_BitSelect_for_a(BITSELECT,2592)@30
    assign i_sign_y_0_i_const_lambda_2_3818_52_BitSelect_for_a_b = $signed(i_sign_y_0_in_i_const_lambda_2_3818_50_vt_join_q[0:0]);

    // i_sign_y_0_i_const_lambda_2_3818_52_join(BITJOIN,2593)@30
    assign i_sign_y_0_i_const_lambda_2_3818_52_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_sign_y_0_i_const_lambda_2_3818_52_BitSelect_for_a_b};

    // i_sign_y_0_i_const_lambda_2_3818_52_vt_select_0(BITSELECT,567)@30
    assign i_sign_y_0_i_const_lambda_2_3818_52_vt_select_0_b = i_sign_y_0_i_const_lambda_2_3818_52_join_q[0:0];

    // i_sign_y_0_i_const_lambda_2_3818_52_vt_join(BITJOIN,566)@30
    assign i_sign_y_0_i_const_lambda_2_3818_52_vt_join_q = {i_acl_4_i_const_lambda_2_3818_123_vt_const_63_q, i_sign_y_0_i_const_lambda_2_3818_52_vt_select_0_b};

    // i_conv197_i_const_lambda_2_3818_82_sel_x(BITSELECT,701)@30
    assign i_conv197_i_const_lambda_2_3818_82_sel_x_b = {24'b000000000000000000000000, i_sign_y_0_i_const_lambda_2_3818_52_vt_join_q[7:0]};

    // i_conv197_i_const_lambda_2_3818_82_vt_select_0(BITSELECT,347)@30
    assign i_conv197_i_const_lambda_2_3818_82_vt_select_0_b = i_conv197_i_const_lambda_2_3818_82_sel_x_b[0:0];

    // i_conv197_i_const_lambda_2_3818_82_vt_join(BITJOIN,346)@30
    assign i_conv197_i_const_lambda_2_3818_82_vt_join_q = {i_acl_10_i_const_lambda_2_3818_133_vt_const_31_q, i_conv197_i_const_lambda_2_3818_82_vt_select_0_b};

    // i_shl198_i_const_lambda_2_3964_0gr_shift_x_fs(BITSHIFT,2622)@30
    assign i_shl198_i_const_lambda_2_3964_0gr_shift_x_fs_qint = { i_conv197_i_const_lambda_2_3818_82_vt_join_q, 12'b000000000000 };
    assign i_shl198_i_const_lambda_2_3964_0gr_shift_x_fs_q = i_shl198_i_const_lambda_2_3964_0gr_shift_x_fs_qint[43:0];

    // i_shl198_i_const_lambda_2_3818_83_vt_select_12(BITSELECT,502)@30
    assign i_shl198_i_const_lambda_2_3818_83_vt_select_12_in = i_shl198_i_const_lambda_2_3964_0gr_shift_x_fs_q[31:0];
    assign i_shl198_i_const_lambda_2_3818_83_vt_select_12_b = i_shl198_i_const_lambda_2_3818_83_vt_select_12_in[12:12];

    // i_shl198_i_const_lambda_2_3818_83_vt_join(BITJOIN,501)@30
    assign i_shl198_i_const_lambda_2_3818_83_vt_join_q = {i_and29_i_const_lambda_2_3818_27_vt_const_31_q, i_shl198_i_const_lambda_2_3818_83_vt_select_12_b, i_and29_i_const_lambda_2_3818_27_vt_const_11_q};

    // i_or200_i_const_lambda_2_3818_84_BitSelect_for_a(BITSELECT,2574)@30
    assign i_or200_i_const_lambda_2_3818_84_BitSelect_for_a_b = $signed(i_shl198_i_const_lambda_2_3818_83_vt_join_q[12:12]);

    // i_or200_i_const_lambda_2_3818_84_join(BITJOIN,2576)@30
    assign i_or200_i_const_lambda_2_3818_84_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_or200_i_const_lambda_2_3818_84_BitSelect_for_a_b, GND_q, i_or194_i_const_lambda_2_3818_80_BitSelect_for_b_b};

    // i_or200_i_const_lambda_2_3818_84_vt_select_10_bit_select_merged(BITSELECT,3315)@30
    assign i_or200_i_const_lambda_2_3818_84_vt_select_10_bit_select_merged_in = i_or200_i_const_lambda_2_3818_84_join_q[12:0];
    assign i_or200_i_const_lambda_2_3818_84_vt_select_10_bit_select_merged_b = i_or200_i_const_lambda_2_3818_84_vt_select_10_bit_select_merged_in[10:0];
    assign i_or200_i_const_lambda_2_3818_84_vt_select_10_bit_select_merged_c = i_or200_i_const_lambda_2_3818_84_vt_select_10_bit_select_merged_in[12:12];

    // i_or200_i_const_lambda_2_3818_84_vt_join(BITJOIN,429)@30
    assign i_or200_i_const_lambda_2_3818_84_vt_join_q = {i_and29_i_const_lambda_2_3818_27_vt_const_31_q, i_or200_i_const_lambda_2_3818_84_vt_select_10_bit_select_merged_c, GND_q, i_or200_i_const_lambda_2_3818_84_vt_select_10_bit_select_merged_b};

    // i_conv201_i_const_lambda_2_3818_85_sel_x(BITSELECT,702)@30
    assign i_conv201_i_const_lambda_2_3818_85_sel_x_b = {32'b00000000000000000000000000000000, i_or200_i_const_lambda_2_3818_84_vt_join_q[31:0]};

    // i_conv201_i_const_lambda_2_3818_85_vt_select_12(BITSELECT,359)@30
    assign i_conv201_i_const_lambda_2_3818_85_vt_select_12_b = i_conv201_i_const_lambda_2_3818_85_sel_x_b[12:0];

    // i_conv201_i_const_lambda_2_3818_85_vt_join(BITJOIN,358)@30
    assign i_conv201_i_const_lambda_2_3818_85_vt_join_q = {i_and23_i_const_lambda_2_3818_87_vt_const_63_q, i_conv201_i_const_lambda_2_3818_85_vt_select_12_b};

    // i_and23_i_const_lambda_2_3818_87(LOGICAL,204)@30
    assign i_and23_i_const_lambda_2_3818_87_q = i_conv201_i_const_lambda_2_3818_85_vt_join_q ^ i_conv195_i_const_lambda_2_3818_81_vt_join_q;

    // i_and23_i_const_lambda_2_3818_87_vt_select_12(BITSELECT,207)@30
    assign i_and23_i_const_lambda_2_3818_87_vt_select_12_b = i_and23_i_const_lambda_2_3818_87_q[12:0];

    // i_and23_i_const_lambda_2_3818_87_vt_join(BITJOIN,206)@30
    assign i_and23_i_const_lambda_2_3818_87_vt_join_q = {i_and23_i_const_lambda_2_3818_87_vt_const_63_q, i_and23_i_const_lambda_2_3818_87_vt_select_12_b};

    // i_xor_i_const_lambda_2_3818_88_BitSelect_for_a(BITSELECT,2616)@30
    assign i_xor_i_const_lambda_2_3818_88_BitSelect_for_a_b = $signed(i_and23_i_const_lambda_2_3818_87_vt_join_q[12:12]);

    // i_xor_i_const_lambda_2_3818_88_join(BITJOIN,2617)@30
    assign i_xor_i_const_lambda_2_3818_88_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_xor_i_const_lambda_2_3818_88_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_xor_i_const_lambda_2_3818_88_vt_select_12(BITSELECT,634)@30
    assign i_xor_i_const_lambda_2_3818_88_vt_select_12_b = i_xor_i_const_lambda_2_3818_88_join_q[12:12];

    // i_xor_i_const_lambda_2_3818_88_vt_join(BITJOIN,633)@30
    assign i_xor_i_const_lambda_2_3818_88_vt_join_q = {i_and23_i_const_lambda_2_3818_87_vt_const_63_q, i_xor_i_const_lambda_2_3818_88_vt_select_12_b, i_and29_i_const_lambda_2_3818_27_vt_const_11_q};

    // i_tobool10_i_const_lambda_2_3818_89(LOGICAL,589)@30 + 1
    assign i_tobool10_i_const_lambda_2_3818_89_qi = $unsigned(i_xor_i_const_lambda_2_3818_88_vt_join_q != c_i64_0_3818_231_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_tobool10_i_const_lambda_2_3818_89_delay ( .xin(i_tobool10_i_const_lambda_2_3818_89_qi), .xout(i_tobool10_i_const_lambda_2_3818_89_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_cond_i_const_lambda_2_3818_91(MUX,323)@31
    assign i_cond_i_const_lambda_2_3818_91_s = i_tobool10_i_const_lambda_2_3818_89_q;
    always_comb 
    begin
        unique case (i_cond_i_const_lambda_2_3818_91_s)
            1'b0 : i_cond_i_const_lambda_2_3818_91_q = c_i64_0_3818_231_q;
            1'b1 : i_cond_i_const_lambda_2_3818_91_q = c_i64_144115188075855871_3818_257_q;
            default : i_cond_i_const_lambda_2_3818_91_q = 64'b0;
        endcase
    end

    // i_cond_i_const_lambda_2_3818_91_vt_select_56(BITSELECT,326)@31
    assign i_cond_i_const_lambda_2_3818_91_vt_select_56_b = i_cond_i_const_lambda_2_3818_91_q[56:0];

    // i_cond_i_const_lambda_2_3818_91_vt_join(BITJOIN,325)@31
    assign i_cond_i_const_lambda_2_3818_91_vt_join_q = {i_acl_4_i_const_lambda_2_3818_123_vt_const_63_q, i_cond_i_const_lambda_2_3818_91_vt_select_56_b};

    // i_xor14_i_const_lambda_2_3818_92(LOGICAL,626)@31
    assign i_xor14_i_const_lambda_2_3818_92_q = i_cond_i_const_lambda_2_3818_91_vt_join_q ^ i_and1_i_const_lambda_2_3818_86_vt_join_q;

    // i_xor14_i_const_lambda_2_3818_92_vt_select_56(BITSELECT,629)@31
    assign i_xor14_i_const_lambda_2_3818_92_vt_select_56_b = i_xor14_i_const_lambda_2_3818_92_q[56:0];

    // i_xor14_i_const_lambda_2_3818_92_vt_join(BITJOIN,628)@31
    assign i_xor14_i_const_lambda_2_3818_92_vt_join_q = {i_acl_4_i_const_lambda_2_3818_123_vt_const_63_q, i_xor14_i_const_lambda_2_3818_92_vt_select_56_b};

    // i_acl_16_i_const_lambda_2_3818_45(MUX,84)@28
    assign i_acl_16_i_const_lambda_2_3818_45_s = redist294_i_acl_14_i_const_lambda_2_3818_43_q_2_q;
    always_comb 
    begin
        unique case (i_acl_16_i_const_lambda_2_3818_45_s)
            1'b0 : i_acl_16_i_const_lambda_2_3818_45_q = i_and8_i_const_lambda_2_3818_18_vt_join_q;
            1'b1 : i_acl_16_i_const_lambda_2_3818_45_q = c_i64_36028797018963968_3818_246_q;
            default : i_acl_16_i_const_lambda_2_3818_45_q = 64'b0;
        endcase
    end

    // i_acl_16_i_const_lambda_2_3818_45_vt_select_55(BITSELECT,88)@28
    assign i_acl_16_i_const_lambda_2_3818_45_vt_select_55_b = i_acl_16_i_const_lambda_2_3818_45_q[55:3];

    // redist293_i_acl_16_i_const_lambda_2_3818_45_vt_select_55_b_2(DELAY,3617)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist293_i_acl_16_i_const_lambda_2_3818_45_vt_select_55_b_2_delay_0 <= $unsigned(i_acl_16_i_const_lambda_2_3818_45_vt_select_55_b);
            redist293_i_acl_16_i_const_lambda_2_3818_45_vt_select_55_b_2_q <= $signed(redist293_i_acl_16_i_const_lambda_2_3818_45_vt_select_55_b_2_delay_0);
        end
    end

    // i_acl_16_i_const_lambda_2_3818_45_vt_join(BITJOIN,87)@30
    assign i_acl_16_i_const_lambda_2_3818_45_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, redist293_i_acl_16_i_const_lambda_2_3818_45_vt_select_55_b_2_q, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // i_add_i_const_lambda_2_3818_94_lhsMSBs_select(BITSELECT,2494)@30
    assign i_add_i_const_lambda_2_3818_94_lhsMSBs_select_b = $signed(i_acl_16_i_const_lambda_2_3818_45_vt_join_q[63:3]);

    // i_add_i_const_lambda_2_3818_94_MSBs_sums(ADD,2495)@30
    assign i_add_i_const_lambda_2_3818_94_MSBs_sums_a = {1'b0, i_add_i_const_lambda_2_3818_94_lhsMSBs_select_b};
    assign i_add_i_const_lambda_2_3818_94_MSBs_sums_b = {1'b0, i_add_i_const_lambda_2_3818_94_rhsMSBs_select_bit_select_merged_b};
    assign i_add_i_const_lambda_2_3818_94_MSBs_sums_o = $unsigned(i_add_i_const_lambda_2_3818_94_MSBs_sums_a) + $unsigned(i_add_i_const_lambda_2_3818_94_MSBs_sums_b);
    assign i_add_i_const_lambda_2_3818_94_MSBs_sums_q = $signed(i_add_i_const_lambda_2_3818_94_MSBs_sums_o[61:0]);

    // i_xor_lobit_i_const_lambda_2_3979_0gr_shift_x_fs(BITSHIFT,2838)@30
    assign i_xor_lobit_i_const_lambda_2_3979_0gr_shift_x_fs_qint = i_xor_i_const_lambda_2_3818_88_vt_join_q;
    assign i_xor_lobit_i_const_lambda_2_3979_0gr_shift_x_fs_q = i_xor_lobit_i_const_lambda_2_3979_0gr_shift_x_fs_qint[63:12];

    // i_xor_lobit_i_const_lambda_2_3818_93_vt_select_0(BITSELECT,637)@30
    assign i_xor_lobit_i_const_lambda_2_3818_93_vt_select_0_in = {12'b000000000000, i_xor_lobit_i_const_lambda_2_3979_0gr_shift_x_fs_q};
    assign i_xor_lobit_i_const_lambda_2_3818_93_vt_select_0_b = i_xor_lobit_i_const_lambda_2_3818_93_vt_select_0_in[0:0];

    // i_xor_lobit_i_const_lambda_2_3818_93_vt_join(BITJOIN,636)@30
    assign i_xor_lobit_i_const_lambda_2_3818_93_vt_join_q = {i_acl_17_i_const_lambda_2_3818_46_vt_const_63_q, i_xor_lobit_i_const_lambda_2_3818_93_vt_select_0_b};

    // i_add_i_const_lambda_2_3818_94_rhsMSBs_select_bit_select_merged(BITSELECT,3268)@30
    assign i_add_i_const_lambda_2_3818_94_rhsMSBs_select_bit_select_merged_b = $signed(i_xor_lobit_i_const_lambda_2_3818_93_vt_join_q[63:3]);
    assign i_add_i_const_lambda_2_3818_94_rhsMSBs_select_bit_select_merged_c = $signed(i_xor_lobit_i_const_lambda_2_3818_93_vt_join_q[2:0]);

    // i_add_i_const_lambda_2_3818_94_split_join(BITJOIN,2496)@30
    assign i_add_i_const_lambda_2_3818_94_split_join_q = {i_add_i_const_lambda_2_3818_94_MSBs_sums_q, i_add_i_const_lambda_2_3818_94_rhsMSBs_select_bit_select_merged_c};

    // bgTrunc_i_add_i_const_lambda_2_3818_94_sel_x(BITSELECT,660)@30
    assign bgTrunc_i_add_i_const_lambda_2_3818_94_sel_x_b = i_add_i_const_lambda_2_3818_94_split_join_q[63:0];

    // i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged(BITSELECT,3269)@30
    assign i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_in = bgTrunc_i_add_i_const_lambda_2_3818_94_sel_x_b[55:0];
    assign i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_b = i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_in[0:0];
    assign i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_c = i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_in[55:3];

    // redist22_i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_c_1(DELAY,3346)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist22_i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_c_1_q <= i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_c;
        end
    end

    // redist21_i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_b_1(DELAY,3345)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist21_i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_b_1_q <= i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_b;
        end
    end

    // i_add_i_const_lambda_2_3818_94_vt_join(BITJOIN,137)@31
    assign i_add_i_const_lambda_2_3818_94_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, redist22_i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_c_1_q, i_add_i_const_lambda_2_3818_94_vt_const_2_q, redist21_i_add_i_const_lambda_2_3818_94_vt_select_0_bit_select_merged_b_1_q};

    // i_add19_i_const_lambda_2_3818_95(ADD,126)@31
    assign i_add19_i_const_lambda_2_3818_95_a = {1'b0, i_add_i_const_lambda_2_3818_94_vt_join_q};
    assign i_add19_i_const_lambda_2_3818_95_b = {1'b0, i_xor14_i_const_lambda_2_3818_92_vt_join_q};
    assign i_add19_i_const_lambda_2_3818_95_o = $unsigned(i_add19_i_const_lambda_2_3818_95_a) + $unsigned(i_add19_i_const_lambda_2_3818_95_b);
    assign i_add19_i_const_lambda_2_3818_95_q = i_add19_i_const_lambda_2_3818_95_o[64:0];

    // bgTrunc_i_add19_i_const_lambda_2_3818_95_sel_x(BITSELECT,658)@31
    assign bgTrunc_i_add19_i_const_lambda_2_3818_95_sel_x_b = i_add19_i_const_lambda_2_3818_95_q[63:0];

    // i_add19_i_const_lambda_2_3818_95_vt_select_57(BITSELECT,129)@31
    assign i_add19_i_const_lambda_2_3818_95_vt_select_57_b = bgTrunc_i_add19_i_const_lambda_2_3818_95_sel_x_b[57:0];

    // i_add19_i_const_lambda_2_3818_95_vt_join(BITJOIN,128)@31
    assign i_add19_i_const_lambda_2_3818_95_vt_join_q = {i_add19_i_const_lambda_2_3818_95_vt_const_63_q, i_add19_i_const_lambda_2_3818_95_vt_select_57_b};

    // i_and20_i_const_lambda_2_3818_96_BitSelect_for_a(BITSELECT,2515)@31
    assign i_and20_i_const_lambda_2_3818_96_BitSelect_for_a_b = $signed(i_add19_i_const_lambda_2_3818_95_vt_join_q[56:0]);

    // i_and20_i_const_lambda_2_3818_96_join(BITJOIN,2516)@31
    assign i_and20_i_const_lambda_2_3818_96_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and20_i_const_lambda_2_3818_96_BitSelect_for_a_b};

    // i_and20_i_const_lambda_2_3818_96_vt_select_56(BITSELECT,203)@31
    assign i_and20_i_const_lambda_2_3818_96_vt_select_56_b = i_and20_i_const_lambda_2_3818_96_join_q[56:0];

    // redist287_i_and20_i_const_lambda_2_3818_96_vt_select_56_b_1(DELAY,3611)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist287_i_and20_i_const_lambda_2_3818_96_vt_select_56_b_1_q <= i_and20_i_const_lambda_2_3818_96_vt_select_56_b;
        end
    end

    // i_and20_i_const_lambda_2_3818_96_vt_join(BITJOIN,202)@32
    assign i_and20_i_const_lambda_2_3818_96_vt_join_q = {i_acl_4_i_const_lambda_2_3818_123_vt_const_63_q, redist287_i_and20_i_const_lambda_2_3818_96_vt_select_56_b_1_q};

    // i_shr5_i_i_const_lambda_2_4016_0gr_shift_x_fs(BITSHIFT,2834)@32
    assign i_shr5_i_i_const_lambda_2_4016_0gr_shift_x_fs_qint = i_and20_i_const_lambda_2_3818_96_vt_join_q;
    assign i_shr5_i_i_const_lambda_2_4016_0gr_shift_x_fs_q = i_shr5_i_i_const_lambda_2_4016_0gr_shift_x_fs_qint[63:29];

    // i_shr5_i_i_const_lambda_2_3818_120_vt_select_27(BITSELECT,552)@32
    assign i_shr5_i_i_const_lambda_2_3818_120_vt_select_27_in = {29'b00000000000000000000000000000, i_shr5_i_i_const_lambda_2_4016_0gr_shift_x_fs_q};
    assign i_shr5_i_i_const_lambda_2_3818_120_vt_select_27_b = i_shr5_i_i_const_lambda_2_3818_120_vt_select_27_in[27:0];

    // i_shr5_i_i_const_lambda_2_3818_120_vt_join(BITJOIN,551)@32
    assign i_shr5_i_i_const_lambda_2_3818_120_vt_join_q = {i_shr17_i_const_lambda_2_3818_23_vt_const_63_q, i_shr5_i_i_const_lambda_2_3818_120_vt_select_27_b};

    // i_shr8_i_i_const_lambda_2_4021_0gr_shift_x_fs(BITSHIFT,2835)@32
    assign i_shr8_i_i_const_lambda_2_4021_0gr_shift_x_fs_qint = i_and20_i_const_lambda_2_3818_96_vt_join_q;
    assign i_shr8_i_i_const_lambda_2_4021_0gr_shift_x_fs_q = i_shr8_i_i_const_lambda_2_4021_0gr_shift_x_fs_qint[63:13];

    // i_shr8_i_i_const_lambda_2_3818_121_vt_select_43(BITSELECT,555)@32
    assign i_shr8_i_i_const_lambda_2_3818_121_vt_select_43_in = {13'b0000000000000, i_shr8_i_i_const_lambda_2_4021_0gr_shift_x_fs_q};
    assign i_shr8_i_i_const_lambda_2_3818_121_vt_select_43_b = i_shr8_i_i_const_lambda_2_3818_121_vt_select_43_in[43:0];

    // i_shr8_i_i_const_lambda_2_3818_121_vt_join(BITJOIN,554)@32
    assign i_shr8_i_i_const_lambda_2_3818_121_vt_join_q = {i_acl_13_op_i_const_lambda_2_3818_166_vt_const_31_q, i_shr8_i_i_const_lambda_2_3818_121_vt_select_43_b};

    // i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged(BITSELECT,3263)@32
    assign i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_in = i_and20_i_const_lambda_2_3818_96_vt_join_q[56:0];
    assign i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_b = $signed(i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_in[56:56]);
    assign i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_c = $signed(i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_in[39:24]);
    assign i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_d = $signed(i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_in[55:40]);

    // i_and2_i_i_const_lambda_2_3818_117_join(BITJOIN,2520)@32
    assign i_and2_i_i_const_lambda_2_3818_117_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_c, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and2_i_i_const_lambda_2_3818_117_vt_select_39(BITSELECT,221)@32
    assign i_and2_i_i_const_lambda_2_3818_117_vt_select_39_b = i_and2_i_i_const_lambda_2_3818_117_join_q[39:24];

    // i_and2_i_i_const_lambda_2_3818_117_vt_join(BITJOIN,220)@32
    assign i_and2_i_i_const_lambda_2_3818_117_vt_join_q = {i_and2_i_i_const_lambda_2_3818_117_vt_const_23_q, i_and2_i_i_const_lambda_2_3818_117_vt_select_39_b, i_and2_i_i_const_lambda_2_3818_117_vt_const_23_q};

    // i_cmp3_i_i_const_lambda_2_3818_118(LOGICAL,303)@32
    assign i_cmp3_i_i_const_lambda_2_3818_118_q = $unsigned(i_and2_i_i_const_lambda_2_3818_117_vt_join_q != c_i64_0_3818_231_q ? 1'b1 : 1'b0);

    // i_cond_i_i_const_lambda_2_3818_122(MUX,327)@32
    assign i_cond_i_i_const_lambda_2_3818_122_s = i_cmp3_i_i_const_lambda_2_3818_118_q;
    always_comb 
    begin
        unique case (i_cond_i_i_const_lambda_2_3818_122_s)
            1'b0 : i_cond_i_i_const_lambda_2_3818_122_q = i_and20_i_const_lambda_2_3818_96_vt_join_q;
            1'b1 : i_cond_i_i_const_lambda_2_3818_122_q = i_shr8_i_i_const_lambda_2_3818_121_vt_join_q;
            default : i_cond_i_i_const_lambda_2_3818_122_q = 64'b0;
        endcase
    end

    // i_cond_i_i_const_lambda_2_3818_122_vt_select_56(BITSELECT,330)@32
    assign i_cond_i_i_const_lambda_2_3818_122_vt_select_56_b = i_cond_i_i_const_lambda_2_3818_122_q[56:0];

    // i_cond_i_i_const_lambda_2_3818_122_vt_join(BITJOIN,329)@32
    assign i_cond_i_i_const_lambda_2_3818_122_vt_join_q = {i_acl_4_i_const_lambda_2_3818_123_vt_const_63_q, i_cond_i_i_const_lambda_2_3818_122_vt_select_56_b};

    // i_and_i_i_const_lambda_2_3818_114_join(BITJOIN,2542)@32
    assign i_and_i_i_const_lambda_2_3818_114_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_d, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and_i_i_const_lambda_2_3818_114_vt_select_55(BITSELECT,296)@32
    assign i_and_i_i_const_lambda_2_3818_114_vt_select_55_b = i_and_i_i_const_lambda_2_3818_114_join_q[55:40];

    // i_and_i_i_const_lambda_2_3818_114_vt_const_39(CONSTANT,293)
    assign i_and_i_i_const_lambda_2_3818_114_vt_const_39_q = 40'b0000000000000000000000000000000000000000;

    // i_and_i_i_const_lambda_2_3818_114_vt_join(BITJOIN,295)@32
    assign i_and_i_i_const_lambda_2_3818_114_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, i_and_i_i_const_lambda_2_3818_114_vt_select_55_b, i_and_i_i_const_lambda_2_3818_114_vt_const_39_q};

    // i_cmp_i_i_const_lambda_2_3818_115(LOGICAL,310)@32
    assign i_cmp_i_i_const_lambda_2_3818_115_q = $unsigned(i_and_i_i_const_lambda_2_3818_114_vt_join_q != c_i64_0_3818_231_q ? 1'b1 : 1'b0);

    // i_acl_4_i_const_lambda_2_3818_123(MUX,109)@32
    assign i_acl_4_i_const_lambda_2_3818_123_s = i_cmp_i_i_const_lambda_2_3818_115_q;
    always_comb 
    begin
        unique case (i_acl_4_i_const_lambda_2_3818_123_s)
            1'b0 : i_acl_4_i_const_lambda_2_3818_123_q = i_cond_i_i_const_lambda_2_3818_122_vt_join_q;
            1'b1 : i_acl_4_i_const_lambda_2_3818_123_q = i_shr5_i_i_const_lambda_2_3818_120_vt_join_q;
            default : i_acl_4_i_const_lambda_2_3818_123_q = 64'b0;
        endcase
    end

    // i_acl_4_i_const_lambda_2_3818_123_vt_select_56(BITSELECT,112)@32
    assign i_acl_4_i_const_lambda_2_3818_123_vt_select_56_b = i_acl_4_i_const_lambda_2_3818_123_q[56:0];

    // i_acl_4_i_const_lambda_2_3818_123_vt_join(BITJOIN,111)@32
    assign i_acl_4_i_const_lambda_2_3818_123_vt_join_q = {i_acl_4_i_const_lambda_2_3818_123_vt_const_63_q, i_acl_4_i_const_lambda_2_3818_123_vt_select_56_b};

    // i_cond11_tr_i_i_const_lambda_2_3818_124_sel_x(BITSELECT,698)@32
    assign i_cond11_tr_i_i_const_lambda_2_3818_124_sel_x_b = i_acl_4_i_const_lambda_2_3818_123_vt_join_q[31:0];

    // i_conv_i_i_const_lambda_2_3818_125_BitSelect_for_a(BITSELECT,2552)@32
    assign i_conv_i_i_const_lambda_2_3818_125_BitSelect_for_a_b = $signed(i_cond11_tr_i_i_const_lambda_2_3818_124_sel_x_b[26:0]);

    // i_conv_i_i_const_lambda_2_3818_125_join(BITJOIN,2553)@32
    assign i_conv_i_i_const_lambda_2_3818_125_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, i_conv_i_i_const_lambda_2_3818_125_BitSelect_for_a_b};

    // i_conv_i_i_const_lambda_2_3818_125_vt_select_26(BITSELECT,377)@32
    assign i_conv_i_i_const_lambda_2_3818_125_vt_select_26_b = i_conv_i_i_const_lambda_2_3818_125_join_q[26:0];

    // redist279_i_conv_i_i_const_lambda_2_3818_125_vt_select_26_b_1(DELAY,3603)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist279_i_conv_i_i_const_lambda_2_3818_125_vt_select_26_b_1_q <= i_conv_i_i_const_lambda_2_3818_125_vt_select_26_b;
        end
    end

    // i_conv_i_i_const_lambda_2_3818_125_vt_join(BITJOIN,376)@33
    assign i_conv_i_i_const_lambda_2_3818_125_vt_join_q = {i_acl_17_i25_const_lambda_2_3818_164_vt_const_63_q, redist279_i_conv_i_i_const_lambda_2_3818_125_vt_select_26_b_1_q};

    // i_acl_optimized_clz_27_call_i_i_const_lambda_2_3818_126(EXTIFACE,125)@33
    assign i_acl_optimized_clz_27_call_i_i_const_lambda_2_3818_126_dataa = i_conv_i_i_const_lambda_2_3818_125_vt_join_q;
    acl_optimized_clz_27 thei_acl_optimized_clz_27_call_i_i_const_lambda_2_3818_126 (
        .dataa(i_conv_i_i_const_lambda_2_3818_125_vt_join_q),
        .result(i_acl_optimized_clz_27_call_i_i_const_lambda_2_3818_126_result)
    );

    // i_cond19_i_i_const_lambda_2_3818_127_vt_const_31(CONSTANT,315)
    assign i_cond19_i_i_const_lambda_2_3818_127_vt_const_31_q = 28'b0000000000000000000000000001;

    // c_i32_16_3818_251(CONSTANT,21)
    assign c_i32_16_3818_251_q = 32'b00000000000000000000000000010000;

    // c_i32_29_3818_265(CONSTANT,26)
    assign c_i32_29_3818_265_q = 32'b00000000000000000000000000011101;

    // redist283_i_cmp3_i_i_const_lambda_2_3818_118_q_1(DELAY,3607)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist283_i_cmp3_i_i_const_lambda_2_3818_118_q_1_q <= i_cmp3_i_i_const_lambda_2_3818_118_q;
        end
    end

    // i_cond19_i_i_const_lambda_2_3818_127(MUX,313)@33
    assign i_cond19_i_i_const_lambda_2_3818_127_s = redist283_i_cmp3_i_i_const_lambda_2_3818_118_q_1_q;
    always_comb 
    begin
        unique case (i_cond19_i_i_const_lambda_2_3818_127_s)
            1'b0 : i_cond19_i_i_const_lambda_2_3818_127_q = c_i32_29_3818_265_q;
            1'b1 : i_cond19_i_i_const_lambda_2_3818_127_q = c_i32_16_3818_251_q;
            default : i_cond19_i_i_const_lambda_2_3818_127_q = 32'b0;
        endcase
    end

    // i_cond19_i_i_const_lambda_2_3818_127_vt_select_0_bit_select_merged(BITSELECT,3264)@33
    assign i_cond19_i_i_const_lambda_2_3818_127_vt_select_0_bit_select_merged_in = i_cond19_i_i_const_lambda_2_3818_127_q[3:0];
    assign i_cond19_i_i_const_lambda_2_3818_127_vt_select_0_bit_select_merged_b = i_cond19_i_i_const_lambda_2_3818_127_vt_select_0_bit_select_merged_in[0:0];
    assign i_cond19_i_i_const_lambda_2_3818_127_vt_select_0_bit_select_merged_c = i_cond19_i_i_const_lambda_2_3818_127_vt_select_0_bit_select_merged_in[3:2];

    // i_cond19_i_i_const_lambda_2_3818_127_vt_join(BITJOIN,316)@33
    assign i_cond19_i_i_const_lambda_2_3818_127_vt_join_q = {i_cond19_i_i_const_lambda_2_3818_127_vt_const_31_q, i_cond19_i_i_const_lambda_2_3818_127_vt_select_0_bit_select_merged_c, GND_q, i_cond19_i_i_const_lambda_2_3818_127_vt_select_0_bit_select_merged_b};

    // redist281_i_cmp_i_i_const_lambda_2_3818_115_q_1(DELAY,3605)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist281_i_cmp_i_i_const_lambda_2_3818_115_q_1_q <= i_cmp_i_i_const_lambda_2_3818_115_q;
        end
    end

    // i_acl_5_i_const_lambda_2_3818_128(MUX,113)@33
    assign i_acl_5_i_const_lambda_2_3818_128_s = redist281_i_cmp_i_i_const_lambda_2_3818_115_q_1_q;
    always_comb 
    begin
        unique case (i_acl_5_i_const_lambda_2_3818_128_s)
            1'b0 : i_acl_5_i_const_lambda_2_3818_128_q = i_cond19_i_i_const_lambda_2_3818_127_vt_join_q;
            1'b1 : i_acl_5_i_const_lambda_2_3818_128_q = c_i32_0_3818_245_q;
            default : i_acl_5_i_const_lambda_2_3818_128_q = 32'b0;
        endcase
    end

    // i_acl_5_i_const_lambda_2_3818_128_vt_select_0_bit_select_merged(BITSELECT,3261)@33
    assign i_acl_5_i_const_lambda_2_3818_128_vt_select_0_bit_select_merged_in = i_acl_5_i_const_lambda_2_3818_128_q[4:0];
    assign i_acl_5_i_const_lambda_2_3818_128_vt_select_0_bit_select_merged_b = i_acl_5_i_const_lambda_2_3818_128_vt_select_0_bit_select_merged_in[0:0];
    assign i_acl_5_i_const_lambda_2_3818_128_vt_select_0_bit_select_merged_c = i_acl_5_i_const_lambda_2_3818_128_vt_select_0_bit_select_merged_in[4:2];

    // i_acl_5_i_const_lambda_2_3818_128_vt_join(BITJOIN,116)@33
    assign i_acl_5_i_const_lambda_2_3818_128_vt_join_q = {i_acl_5_i_const_lambda_2_3818_128_vt_const_31_q, i_acl_5_i_const_lambda_2_3818_128_vt_select_0_bit_select_merged_c, GND_q, i_acl_5_i_const_lambda_2_3818_128_vt_select_0_bit_select_merged_b};

    // i_add_i_i17_const_lambda_2_3818_129(ADD,140)@33
    assign i_add_i_i17_const_lambda_2_3818_129_a = {1'b0, i_acl_5_i_const_lambda_2_3818_128_vt_join_q};
    assign i_add_i_i17_const_lambda_2_3818_129_b = {1'b0, i_acl_optimized_clz_27_call_i_i_const_lambda_2_3818_126_result};
    assign i_add_i_i17_const_lambda_2_3818_129_o = $unsigned(i_add_i_i17_const_lambda_2_3818_129_a) + $unsigned(i_add_i_i17_const_lambda_2_3818_129_b);
    assign i_add_i_i17_const_lambda_2_3818_129_q = i_add_i_i17_const_lambda_2_3818_129_o[32:0];

    // bgTrunc_i_add_i_i17_const_lambda_2_3818_129_sel_x(BITSELECT,661)@33
    assign bgTrunc_i_add_i_i17_const_lambda_2_3818_129_sel_x_b = i_add_i_i17_const_lambda_2_3818_129_q[31:0];

    // i_and10_i_const_lambda_2_3818_97_join(BITJOIN,2500)@32
    assign i_and10_i_const_lambda_2_3818_97_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and10_i_const_lambda_2_3818_97_BitSelect_for_a_bit_select_merged_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and10_i_const_lambda_2_3818_97_vt_select_56(BITSELECT,150)@32
    assign i_and10_i_const_lambda_2_3818_97_vt_select_56_b = i_and10_i_const_lambda_2_3818_97_join_q[56:56];

    // i_and10_i_const_lambda_2_3818_97_vt_const_55(CONSTANT,147)
    assign i_and10_i_const_lambda_2_3818_97_vt_const_55_q = 56'b00000000000000000000000000000000000000000000000000000000;

    // i_and10_i_const_lambda_2_3818_97_vt_join(BITJOIN,149)@32
    assign i_and10_i_const_lambda_2_3818_97_vt_join_q = {i_acl_4_i_const_lambda_2_3818_123_vt_const_63_q, i_and10_i_const_lambda_2_3818_97_vt_select_56_b, i_and10_i_const_lambda_2_3818_97_vt_const_55_q};

    // i_tobool11_i_const_lambda_2_3818_98(LOGICAL,590)@32
    assign i_tobool11_i_const_lambda_2_3818_98_q = $unsigned(i_and10_i_const_lambda_2_3818_97_vt_join_q == c_i64_0_3818_231_q ? 1'b1 : 1'b0);

    // redist263_i_tobool11_i_const_lambda_2_3818_98_q_1(DELAY,3587)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist263_i_tobool11_i_const_lambda_2_3818_98_q_1_q <= i_tobool11_i_const_lambda_2_3818_98_q;
        end
    end

    // i_acl_9_i_const_lambda_2_3818_132(MUX,123)@33 + 1
    assign i_acl_9_i_const_lambda_2_3818_132_s = redist263_i_tobool11_i_const_lambda_2_3818_98_q_1_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (i_acl_9_i_const_lambda_2_3818_132_s)
                1'b0 : i_acl_9_i_const_lambda_2_3818_132_q <= c_i32_0_3818_245_q;
                1'b1 : i_acl_9_i_const_lambda_2_3818_132_q <= bgTrunc_i_add_i_i17_const_lambda_2_3818_129_sel_x_b;
                default : i_acl_9_i_const_lambda_2_3818_132_q <= 32'b0;
            endcase
        end
    end

    // i_and37_i_const_lambda_2_3818_134_vt_const_31(CONSTANT,231)
    assign i_and37_i_const_lambda_2_3818_134_vt_const_31_q = 25'b0000000000000000000000000;

    // i_and37_i_const_lambda_2_3818_134_BitSelect_for_a(BITSELECT,2521)@34
    assign i_and37_i_const_lambda_2_3818_134_BitSelect_for_a_b = $signed(i_acl_9_i_const_lambda_2_3818_132_q[6:6]);

    // i_and37_i_const_lambda_2_3818_134_join(BITJOIN,2522)@34
    assign i_and37_i_const_lambda_2_3818_134_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and37_i_const_lambda_2_3818_134_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and37_i_const_lambda_2_3818_134_vt_select_6(BITSELECT,234)@34
    assign i_and37_i_const_lambda_2_3818_134_vt_select_6_b = i_and37_i_const_lambda_2_3818_134_join_q[6:6];

    // i_and37_i_const_lambda_2_3818_134_vt_join(BITJOIN,233)@34
    assign i_and37_i_const_lambda_2_3818_134_vt_join_q = {i_and37_i_const_lambda_2_3818_134_vt_const_31_q, i_and37_i_const_lambda_2_3818_134_vt_select_6_b, i_add19_i_const_lambda_2_3818_95_vt_const_63_q};

    // i_tobool38_i_const_lambda_2_3818_135(LOGICAL,592)@34
    assign i_tobool38_i_const_lambda_2_3818_135_q = $unsigned(i_and37_i_const_lambda_2_3818_134_vt_join_q == c_i32_0_3818_245_q ? 1'b1 : 1'b0);

    // i_leading_zeros_1_i_const_lambda_2_3818_137(MUX,399)@34 + 1
    assign i_leading_zeros_1_i_const_lambda_2_3818_137_s = i_tobool38_i_const_lambda_2_3818_135_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (i_leading_zeros_1_i_const_lambda_2_3818_137_s)
                1'b0 : i_leading_zeros_1_i_const_lambda_2_3818_137_q <= c_i32_63_3818_249_q;
                1'b1 : i_leading_zeros_1_i_const_lambda_2_3818_137_q <= i_acl_9_i_const_lambda_2_3818_132_q;
                default : i_leading_zeros_1_i_const_lambda_2_3818_137_q <= 32'b0;
            endcase
        end
    end

    // i_cmp41_i_const_lambda_2_3818_138(COMPARE,304)@35
    assign i_cmp41_i_const_lambda_2_3818_138_a = {2'b00, i_i16_const_lambda_2_3818_113_vt_join_q};
    assign i_cmp41_i_const_lambda_2_3818_138_b = {2'b00, i_leading_zeros_1_i_const_lambda_2_3818_137_q};
    assign i_cmp41_i_const_lambda_2_3818_138_o = $unsigned(i_cmp41_i_const_lambda_2_3818_138_a) - $unsigned(i_cmp41_i_const_lambda_2_3818_138_b);
    assign i_cmp41_i_const_lambda_2_3818_138_c[0] = i_cmp41_i_const_lambda_2_3818_138_o[33];

    // i_leading_zeros_2_i_const_lambda_2_3818_139(MUX,400)@35
    assign i_leading_zeros_2_i_const_lambda_2_3818_139_s = i_cmp41_i_const_lambda_2_3818_138_c;
    always_comb 
    begin
        unique case (i_leading_zeros_2_i_const_lambda_2_3818_139_s)
            1'b0 : i_leading_zeros_2_i_const_lambda_2_3818_139_q = i_leading_zeros_1_i_const_lambda_2_3818_137_q;
            1'b1 : i_leading_zeros_2_i_const_lambda_2_3818_139_q = i_i16_const_lambda_2_3818_113_vt_join_q;
            default : i_leading_zeros_2_i_const_lambda_2_3818_139_q = 32'b0;
        endcase
    end

    // i_leading_zeros_2_i_const_lambda_2_3818_139_vt_select_5(BITSELECT,403)@35
    assign i_leading_zeros_2_i_const_lambda_2_3818_139_vt_select_5_b = i_leading_zeros_2_i_const_lambda_2_3818_139_q[5:0];

    // redist275_i_leading_zeros_2_i_const_lambda_2_3818_139_vt_select_5_b_1(DELAY,3599)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist275_i_leading_zeros_2_i_const_lambda_2_3818_139_vt_select_5_b_1_q <= i_leading_zeros_2_i_const_lambda_2_3818_139_vt_select_5_b;
        end
    end

    // i_leading_zeros_2_i_const_lambda_2_3818_139_vt_join(BITJOIN,402)@36
    assign i_leading_zeros_2_i_const_lambda_2_3818_139_vt_join_q = {i_and110_i_const_lambda_2_3818_59_vt_const_31_q, redist275_i_leading_zeros_2_i_const_lambda_2_3818_139_vt_select_5_b_1_q};

    // i_acl_10_i_const_lambda_2_3818_133(MUX,64)@33
    assign i_acl_10_i_const_lambda_2_3818_133_s = redist263_i_tobool11_i_const_lambda_2_3818_98_q_1_q;
    always_comb 
    begin
        unique case (i_acl_10_i_const_lambda_2_3818_133_s)
            1'b0 : i_acl_10_i_const_lambda_2_3818_133_q = c_i32_1_3818_255_q;
            1'b1 : i_acl_10_i_const_lambda_2_3818_133_q = c_i32_0_3818_245_q;
            default : i_acl_10_i_const_lambda_2_3818_133_q = 32'b0;
        endcase
    end

    // i_acl_10_i_const_lambda_2_3818_133_vt_select_0(BITSELECT,67)@33
    assign i_acl_10_i_const_lambda_2_3818_133_vt_select_0_b = i_acl_10_i_const_lambda_2_3818_133_q[0:0];

    // i_acl_10_i_const_lambda_2_3818_133_vt_join(BITJOIN,66)@33
    assign i_acl_10_i_const_lambda_2_3818_133_vt_join_q = {i_acl_10_i_const_lambda_2_3818_133_vt_const_31_q, i_acl_10_i_const_lambda_2_3818_133_vt_select_0_b};

    // i_add_i21_const_lambda_2_3818_152(ADD,130)@33
    assign i_add_i21_const_lambda_2_3818_152_a = {1'b0, i_acl_10_i_const_lambda_2_3818_133_vt_join_q};
    assign i_add_i21_const_lambda_2_3818_152_b = {1'b0, redist292_i_acl_19_i_const_lambda_2_3818_48_vt_join_q_6_q};
    assign i_add_i21_const_lambda_2_3818_152_o = $unsigned(i_add_i21_const_lambda_2_3818_152_a) + $unsigned(i_add_i21_const_lambda_2_3818_152_b);
    assign i_add_i21_const_lambda_2_3818_152_q = i_add_i21_const_lambda_2_3818_152_o[32:0];

    // bgTrunc_i_add_i21_const_lambda_2_3818_152_sel_x(BITSELECT,659)@33
    assign bgTrunc_i_add_i21_const_lambda_2_3818_152_sel_x_b = i_add_i21_const_lambda_2_3818_152_q[31:0];

    // i_add_i21_const_lambda_2_3818_152_vt_select_11(BITSELECT,133)@33
    assign i_add_i21_const_lambda_2_3818_152_vt_select_11_b = bgTrunc_i_add_i21_const_lambda_2_3818_152_sel_x_b[11:0];

    // redist290_i_add_i21_const_lambda_2_3818_152_vt_select_11_b_3(DELAY,3614)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist290_i_add_i21_const_lambda_2_3818_152_vt_select_11_b_3_delay_0 <= $unsigned(i_add_i21_const_lambda_2_3818_152_vt_select_11_b);
            redist290_i_add_i21_const_lambda_2_3818_152_vt_select_11_b_3_delay_1 <= redist290_i_add_i21_const_lambda_2_3818_152_vt_select_11_b_3_delay_0;
            redist290_i_add_i21_const_lambda_2_3818_152_vt_select_11_b_3_q <= $signed(redist290_i_add_i21_const_lambda_2_3818_152_vt_select_11_b_3_delay_1);
        end
    end

    // i_add_i21_const_lambda_2_3818_152_vt_join(BITJOIN,132)@36
    assign i_add_i21_const_lambda_2_3818_152_vt_join_q = {i_acl_13_op_i_const_lambda_2_3818_166_vt_const_31_q, redist290_i_add_i21_const_lambda_2_3818_152_vt_select_11_b_3_q};

    // i_sub55_i_const_lambda_2_3818_156(SUB,574)@36
    assign i_sub55_i_const_lambda_2_3818_156_a = $unsigned({1'b0, i_add_i21_const_lambda_2_3818_152_vt_join_q});
    assign i_sub55_i_const_lambda_2_3818_156_b = $unsigned({1'b0, i_leading_zeros_2_i_const_lambda_2_3818_139_vt_join_q});
    assign i_sub55_i_const_lambda_2_3818_156_o = $unsigned($signed(i_sub55_i_const_lambda_2_3818_156_a) - $signed(i_sub55_i_const_lambda_2_3818_156_b));
    assign i_sub55_i_const_lambda_2_3818_156_q = $signed(i_sub55_i_const_lambda_2_3818_156_o[32:0]);

    // bgTrunc_i_sub55_i_const_lambda_2_3818_156_sel_x(BITSELECT,663)@36
    assign bgTrunc_i_sub55_i_const_lambda_2_3818_156_sel_x_b = $unsigned(i_sub55_i_const_lambda_2_3818_156_q[31:0]);

    // i_sub55_op_i_const_lambda_2_3818_165_BitSelect_for_a(BITSELECT,2596)@36
    assign i_sub55_op_i_const_lambda_2_3818_165_BitSelect_for_a_b = $signed(bgTrunc_i_sub55_i_const_lambda_2_3818_156_sel_x_b[11:0]);

    // i_sub55_op_i_const_lambda_2_3818_165_join(BITJOIN,2597)@36
    assign i_sub55_op_i_const_lambda_2_3818_165_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_sub55_op_i_const_lambda_2_3818_165_BitSelect_for_a_b};

    // i_sub55_op_i_const_lambda_2_3818_165_vt_select_11(BITSELECT,578)@36
    assign i_sub55_op_i_const_lambda_2_3818_165_vt_select_11_b = i_sub55_op_i_const_lambda_2_3818_165_join_q[11:0];

    // redist266_i_sub55_op_i_const_lambda_2_3818_165_vt_select_11_b_2(DELAY,3590)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist266_i_sub55_op_i_const_lambda_2_3818_165_vt_select_11_b_2_delay_0 <= $unsigned(i_sub55_op_i_const_lambda_2_3818_165_vt_select_11_b);
            redist266_i_sub55_op_i_const_lambda_2_3818_165_vt_select_11_b_2_q <= $signed(redist266_i_sub55_op_i_const_lambda_2_3818_165_vt_select_11_b_2_delay_0);
        end
    end

    // i_sub55_op_i_const_lambda_2_3818_165_vt_join(BITJOIN,577)@38
    assign i_sub55_op_i_const_lambda_2_3818_165_vt_join_q = {i_acl_13_op_i_const_lambda_2_3818_166_vt_const_31_q, redist266_i_sub55_op_i_const_lambda_2_3818_165_vt_select_11_b_2_q};

    // i_cmp59_i_const_lambda_2_3818_157(LOGICAL,306)@36 + 1
    assign i_cmp59_i_const_lambda_2_3818_157_qi = $unsigned(i_add_i21_const_lambda_2_3818_152_vt_join_q == i_leading_zeros_2_i_const_lambda_2_3818_139_vt_join_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp59_i_const_lambda_2_3818_157_delay ( .xin(i_cmp59_i_const_lambda_2_3818_157_qi), .xout(i_cmp59_i_const_lambda_2_3818_157_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist282_i_cmp59_i_const_lambda_2_3818_157_q_2(DELAY,3606)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist282_i_cmp59_i_const_lambda_2_3818_157_q_2_q <= i_cmp59_i_const_lambda_2_3818_157_q;
        end
    end

    // leftShiftStage2Idx3Rng48_uid2680_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITSELECT,2679)@37
    assign leftShiftStage2Idx3Rng48_uid2680_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in = leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q[15:0];
    assign leftShiftStage2Idx3Rng48_uid2680_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b = $signed(leftShiftStage2Idx3Rng48_uid2680_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in[15:0]);

    // leftShiftStage2Idx3_uid2681_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITJOIN,2680)@37
    assign leftShiftStage2Idx3_uid2681_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = {leftShiftStage2Idx3Rng48_uid2680_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b, leftShiftStage1Idx3Pad48_uid2643_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q};

    // leftShiftStage2Idx2Rng32_uid2677_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITSELECT,2676)@37
    assign leftShiftStage2Idx2Rng32_uid2677_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in = leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q[31:0];
    assign leftShiftStage2Idx2Rng32_uid2677_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b = $signed(leftShiftStage2Idx2Rng32_uid2677_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in[31:0]);

    // leftShiftStage2Idx2_uid2678_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITJOIN,2677)@37
    assign leftShiftStage2Idx2_uid2678_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = {leftShiftStage2Idx2Rng32_uid2677_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b, c_i32_0_3818_245_q};

    // leftShiftStage2Idx1Rng16_uid2674_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITSELECT,2673)@37
    assign leftShiftStage2Idx1Rng16_uid2674_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in = leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q[47:0];
    assign leftShiftStage2Idx1Rng16_uid2674_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b = $signed(leftShiftStage2Idx1Rng16_uid2674_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in[47:0]);

    // leftShiftStage2Idx1_uid2675_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITJOIN,2674)@37
    assign leftShiftStage2Idx1_uid2675_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = {leftShiftStage2Idx1Rng16_uid2674_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b, zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // leftShiftStage1Idx3Rng12_uid2669_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITSELECT,2668)@36
    assign leftShiftStage1Idx3Rng12_uid2669_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in = leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q[51:0];
    assign leftShiftStage1Idx3Rng12_uid2669_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b = $signed(leftShiftStage1Idx3Rng12_uid2669_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in[51:0]);

    // leftShiftStage1Idx3_uid2670_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITJOIN,2669)@36
    assign leftShiftStage1Idx3_uid2670_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = {leftShiftStage1Idx3Rng12_uid2669_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b, i_and29_i_const_lambda_2_3818_27_vt_const_11_q};

    // leftShiftStage1Idx2Rng8_uid2666_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITSELECT,2665)@36
    assign leftShiftStage1Idx2Rng8_uid2666_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in = leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q[55:0];
    assign leftShiftStage1Idx2Rng8_uid2666_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b = $signed(leftShiftStage1Idx2Rng8_uid2666_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in[55:0]);

    // leftShiftStage1Idx2_uid2667_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITJOIN,2666)@36
    assign leftShiftStage1Idx2_uid2667_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = {leftShiftStage1Idx2Rng8_uid2666_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q};

    // leftShiftStage1Idx1Rng4_uid2663_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITSELECT,2662)@36
    assign leftShiftStage1Idx1Rng4_uid2663_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in = leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q[59:0];
    assign leftShiftStage1Idx1Rng4_uid2663_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b = $signed(leftShiftStage1Idx1Rng4_uid2663_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in[59:0]);

    // leftShiftStage1Idx1_uid2664_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITJOIN,2663)@36
    assign leftShiftStage1Idx1_uid2664_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = {leftShiftStage1Idx1Rng4_uid2663_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b, i_and122_i_const_lambda_2_3818_63_vt_const_3_q};

    // leftShiftStage0Idx3Rng3_uid2658_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITSELECT,2657)@36
    assign leftShiftStage0Idx3Rng3_uid2658_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in = i_and51_i_const_lambda_2_3818_148_vt_join_q[60:0];
    assign leftShiftStage0Idx3Rng3_uid2658_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b = $signed(leftShiftStage0Idx3Rng3_uid2658_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in[60:0]);

    // leftShiftStage0Idx3_uid2659_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITJOIN,2658)@36
    assign leftShiftStage0Idx3_uid2659_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = {leftShiftStage0Idx3Rng3_uid2658_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // leftShiftStage0Idx2Rng2_uid2655_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITSELECT,2654)@36
    assign leftShiftStage0Idx2Rng2_uid2655_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in = i_and51_i_const_lambda_2_3818_148_vt_join_q[61:0];
    assign leftShiftStage0Idx2Rng2_uid2655_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b = $signed(leftShiftStage0Idx2Rng2_uid2655_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in[61:0]);

    // leftShiftStage0Idx2_uid2656_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITJOIN,2655)@36
    assign leftShiftStage0Idx2_uid2656_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = {leftShiftStage0Idx2Rng2_uid2655_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b, i_add_i_const_lambda_2_3818_94_vt_const_2_q};

    // leftShiftStage0Idx1Rng1_uid2652_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITSELECT,2651)@36
    assign leftShiftStage0Idx1Rng1_uid2652_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in = i_and51_i_const_lambda_2_3818_148_vt_join_q[62:0];
    assign leftShiftStage0Idx1Rng1_uid2652_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b = $signed(leftShiftStage0Idx1Rng1_uid2652_i_shl54_i_const_lambda_2_4068_0gr_shift_x_in[62:0]);

    // leftShiftStage0Idx1_uid2653_i_shl54_i_const_lambda_2_4068_0gr_shift_x(BITJOIN,2652)@36
    assign leftShiftStage0Idx1_uid2653_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = {leftShiftStage0Idx1Rng1_uid2652_i_shl54_i_const_lambda_2_4068_0gr_shift_x_b, GND_q};

    // leftShiftStage1Idx3Rng48_uid2644_i_shl50_i_const_lambda_2_4060_0gr_shift_x(BITSELECT,2643)@36
    assign leftShiftStage1Idx3Rng48_uid2644_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in = leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q[15:0];
    assign leftShiftStage1Idx3Rng48_uid2644_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b = $signed(leftShiftStage1Idx3Rng48_uid2644_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in[15:0]);

    // leftShiftStage1Idx3_uid2645_i_shl50_i_const_lambda_2_4060_0gr_shift_x(BITJOIN,2644)@36
    assign leftShiftStage1Idx3_uid2645_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = {leftShiftStage1Idx3Rng48_uid2644_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b, leftShiftStage1Idx3Pad48_uid2643_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q};

    // leftShiftStage1Idx2Rng32_uid2641_i_shl50_i_const_lambda_2_4060_0gr_shift_x(BITSELECT,2640)@36
    assign leftShiftStage1Idx2Rng32_uid2641_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in = leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q[31:0];
    assign leftShiftStage1Idx2Rng32_uid2641_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b = $signed(leftShiftStage1Idx2Rng32_uid2641_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in[31:0]);

    // leftShiftStage1Idx2_uid2642_i_shl50_i_const_lambda_2_4060_0gr_shift_x(BITJOIN,2641)@36
    assign leftShiftStage1Idx2_uid2642_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = {leftShiftStage1Idx2Rng32_uid2641_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b, c_i32_0_3818_245_q};

    // leftShiftStage1Idx1Rng16_uid2638_i_shl50_i_const_lambda_2_4060_0gr_shift_x(BITSELECT,2637)@36
    assign leftShiftStage1Idx1Rng16_uid2638_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in = leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q[47:0];
    assign leftShiftStage1Idx1Rng16_uid2638_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b = $signed(leftShiftStage1Idx1Rng16_uid2638_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in[47:0]);

    // leftShiftStage1Idx1_uid2639_i_shl50_i_const_lambda_2_4060_0gr_shift_x(BITJOIN,2638)@36
    assign leftShiftStage1Idx1_uid2639_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = {leftShiftStage1Idx1Rng16_uid2638_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b, zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // leftShiftStage0Idx3Rng12_uid2633_i_shl50_i_const_lambda_2_4060_0gr_shift_x(BITSELECT,2632)@36
    assign leftShiftStage0Idx3Rng12_uid2633_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in = i_and47_i_const_lambda_2_3818_144_vt_join_q[51:0];
    assign leftShiftStage0Idx3Rng12_uid2633_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b = $signed(leftShiftStage0Idx3Rng12_uid2633_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in[51:0]);

    // leftShiftStage0Idx3_uid2634_i_shl50_i_const_lambda_2_4060_0gr_shift_x(BITJOIN,2633)@36
    assign leftShiftStage0Idx3_uid2634_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = {leftShiftStage0Idx3Rng12_uid2633_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b, i_and29_i_const_lambda_2_3818_27_vt_const_11_q};

    // leftShiftStage0Idx2Rng8_uid2630_i_shl50_i_const_lambda_2_4060_0gr_shift_x(BITSELECT,2629)@36
    assign leftShiftStage0Idx2Rng8_uid2630_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in = i_and47_i_const_lambda_2_3818_144_vt_join_q[55:0];
    assign leftShiftStage0Idx2Rng8_uid2630_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b = $signed(leftShiftStage0Idx2Rng8_uid2630_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in[55:0]);

    // leftShiftStage0Idx2_uid2631_i_shl50_i_const_lambda_2_4060_0gr_shift_x(BITJOIN,2630)@36
    assign leftShiftStage0Idx2_uid2631_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = {leftShiftStage0Idx2Rng8_uid2630_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q};

    // leftShiftStage0Idx1Rng4_uid2627_i_shl50_i_const_lambda_2_4060_0gr_shift_x(BITSELECT,2626)@36
    assign leftShiftStage0Idx1Rng4_uid2627_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in = i_and47_i_const_lambda_2_3818_144_vt_join_q[59:0];
    assign leftShiftStage0Idx1Rng4_uid2627_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b = $signed(leftShiftStage0Idx1Rng4_uid2627_i_shl50_i_const_lambda_2_4060_0gr_shift_x_in[59:0]);

    // leftShiftStage0Idx1_uid2628_i_shl50_i_const_lambda_2_4060_0gr_shift_x(BITJOIN,2627)@36
    assign leftShiftStage0Idx1_uid2628_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = {leftShiftStage0Idx1Rng4_uid2627_i_shl50_i_const_lambda_2_4060_0gr_shift_x_b, i_and122_i_const_lambda_2_3818_63_vt_const_3_q};

    // leftShiftStage0Idx3Rng48_uid2694_i_shl_i20_const_lambda_2_4052_0gr_shift_x(BITSELECT,2693)@36
    assign leftShiftStage0Idx3Rng48_uid2694_i_shl_i20_const_lambda_2_4052_0gr_shift_x_in = i_and45_i_const_lambda_2_3818_140_vt_join_q[15:0];
    assign leftShiftStage0Idx3Rng48_uid2694_i_shl_i20_const_lambda_2_4052_0gr_shift_x_b = $signed(leftShiftStage0Idx3Rng48_uid2694_i_shl_i20_const_lambda_2_4052_0gr_shift_x_in[15:0]);

    // leftShiftStage0Idx3_uid2695_i_shl_i20_const_lambda_2_4052_0gr_shift_x(BITJOIN,2694)@36
    assign leftShiftStage0Idx3_uid2695_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q = {leftShiftStage0Idx3Rng48_uid2694_i_shl_i20_const_lambda_2_4052_0gr_shift_x_b, leftShiftStage1Idx3Pad48_uid2643_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q};

    // leftShiftStage0Idx2Rng32_uid2691_i_shl_i20_const_lambda_2_4052_0gr_shift_x(BITSELECT,2690)@36
    assign leftShiftStage0Idx2Rng32_uid2691_i_shl_i20_const_lambda_2_4052_0gr_shift_x_in = i_and45_i_const_lambda_2_3818_140_vt_join_q[31:0];
    assign leftShiftStage0Idx2Rng32_uid2691_i_shl_i20_const_lambda_2_4052_0gr_shift_x_b = $signed(leftShiftStage0Idx2Rng32_uid2691_i_shl_i20_const_lambda_2_4052_0gr_shift_x_in[31:0]);

    // leftShiftStage0Idx2_uid2692_i_shl_i20_const_lambda_2_4052_0gr_shift_x(BITJOIN,2691)@36
    assign leftShiftStage0Idx2_uid2692_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q = {leftShiftStage0Idx2Rng32_uid2691_i_shl_i20_const_lambda_2_4052_0gr_shift_x_b, c_i32_0_3818_245_q};

    // leftShiftStage0Idx1Rng16_uid2688_i_shl_i20_const_lambda_2_4052_0gr_shift_x(BITSELECT,2687)@36
    assign leftShiftStage0Idx1Rng16_uid2688_i_shl_i20_const_lambda_2_4052_0gr_shift_x_in = i_and45_i_const_lambda_2_3818_140_vt_join_q[47:0];
    assign leftShiftStage0Idx1Rng16_uid2688_i_shl_i20_const_lambda_2_4052_0gr_shift_x_b = $signed(leftShiftStage0Idx1Rng16_uid2688_i_shl_i20_const_lambda_2_4052_0gr_shift_x_in[47:0]);

    // leftShiftStage0Idx1_uid2689_i_shl_i20_const_lambda_2_4052_0gr_shift_x(BITJOIN,2688)@36
    assign leftShiftStage0Idx1_uid2689_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q = {leftShiftStage0Idx1Rng16_uid2688_i_shl_i20_const_lambda_2_4052_0gr_shift_x_b, zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // i_shr24_i_const_lambda_2_4034_0gr_shift_x_fs(BITSHIFT,2832)@32
    assign i_shr24_i_const_lambda_2_4034_0gr_shift_x_fs_qint = i_and20_i_const_lambda_2_3818_96_vt_join_q;
    assign i_shr24_i_const_lambda_2_4034_0gr_shift_x_fs_q = i_shr24_i_const_lambda_2_4034_0gr_shift_x_fs_qint[63:1];

    // i_shr24_i_const_lambda_2_3818_130_vt_select_55(BITSELECT,542)@32
    assign i_shr24_i_const_lambda_2_3818_130_vt_select_55_in = {1'b0, i_shr24_i_const_lambda_2_4034_0gr_shift_x_fs_q};
    assign i_shr24_i_const_lambda_2_3818_130_vt_select_55_b = i_shr24_i_const_lambda_2_3818_130_vt_select_55_in[55:0];

    // i_shr24_i_const_lambda_2_3818_130_vt_join(BITJOIN,541)@32
    assign i_shr24_i_const_lambda_2_3818_130_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, i_shr24_i_const_lambda_2_3818_130_vt_select_55_b};

    // i_acl_8_i_const_lambda_2_3818_131(MUX,119)@32
    assign i_acl_8_i_const_lambda_2_3818_131_s = i_tobool11_i_const_lambda_2_3818_98_q;
    always_comb 
    begin
        unique case (i_acl_8_i_const_lambda_2_3818_131_s)
            1'b0 : i_acl_8_i_const_lambda_2_3818_131_q = i_shr24_i_const_lambda_2_3818_130_vt_join_q;
            1'b1 : i_acl_8_i_const_lambda_2_3818_131_q = i_and20_i_const_lambda_2_3818_96_vt_join_q;
            default : i_acl_8_i_const_lambda_2_3818_131_q = 64'b0;
        endcase
    end

    // i_acl_8_i_const_lambda_2_3818_131_vt_select_56(BITSELECT,122)@32
    assign i_acl_8_i_const_lambda_2_3818_131_vt_select_56_b = i_acl_8_i_const_lambda_2_3818_131_q[56:0];

    // i_acl_8_i_const_lambda_2_3818_131_vt_join(BITJOIN,121)@32
    assign i_acl_8_i_const_lambda_2_3818_131_vt_join_q = {i_acl_4_i_const_lambda_2_3818_123_vt_const_63_q, i_acl_8_i_const_lambda_2_3818_131_vt_select_56_b};

    // i_and45_i_const_lambda_2_3818_140_BitSelect_for_a(BITSELECT,2523)@32
    assign i_and45_i_const_lambda_2_3818_140_BitSelect_for_a_b = $signed(i_acl_8_i_const_lambda_2_3818_131_vt_join_q[55:0]);

    // i_and45_i_const_lambda_2_3818_140_join(BITJOIN,2524)@32
    assign i_and45_i_const_lambda_2_3818_140_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and45_i_const_lambda_2_3818_140_BitSelect_for_a_b};

    // i_and45_i_const_lambda_2_3818_140_vt_select_55(BITSELECT,241)@32
    assign i_and45_i_const_lambda_2_3818_140_vt_select_55_b = i_and45_i_const_lambda_2_3818_140_join_q[55:0];

    // redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4_inputreg0(DELAY,3727)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4_inputreg0_q <= i_and45_i_const_lambda_2_3818_140_vt_select_55_b;
        end
    end

    // redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4(DELAY,3609)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4_delay_0 <= $unsigned(redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4_inputreg0_q);
            redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4_delay_1 <= redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4_delay_0;
            redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4_q <= $signed(redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4_delay_1);
        end
    end

    // i_and45_i_const_lambda_2_3818_140_vt_join(BITJOIN,240)@36
    assign i_and45_i_const_lambda_2_3818_140_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, redist285_i_and45_i_const_lambda_2_3818_140_vt_select_55_b_4_q};

    // i_and46_i_const_lambda_2_3818_141_BitSelect_for_a(BITSELECT,2525)@36
    assign i_and46_i_const_lambda_2_3818_141_BitSelect_for_a_b = $signed(i_leading_zeros_2_i_const_lambda_2_3818_139_vt_join_q[5:4]);

    // i_and46_i_const_lambda_2_3818_141_join(BITJOIN,2526)@36
    assign i_and46_i_const_lambda_2_3818_141_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and46_i_const_lambda_2_3818_141_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q};

    // i_and46_i_const_lambda_2_3818_141_vt_select_5(BITSELECT,246)@36
    assign i_and46_i_const_lambda_2_3818_141_vt_select_5_b = i_and46_i_const_lambda_2_3818_141_join_q[5:4];

    // i_and46_i_const_lambda_2_3818_141_vt_join(BITJOIN,245)@36
    assign i_and46_i_const_lambda_2_3818_141_vt_join_q = {i_and110_i_const_lambda_2_3818_59_vt_const_31_q, i_and46_i_const_lambda_2_3818_141_vt_select_5_b, i_and122_i_const_lambda_2_3818_63_vt_const_3_q};

    // i_sh_prom_i19_const_lambda_2_3818_142_sel_x(BITSELECT,711)@36
    assign i_sh_prom_i19_const_lambda_2_3818_142_sel_x_b = {32'b00000000000000000000000000000000, i_and46_i_const_lambda_2_3818_141_vt_join_q[31:0]};

    // i_sh_prom_i19_const_lambda_2_3818_142_vt_select_5(BITSELECT,488)@36
    assign i_sh_prom_i19_const_lambda_2_3818_142_vt_select_5_b = i_sh_prom_i19_const_lambda_2_3818_142_sel_x_b[5:4];

    // i_sh_prom_i19_const_lambda_2_3818_142_vt_join(BITJOIN,487)@36
    assign i_sh_prom_i19_const_lambda_2_3818_142_vt_join_q = {i_sh_prom_i19_const_lambda_2_3818_142_vt_const_63_q, i_sh_prom_i19_const_lambda_2_3818_142_vt_select_5_b, i_and122_i_const_lambda_2_3818_63_vt_const_3_q};

    // i_shl_i20_const_lambda_2_4052_0gr_shift_narrow_x(BITSELECT,727)@36
    assign i_shl_i20_const_lambda_2_4052_0gr_shift_narrow_x_b = i_sh_prom_i19_const_lambda_2_3818_142_vt_join_q[5:0];

    // leftShiftStageSel4Dto4_uid2696_i_shl_i20_const_lambda_2_4052_0gr_shift_x(BITSELECT,2695)@36
    assign leftShiftStageSel4Dto4_uid2696_i_shl_i20_const_lambda_2_4052_0gr_shift_x_b = $signed(i_shl_i20_const_lambda_2_4052_0gr_shift_narrow_x_b[5:4]);

    // leftShiftStage0_uid2697_i_shl_i20_const_lambda_2_4052_0gr_shift_x(MUX,2696)@36
    assign leftShiftStage0_uid2697_i_shl_i20_const_lambda_2_4052_0gr_shift_x_s = leftShiftStageSel4Dto4_uid2696_i_shl_i20_const_lambda_2_4052_0gr_shift_x_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid2697_i_shl_i20_const_lambda_2_4052_0gr_shift_x_s)
            2'b00 : leftShiftStage0_uid2697_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q = i_and45_i_const_lambda_2_3818_140_vt_join_q;
            2'b01 : leftShiftStage0_uid2697_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q = leftShiftStage0Idx1_uid2689_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q;
            2'b10 : leftShiftStage0_uid2697_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q = leftShiftStage0Idx2_uid2692_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q;
            2'b11 : leftShiftStage0_uid2697_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q = leftShiftStage0Idx3_uid2695_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q;
            default : leftShiftStage0_uid2697_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and47_i_const_lambda_2_3818_144(LOGICAL,247)@36
    assign i_and47_i_const_lambda_2_3818_144_q = leftShiftStage0_uid2697_i_shl_i20_const_lambda_2_4052_0gr_shift_x_q & c_i64_72057594037927935_3818_236_q;

    // i_and47_i_const_lambda_2_3818_144_vt_select_55(BITSELECT,250)@36
    assign i_and47_i_const_lambda_2_3818_144_vt_select_55_b = i_and47_i_const_lambda_2_3818_144_q[55:0];

    // i_and47_i_const_lambda_2_3818_144_vt_join(BITJOIN,249)@36
    assign i_and47_i_const_lambda_2_3818_144_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, i_and47_i_const_lambda_2_3818_144_vt_select_55_b};

    // leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x(MUX,2635)@36
    assign leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x_s = leftShiftStageSel2Dto2_uid2635_i_shl50_i_const_lambda_2_4060_0gr_shift_x_bit_select_merged_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x_s)
            2'b00 : leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = i_and47_i_const_lambda_2_3818_144_vt_join_q;
            2'b01 : leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = leftShiftStage0Idx1_uid2628_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
            2'b10 : leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = leftShiftStage0Idx2_uid2631_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
            2'b11 : leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = leftShiftStage0Idx3_uid2634_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
            default : leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and48_i_const_lambda_2_3818_145_BitSelect_for_a(BITSELECT,2527)@36
    assign i_and48_i_const_lambda_2_3818_145_BitSelect_for_a_b = $signed(i_leading_zeros_2_i_const_lambda_2_3818_139_vt_join_q[3:2]);

    // i_and48_i_const_lambda_2_3818_145_join(BITJOIN,2528)@36
    assign i_and48_i_const_lambda_2_3818_145_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and48_i_const_lambda_2_3818_145_BitSelect_for_a_b, GND_q, GND_q};

    // i_and48_i_const_lambda_2_3818_145_vt_select_3(BITSELECT,255)@36
    assign i_and48_i_const_lambda_2_3818_145_vt_select_3_b = i_and48_i_const_lambda_2_3818_145_join_q[3:2];

    // i_and48_i_const_lambda_2_3818_145_vt_join(BITJOIN,254)@36
    assign i_and48_i_const_lambda_2_3818_145_vt_join_q = {i_and134_i_const_lambda_2_3818_66_vt_const_31_q, i_and48_i_const_lambda_2_3818_145_vt_select_3_b, i_add_i_const_lambda_2_3818_94_vt_const_2_q};

    // i_sh_prom49_i_const_lambda_2_3818_146_sel_x(BITSELECT,709)@36
    assign i_sh_prom49_i_const_lambda_2_3818_146_sel_x_b = {32'b00000000000000000000000000000000, i_and48_i_const_lambda_2_3818_145_vt_join_q[31:0]};

    // i_sh_prom49_i_const_lambda_2_3818_146_vt_select_3(BITSELECT,479)@36
    assign i_sh_prom49_i_const_lambda_2_3818_146_vt_select_3_b = i_sh_prom49_i_const_lambda_2_3818_146_sel_x_b[3:2];

    // i_sh_prom49_i_const_lambda_2_3818_146_vt_join(BITJOIN,478)@36
    assign i_sh_prom49_i_const_lambda_2_3818_146_vt_join_q = {i_sh_prom145_i_const_lambda_2_3818_67_vt_const_63_q, i_sh_prom49_i_const_lambda_2_3818_146_vt_select_3_b, i_add_i_const_lambda_2_3818_94_vt_const_2_q};

    // i_shl50_i_const_lambda_2_4060_0gr_shift_narrow_x(BITSELECT,719)@36
    assign i_shl50_i_const_lambda_2_4060_0gr_shift_narrow_x_b = i_sh_prom49_i_const_lambda_2_3818_146_vt_join_q[5:0];

    // leftShiftStageSel2Dto2_uid2635_i_shl50_i_const_lambda_2_4060_0gr_shift_x_bit_select_merged(BITSELECT,3271)@36
    assign leftShiftStageSel2Dto2_uid2635_i_shl50_i_const_lambda_2_4060_0gr_shift_x_bit_select_merged_b = $signed(i_shl50_i_const_lambda_2_4060_0gr_shift_narrow_x_b[3:2]);
    assign leftShiftStageSel2Dto2_uid2635_i_shl50_i_const_lambda_2_4060_0gr_shift_x_bit_select_merged_c = $signed(i_shl50_i_const_lambda_2_4060_0gr_shift_narrow_x_b[5:4]);

    // leftShiftStage1_uid2647_i_shl50_i_const_lambda_2_4060_0gr_shift_x(MUX,2646)@36
    assign leftShiftStage1_uid2647_i_shl50_i_const_lambda_2_4060_0gr_shift_x_s = leftShiftStageSel2Dto2_uid2635_i_shl50_i_const_lambda_2_4060_0gr_shift_x_bit_select_merged_c;
    always_comb 
    begin
        unique case (leftShiftStage1_uid2647_i_shl50_i_const_lambda_2_4060_0gr_shift_x_s)
            2'b00 : leftShiftStage1_uid2647_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = leftShiftStage0_uid2636_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
            2'b01 : leftShiftStage1_uid2647_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = leftShiftStage1Idx1_uid2639_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
            2'b10 : leftShiftStage1_uid2647_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = leftShiftStage1Idx2_uid2642_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
            2'b11 : leftShiftStage1_uid2647_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = leftShiftStage1Idx3_uid2645_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q;
            default : leftShiftStage1_uid2647_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and51_i_const_lambda_2_3818_148(LOGICAL,260)@36
    assign i_and51_i_const_lambda_2_3818_148_q = leftShiftStage1_uid2647_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q & c_i64_72057594037927935_3818_236_q;

    // i_and51_i_const_lambda_2_3818_148_vt_select_55(BITSELECT,263)@36
    assign i_and51_i_const_lambda_2_3818_148_vt_select_55_b = i_and51_i_const_lambda_2_3818_148_q[55:0];

    // i_and51_i_const_lambda_2_3818_148_vt_join(BITJOIN,262)@36
    assign i_and51_i_const_lambda_2_3818_148_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, i_and51_i_const_lambda_2_3818_148_vt_select_55_b};

    // leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x(MUX,2660)@36
    assign leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x_s = leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x_s)
            2'b00 : leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = i_and51_i_const_lambda_2_3818_148_vt_join_q;
            2'b01 : leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = leftShiftStage0Idx1_uid2653_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
            2'b10 : leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = leftShiftStage0Idx2_uid2656_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
            2'b11 : leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = leftShiftStage0Idx3_uid2659_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
            default : leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and52_i_const_lambda_2_3818_149_BitSelect_for_a(BITSELECT,2531)@36
    assign i_and52_i_const_lambda_2_3818_149_BitSelect_for_a_b = $signed(i_leading_zeros_2_i_const_lambda_2_3818_139_vt_join_q[1:0]);

    // i_and52_i_const_lambda_2_3818_149_join(BITJOIN,2532)@36
    assign i_and52_i_const_lambda_2_3818_149_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and52_i_const_lambda_2_3818_149_BitSelect_for_a_b};

    // i_and52_i_const_lambda_2_3818_149_vt_select_1(BITSELECT,267)@36
    assign i_and52_i_const_lambda_2_3818_149_vt_select_1_b = i_and52_i_const_lambda_2_3818_149_join_q[1:0];

    // i_and52_i_const_lambda_2_3818_149_vt_join(BITJOIN,266)@36
    assign i_and52_i_const_lambda_2_3818_149_vt_join_q = {i_and160_i_const_lambda_2_3818_72_vt_const_31_q, i_and52_i_const_lambda_2_3818_149_vt_select_1_b};

    // i_sh_prom53_i_const_lambda_2_3818_150_sel_x(BITSELECT,710)@36
    assign i_sh_prom53_i_const_lambda_2_3818_150_sel_x_b = {32'b00000000000000000000000000000000, i_and52_i_const_lambda_2_3818_149_vt_join_q[31:0]};

    // i_sh_prom53_i_const_lambda_2_3818_150_vt_select_1(BITSELECT,483)@36
    assign i_sh_prom53_i_const_lambda_2_3818_150_vt_select_1_b = i_sh_prom53_i_const_lambda_2_3818_150_sel_x_b[1:0];

    // i_sh_prom53_i_const_lambda_2_3818_150_vt_join(BITJOIN,482)@36
    assign i_sh_prom53_i_const_lambda_2_3818_150_vt_join_q = {i_sh_prom171_i_const_lambda_2_3818_73_vt_const_63_q, i_sh_prom53_i_const_lambda_2_3818_150_vt_select_1_b};

    // i_shl54_i_const_lambda_2_4068_0gr_shift_narrow_x(BITSELECT,723)@36
    assign i_shl54_i_const_lambda_2_4068_0gr_shift_narrow_x_b = i_sh_prom53_i_const_lambda_2_3818_150_vt_join_q[5:0];

    // leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged(BITSELECT,3272)@36
    assign leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged_b = $signed(i_shl54_i_const_lambda_2_4068_0gr_shift_narrow_x_b[1:0]);
    assign leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged_c = $signed(i_shl54_i_const_lambda_2_4068_0gr_shift_narrow_x_b[3:2]);
    assign leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged_d = $signed(i_shl54_i_const_lambda_2_4068_0gr_shift_narrow_x_b[5:4]);

    // leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x(MUX,2671)@36 + 1
    assign leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x_s = leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged_c;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x_s)
                2'b00 : leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q <= leftShiftStage0_uid2661_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
                2'b01 : leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q <= leftShiftStage1Idx1_uid2664_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
                2'b10 : leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q <= leftShiftStage1Idx2_uid2667_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
                2'b11 : leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q <= leftShiftStage1Idx3_uid2670_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
                default : leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q <= 64'b0;
            endcase
        end
    end

    // redist20_leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged_d_1(DELAY,3344)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist20_leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged_d_1_q <= leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged_d;
        end
    end

    // leftShiftStage2_uid2683_i_shl54_i_const_lambda_2_4068_0gr_shift_x(MUX,2682)@37
    assign leftShiftStage2_uid2683_i_shl54_i_const_lambda_2_4068_0gr_shift_x_s = redist20_leftShiftStageSel0Dto0_uid2660_i_shl54_i_const_lambda_2_4068_0gr_shift_x_bit_select_merged_d_1_q;
    always_comb 
    begin
        unique case (leftShiftStage2_uid2683_i_shl54_i_const_lambda_2_4068_0gr_shift_x_s)
            2'b00 : leftShiftStage2_uid2683_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = leftShiftStage1_uid2672_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
            2'b01 : leftShiftStage2_uid2683_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = leftShiftStage2Idx1_uid2675_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
            2'b10 : leftShiftStage2_uid2683_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = leftShiftStage2Idx2_uid2678_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
            2'b11 : leftShiftStage2_uid2683_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = leftShiftStage2Idx3_uid2681_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q;
            default : leftShiftStage2_uid2683_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_shl54_i_const_lambda_2_3818_151_vt_select_58(BITSELECT,510)@37
    assign i_shl54_i_const_lambda_2_3818_151_vt_select_58_b = leftShiftStage2_uid2683_i_shl54_i_const_lambda_2_4068_0gr_shift_x_q[58:0];

    // i_shl54_i_const_lambda_2_3818_151_vt_join(BITJOIN,509)@37
    assign i_shl54_i_const_lambda_2_3818_151_vt_join_q = {i_acl_17_i25_const_lambda_2_3818_164_vt_const_63_q, i_shl54_i_const_lambda_2_3818_151_vt_select_58_b};

    // i_and56_i_const_lambda_2_3818_153_BitSelect_for_a(BITSELECT,2533)@37
    assign i_and56_i_const_lambda_2_3818_153_BitSelect_for_a_b = $signed(i_shl54_i_const_lambda_2_3818_151_vt_join_q[55:55]);

    // i_and56_i_const_lambda_2_3818_153_join(BITJOIN,2534)@37
    assign i_and56_i_const_lambda_2_3818_153_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and56_i_const_lambda_2_3818_153_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and56_i_const_lambda_2_3818_153_vt_select_55(BITSELECT,272)@37
    assign i_and56_i_const_lambda_2_3818_153_vt_select_55_b = i_and56_i_const_lambda_2_3818_153_join_q[55:55];

    // i_and56_i_const_lambda_2_3818_153_vt_const_54(CONSTANT,269)
    assign i_and56_i_const_lambda_2_3818_153_vt_const_54_q = 55'b0000000000000000000000000000000000000000000000000000000;

    // i_and56_i_const_lambda_2_3818_153_vt_join(BITJOIN,271)@37
    assign i_and56_i_const_lambda_2_3818_153_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, i_and56_i_const_lambda_2_3818_153_vt_select_55_b, i_and56_i_const_lambda_2_3818_153_vt_const_54_q};

    // i_tobool57_i_const_lambda_2_3818_154(LOGICAL,593)@37 + 1
    assign i_tobool57_i_const_lambda_2_3818_154_qi = $unsigned(i_and56_i_const_lambda_2_3818_153_vt_join_q == c_i64_0_3818_231_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_tobool57_i_const_lambda_2_3818_154_delay ( .xin(i_tobool57_i_const_lambda_2_3818_154_qi), .xout(i_tobool57_i_const_lambda_2_3818_154_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_12_demorgan_i_const_lambda_2_3818_159(LOGICAL,69)@38
    assign i_acl_12_demorgan_i_const_lambda_2_3818_159_q = i_tobool57_i_const_lambda_2_3818_154_q | redist282_i_cmp59_i_const_lambda_2_3818_157_q_2_q;

    // i_acl_13_op_i_const_lambda_2_3818_166(MUX,72)@38
    assign i_acl_13_op_i_const_lambda_2_3818_166_s = i_acl_12_demorgan_i_const_lambda_2_3818_159_q;
    always_comb 
    begin
        unique case (i_acl_13_op_i_const_lambda_2_3818_166_s)
            1'b0 : i_acl_13_op_i_const_lambda_2_3818_166_q = i_sub55_op_i_const_lambda_2_3818_165_vt_join_q;
            1'b1 : i_acl_13_op_i_const_lambda_2_3818_166_q = c_i32_0_3818_245_q;
            default : i_acl_13_op_i_const_lambda_2_3818_166_q = 32'b0;
        endcase
    end

    // i_acl_13_op_i_const_lambda_2_3818_166_vt_select_11(BITSELECT,75)@38
    assign i_acl_13_op_i_const_lambda_2_3818_166_vt_select_11_b = i_acl_13_op_i_const_lambda_2_3818_166_q[11:0];

    // i_acl_13_op_i_const_lambda_2_3818_166_vt_join(BITJOIN,74)@38
    assign i_acl_13_op_i_const_lambda_2_3818_166_vt_join_q = {i_acl_13_op_i_const_lambda_2_3818_166_vt_const_31_q, i_acl_13_op_i_const_lambda_2_3818_166_vt_select_11_b};

    // i_not_tobool57_i_const_lambda_2_3818_160(LOGICAL,413)@38
    assign i_not_tobool57_i_const_lambda_2_3818_160_q = i_tobool57_i_const_lambda_2_3818_154_q ^ VCC_q;

    // i_acl_14_i22_const_lambda_2_3818_161(LOGICAL,76)@38
    assign i_acl_14_i22_const_lambda_2_3818_161_q = redist282_i_cmp59_i_const_lambda_2_3818_157_q_2_q & i_not_tobool57_i_const_lambda_2_3818_160_q;

    // i_exponent_0_op_i_const_lambda_2_3818_167(MUX,391)@38
    assign i_exponent_0_op_i_const_lambda_2_3818_167_s = i_acl_14_i22_const_lambda_2_3818_161_q;
    always_comb 
    begin
        unique case (i_exponent_0_op_i_const_lambda_2_3818_167_s)
            1'b0 : i_exponent_0_op_i_const_lambda_2_3818_167_q = i_acl_13_op_i_const_lambda_2_3818_166_vt_join_q;
            1'b1 : i_exponent_0_op_i_const_lambda_2_3818_167_q = c_i32_1_3818_255_q;
            default : i_exponent_0_op_i_const_lambda_2_3818_167_q = 32'b0;
        endcase
    end

    // i_exponent_0_op_i_const_lambda_2_3818_167_vt_select_11(BITSELECT,394)@38
    assign i_exponent_0_op_i_const_lambda_2_3818_167_vt_select_11_b = i_exponent_0_op_i_const_lambda_2_3818_167_q[11:0];

    // i_exponent_0_op_i_const_lambda_2_3818_167_vt_join(BITJOIN,393)@38
    assign i_exponent_0_op_i_const_lambda_2_3818_167_vt_join_q = {i_acl_13_op_i_const_lambda_2_3818_166_vt_const_31_q, i_exponent_0_op_i_const_lambda_2_3818_167_vt_select_11_b};

    // i_or81_i_const_lambda_2_3818_168_BitSelect_for_a(BITSELECT,2579)@38
    assign i_or81_i_const_lambda_2_3818_168_BitSelect_for_a_b = $signed(i_exponent_0_op_i_const_lambda_2_3818_167_vt_join_q[11:0]);

    // i_or81_i_const_lambda_2_3818_168_join(BITJOIN,2581)@38
    assign i_or81_i_const_lambda_2_3818_168_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, redist43_i_or194_i_const_lambda_2_3818_80_BitSelect_for_a_b_8_q, i_or81_i_const_lambda_2_3818_168_BitSelect_for_a_b};

    // i_or81_i_const_lambda_2_3818_168_vt_select_12(BITSELECT,440)@38
    assign i_or81_i_const_lambda_2_3818_168_vt_select_12_b = i_or81_i_const_lambda_2_3818_168_join_q[12:0];

    // i_or81_i_const_lambda_2_3818_168_vt_join(BITJOIN,439)@38
    assign i_or81_i_const_lambda_2_3818_168_vt_join_q = {i_and29_i_const_lambda_2_3818_27_vt_const_31_q, i_or81_i_const_lambda_2_3818_168_vt_select_12_b};

    // i_conv82_i_const_lambda_2_3818_169_sel_x(BITSELECT,703)@38
    assign i_conv82_i_const_lambda_2_3818_169_sel_x_b = {32'b00000000000000000000000000000000, i_or81_i_const_lambda_2_3818_168_vt_join_q[31:0]};

    // i_conv82_i_const_lambda_2_3818_169_vt_select_12(BITSELECT,369)@38
    assign i_conv82_i_const_lambda_2_3818_169_vt_select_12_b = i_conv82_i_const_lambda_2_3818_169_sel_x_b[12:0];

    // i_conv82_i_const_lambda_2_3818_169_vt_join(BITJOIN,368)@38
    assign i_conv82_i_const_lambda_2_3818_169_vt_join_q = {i_and23_i_const_lambda_2_3818_87_vt_const_63_q, i_conv82_i_const_lambda_2_3818_169_vt_select_12_b};

    // i_and1_i4_const_lambda_2_4099_0gr_shift_x_fs(BITSHIFT,2618)@38
    assign i_and1_i4_const_lambda_2_4099_0gr_shift_x_fs_qint = { i_conv82_i_const_lambda_2_3818_169_vt_join_q, 52'b0000000000000000000000000000000000000000000000000000 };
    assign i_and1_i4_const_lambda_2_4099_0gr_shift_x_fs_q = i_and1_i4_const_lambda_2_4099_0gr_shift_x_fs_qint[115:0];

    // i_and1_i4_const_lambda_2_3818_172_vt_select_63(BITSELECT,195)@38
    assign i_and1_i4_const_lambda_2_3818_172_vt_select_63_in = i_and1_i4_const_lambda_2_4099_0gr_shift_x_fs_q[63:0];
    assign i_and1_i4_const_lambda_2_3818_172_vt_select_63_b = i_and1_i4_const_lambda_2_3818_172_vt_select_63_in[63:52];

    // i_and1_i4_const_lambda_2_3818_172_vt_join(BITJOIN,194)@38
    assign i_and1_i4_const_lambda_2_3818_172_vt_join_q = {i_and1_i4_const_lambda_2_3818_172_vt_select_63_b, i_and1_i4_const_lambda_2_3818_172_vt_const_51_q};

    // i_shl2_i_const_lambda_2_3818_173_BitSelect_for_a(BITSELECT,2586)@38
    assign i_shl2_i_const_lambda_2_3818_173_BitSelect_for_a_b = $signed(i_and1_i4_const_lambda_2_3818_172_vt_join_q[62:52]);

    // i_shl2_i_const_lambda_2_3818_173_join(BITJOIN,2587)@38
    assign i_shl2_i_const_lambda_2_3818_173_join_q = {GND_q, i_shl2_i_const_lambda_2_3818_173_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_shl2_i_const_lambda_2_3818_173_vt_select_62(BITSELECT,507)@38
    assign i_shl2_i_const_lambda_2_3818_173_vt_select_62_b = i_shl2_i_const_lambda_2_3818_173_join_q[62:52];

    // i_shl2_i_const_lambda_2_3818_173_vt_join(BITJOIN,506)@38
    assign i_shl2_i_const_lambda_2_3818_173_vt_join_q = {GND_q, i_shl2_i_const_lambda_2_3818_173_vt_select_62_b, i_and1_i4_const_lambda_2_3818_172_vt_const_51_q};

    // c_i64_9218868437227405312_3818_272(CONSTANT,59)
    assign c_i64_9218868437227405312_3818_272_q = 64'b0111111111110000000000000000000000000000000000000000000000000000;

    // i_and5_i5_const_lambda_2_3818_176_BitSelect_for_a(BITSELECT,2535)@38
    assign i_and5_i5_const_lambda_2_3818_176_BitSelect_for_a_b = $signed(i_conv82_i_const_lambda_2_3818_169_vt_join_q[11:11]);

    // i_and5_i5_const_lambda_2_3818_176_join(BITJOIN,2536)@38
    assign i_and5_i5_const_lambda_2_3818_176_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and5_i5_const_lambda_2_3818_176_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and5_i5_const_lambda_2_3818_176_vt_select_11(BITSELECT,277)@38
    assign i_and5_i5_const_lambda_2_3818_176_vt_select_11_b = i_and5_i5_const_lambda_2_3818_176_join_q[11:11];

    // i_and5_i5_const_lambda_2_3818_176_vt_join(BITJOIN,276)@38
    assign i_and5_i5_const_lambda_2_3818_176_vt_join_q = {i_and1_i4_const_lambda_2_3818_172_vt_const_51_q, i_and5_i5_const_lambda_2_3818_176_vt_select_11_b, i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q};

    // i_tobool_i_const_lambda_2_3818_177(LOGICAL,594)@38
    assign i_tobool_i_const_lambda_2_3818_177_q = $unsigned(i_and5_i5_const_lambda_2_3818_176_vt_join_q == c_i64_0_3818_231_q ? 1'b1 : 1'b0);

    // i_exponent_0_i_const_lambda_2_3818_179(MUX,386)@38
    assign i_exponent_0_i_const_lambda_2_3818_179_s = i_tobool_i_const_lambda_2_3818_177_q;
    always_comb 
    begin
        unique case (i_exponent_0_i_const_lambda_2_3818_179_s)
            1'b0 : i_exponent_0_i_const_lambda_2_3818_179_q = c_i64_9218868437227405312_3818_272_q;
            1'b1 : i_exponent_0_i_const_lambda_2_3818_179_q = i_shl2_i_const_lambda_2_3818_173_vt_join_q;
            default : i_exponent_0_i_const_lambda_2_3818_179_q = 64'b0;
        endcase
    end

    // i_exponent_0_i_const_lambda_2_3818_179_vt_select_62(BITSELECT,390)@38
    assign i_exponent_0_i_const_lambda_2_3818_179_vt_select_62_b = i_exponent_0_i_const_lambda_2_3818_179_q[62:52];

    // redist277_i_exponent_0_i_const_lambda_2_3818_179_vt_select_62_b_1(DELAY,3601)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist277_i_exponent_0_i_const_lambda_2_3818_179_vt_select_62_b_1_q <= i_exponent_0_i_const_lambda_2_3818_179_vt_select_62_b;
        end
    end

    // i_exponent_0_i_const_lambda_2_3818_179_vt_join(BITJOIN,389)@39
    assign i_exponent_0_i_const_lambda_2_3818_179_vt_join_q = {GND_q, redist277_i_exponent_0_i_const_lambda_2_3818_179_vt_select_62_b_1_q, i_and1_i4_const_lambda_2_3818_172_vt_const_51_q};

    // i_and67_i23_const_lambda_2_3818_162invSel(LOGICAL,3322)@38
    assign i_and67_i23_const_lambda_2_3818_162invSel_q = ~ (i_acl_12_demorgan_i_const_lambda_2_3818_159_q);

    // c_i64_1_3818_270(CONSTANT,44)
    assign c_i64_1_3818_270_q = 64'b1111111111111111111111111111111111111111111111111111111111111111;

    // mergedMUXes0(SELECTOR,3323)@38
    always_comb 
    begin
        mergedMUXes0_q = 64'b0;
        if (i_and67_i23_const_lambda_2_3818_162invSel_q == 1'b1)
        begin
            mergedMUXes0_q = $signed(c_i64_1_3818_270_q);
        end
        if (i_acl_12_demorgan_i_const_lambda_2_3818_159_q == 1'b1)
        begin
            mergedMUXes0_q = $signed(c_i64_0_3818_231_q);
        end
        if (i_acl_14_i22_const_lambda_2_3818_161_q == 1'b1)
        begin
            mergedMUXes0_q = $signed(c_i64_1_3818_270_q);
        end
    end

    // redist269_i_shl54_i_const_lambda_2_3818_151_vt_join_q_1(DELAY,3593)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist269_i_shl54_i_const_lambda_2_3818_151_vt_join_q_1_q <= i_shl54_i_const_lambda_2_3818_151_vt_join_q;
        end
    end

    // i_acl_17_i25_const_lambda_2_3818_164(LOGICAL,89)@38
    assign i_acl_17_i25_const_lambda_2_3818_164_q = redist269_i_shl54_i_const_lambda_2_3818_151_vt_join_q_1_q & mergedMUXes0_q;

    // i_acl_17_i25_const_lambda_2_3818_164_vt_select_58(BITSELECT,92)@38
    assign i_acl_17_i25_const_lambda_2_3818_164_vt_select_58_b = i_acl_17_i25_const_lambda_2_3818_164_q[58:0];

    // i_acl_17_i25_const_lambda_2_3818_164_vt_join(BITJOIN,91)@38
    assign i_acl_17_i25_const_lambda_2_3818_164_vt_join_q = {i_acl_17_i25_const_lambda_2_3818_164_vt_const_63_q, i_acl_17_i25_const_lambda_2_3818_164_vt_select_58_b};

    // i_shr3_i_const_lambda_2_4105_0gr_shift_x_fs(BITSHIFT,2833)@38
    assign i_shr3_i_const_lambda_2_4105_0gr_shift_x_fs_qint = i_acl_17_i25_const_lambda_2_3818_164_vt_join_q;
    assign i_shr3_i_const_lambda_2_4105_0gr_shift_x_fs_q = i_shr3_i_const_lambda_2_4105_0gr_shift_x_fs_qint[63:3];

    // i_shr3_i_const_lambda_2_3818_174_vt_select_55(BITSELECT,545)@38
    assign i_shr3_i_const_lambda_2_3818_174_vt_select_55_in = {3'b000, i_shr3_i_const_lambda_2_4105_0gr_shift_x_fs_q};
    assign i_shr3_i_const_lambda_2_3818_174_vt_select_55_b = i_shr3_i_const_lambda_2_3818_174_vt_select_55_in[55:0];

    // i_shr3_i_const_lambda_2_3818_174_vt_join(BITJOIN,544)@38
    assign i_shr3_i_const_lambda_2_3818_174_vt_join_q = {i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q, i_shr3_i_const_lambda_2_3818_174_vt_select_55_b};

    // i_and4_i_const_lambda_2_3818_175_BitSelect_for_a(BITSELECT,2529)@38
    assign i_and4_i_const_lambda_2_3818_175_BitSelect_for_a_b = $signed(i_shr3_i_const_lambda_2_3818_174_vt_join_q[51:0]);

    // i_and4_i_const_lambda_2_3818_175_join(BITJOIN,2530)@38
    assign i_and4_i_const_lambda_2_3818_175_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and4_i_const_lambda_2_3818_175_BitSelect_for_a_b};

    // i_and4_i_const_lambda_2_3818_175_vt_select_51(BITSELECT,259)@38
    assign i_and4_i_const_lambda_2_3818_175_vt_select_51_b = i_and4_i_const_lambda_2_3818_175_join_q[51:0];

    // i_and4_i_const_lambda_2_3818_175_vt_join(BITJOIN,258)@38
    assign i_and4_i_const_lambda_2_3818_175_vt_join_q = {i_and29_i_const_lambda_2_3818_27_vt_const_11_q, i_and4_i_const_lambda_2_3818_175_vt_select_51_b};

    // c_i64_9223372036854775808_3818_271(CONSTANT,60)
    assign c_i64_9223372036854775808_3818_271_q = 64'b1000000000000000000000000000000000000000000000000000000000000000;

    // i_unnamed_const_lambda_2_4093_0gr_shift_x_fs(BITSHIFT,2837)@38
    assign i_unnamed_const_lambda_2_4093_0gr_shift_x_fs_qint = { i_conv82_i_const_lambda_2_3818_169_vt_join_q, 51'b000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_const_lambda_2_4093_0gr_shift_x_fs_q = i_unnamed_const_lambda_2_4093_0gr_shift_x_fs_qint[114:0];

    // i_unnamed_const_lambda_2_3818_170_vt_select_63(BITSELECT,610)@38
    assign i_unnamed_const_lambda_2_3818_170_vt_select_63_in = i_unnamed_const_lambda_2_4093_0gr_shift_x_fs_q[63:0];
    assign i_unnamed_const_lambda_2_3818_170_vt_select_63_b = i_unnamed_const_lambda_2_3818_170_vt_select_63_in[63:51];

    // i_unnamed_const_lambda_2_3818_170_vt_join(BITJOIN,609)@38
    assign i_unnamed_const_lambda_2_3818_170_vt_join_q = {i_unnamed_const_lambda_2_3818_170_vt_select_63_b, i_and23_i_const_lambda_2_3818_87_vt_const_63_q};

    // i_shl_i3_const_lambda_2_3818_171(LOGICAL,511)@38
    assign i_shl_i3_const_lambda_2_3818_171_q = i_unnamed_const_lambda_2_3818_170_vt_join_q & c_i64_9223372036854775808_3818_271_q;

    // i_shl_i3_const_lambda_2_3818_171_vt_select_63(BITSELECT,514)@38
    assign i_shl_i3_const_lambda_2_3818_171_vt_select_63_b = i_shl_i3_const_lambda_2_3818_171_q[63:63];

    // i_shl_i3_const_lambda_2_3818_171_vt_join(BITJOIN,513)@38
    assign i_shl_i3_const_lambda_2_3818_171_vt_join_q = {i_shl_i3_const_lambda_2_3818_171_vt_select_63_b, i_acl_17_i_const_lambda_2_3818_46_vt_const_63_q};

    // i_or_i_const_lambda_2_3818_180(LOGICAL,446)@38
    assign i_or_i_const_lambda_2_3818_180_q = i_shl_i3_const_lambda_2_3818_171_vt_join_q | i_and4_i_const_lambda_2_3818_175_vt_join_q;

    // i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged(BITSELECT,3266)@38
    assign i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_b = i_or_i_const_lambda_2_3818_180_q[51:0];
    assign i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_c = i_or_i_const_lambda_2_3818_180_q[63:63];

    // redist24_i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_c_1(DELAY,3348)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist24_i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_c_1_q <= i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_c;
        end
    end

    // redist23_i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_b_1(DELAY,3347)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist23_i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_b_1_q <= i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_b;
        end
    end

    // i_or_i_const_lambda_2_3818_180_vt_join(BITJOIN,448)@39
    assign i_or_i_const_lambda_2_3818_180_vt_join_q = {redist24_i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_c_1_q, i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q, redist23_i_or_i_const_lambda_2_3818_180_vt_select_51_bit_select_merged_b_1_q};

    // i_or6_i_const_lambda_2_3818_181(LOGICAL,432)@39
    assign i_or6_i_const_lambda_2_3818_181_q = i_or_i_const_lambda_2_3818_180_vt_join_q | i_exponent_0_i_const_lambda_2_3818_179_vt_join_q;

    // sigY_uid1704_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1703)@39
    assign sigY_uid1704_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = i_or6_i_const_lambda_2_3818_181_q[63:63];

    // redist172_sigY_uid1704_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1(DELAY,3496)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist172_sigY_uid1704_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q <= sigY_uid1704_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
        end
    end

    // expY_uid1703_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1702)@39
    assign expY_uid1703_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(i_or6_i_const_lambda_2_3818_181_q[62:52]);

    // redist173_expY_uid1703_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1(DELAY,3497)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist173_expY_uid1703_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q <= expY_uid1703_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
        end
    end

    // fracY_uid1702_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1701)@39
    assign fracY_uid1702_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(i_or6_i_const_lambda_2_3818_181_q[51:0]);

    // redist174_fracY_uid1702_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1(DELAY,3498)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist174_fracY_uid1702_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q <= fracY_uid1702_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
        end
    end

    // ypn_uid1705_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,1704)@40
    assign ypn_uid1705_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {redist172_sigY_uid1704_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q, redist173_expY_uid1703_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q, redist174_fracY_uid1702_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q};

    // valid_fanout_reg1(REG,1585)@0 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg1_q <= in_i_valid;
        end
    end

    // i_llvm_fpga_sync_buffer_i64_arg_num_rows_sync_buffer2_const_lambda_2_3818_2gr(BLACKBOX,404)@0
    // in in_i_dependence@1
    // in in_valid_in@1
    // out out_buffer_out@1
    // out out_valid_out@1
    const_lambda_2_i_llvm_fpga_sync_buffer_i0000ync_buffer2_3823_0gr thei_llvm_fpga_sync_buffer_i64_arg_num_rows_sync_buffer2_const_lambda_2_3818_2gr (
        .in_buffer_in(in_arg_num_rows),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg1_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i64_arg_num_rows_sync_buffer2_const_lambda_2_3818_2gr_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr(EXTIFACE,124)@1 + 5
    assign i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_dataa = i_llvm_fpga_sync_buffer_i64_arg_num_rows_sync_buffer2_const_lambda_2_3818_2gr_out_buffer_out;
    assign i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_enable = VCC_q;
    assign i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_stall_in = GND_q;
    assign i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_valid_in = VCC_q;
    assign i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_enable_bitsignaltemp = i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_enable[0];
    assign i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_stall_in_bitsignaltemp = i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_stall_in[0];
    assign i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_valid_in_bitsignaltemp = i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_valid_in[0];
    acl_fp_convert_from_long #(
        .ROUNDING_MODE(0),
        .UNSIGNED(1)
    ) thei_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr (
        .dataa(i_llvm_fpga_sync_buffer_i64_arg_num_rows_sync_buffer2_const_lambda_2_3818_2gr_out_buffer_out),
        .enable(i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_enable_bitsignaltemp),
        .stall_in(i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_stall_in_bitsignaltemp),
        .valid_in(i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_valid_in_bitsignaltemp),
        .result(i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_result),
        .clock(clock),
        .resetn(resetn)
    );

    // fracY_uid1162_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1161)@6
    assign fracY_uid1162_i_div13_i305_i_const_lambda_2_3818_204_b = $signed(i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_result[22:0]);

    // cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222(CONSTANT,797)
    assign cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q = 23'b00000000000000000000000;

    // fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1187)@6 + 1
    assign fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204_qi = $unsigned(cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q == fracY_uid1162_i_div13_i305_i_const_lambda_2_3818_204_b ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204_delay ( .xin(fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204_qi), .xout(fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist226_fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204_q_23(DELAY,3550)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist226_fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204_q_23 ( .xin(fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204_q), .xout(redist226_fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204_q_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222(CONSTANT,796)
    assign cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q = 8'b11111111;

    // redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_offset(CONSTANT,3660)
    assign redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_offset_q = 5'b01111;

    // redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt(ADD,3699)
    assign redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_a = {1'b0, redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_q};
    assign redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_b = {1'b0, redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_o <= $unsigned(redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_a) + $unsigned(redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_b);
        end
    end
    assign redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_q = redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_o[5:0];

    // expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1160)@6
    assign expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b = $signed(i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_result[30:23]);

    // redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr(COUNTER,3697)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_i <= $unsigned(redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_q = $signed(redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_i[4:0]);

    // redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem(DUALMEM,3696)
    assign redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_ia = $unsigned(expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b);
    assign redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_aa = redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_q;
    assign redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_ab = redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_aa),
        .data_a(redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_ab),
        .q_b(redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_q = $signed(redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_iq[7:0]);

    // expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1186)@26 + 1
    assign expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_qi = $unsigned(redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_q == cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_delay ( .xin(expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_qi), .xout(expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist227_expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_q_3(DELAY,3551)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist227_expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_q_3_delay_0 <= $unsigned(expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_q);
            redist227_expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_q_3_q <= $signed(redist227_expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_q_3_delay_0);
        end
    end

    // excI_y_uid1190_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1189)@29
    assign excI_y_uid1190_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(redist227_expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_q_3_q & redist226_fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204_q_23_q);

    // redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_offset(CONSTANT,3644)
    assign redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_offset_q = 4'b0101;

    // redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_rdcnt(ADD,3677)
    assign redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_rdcnt_a = {1'b0, redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_wraddr_q};
    assign redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_rdcnt_b = {1'b0, redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_rdcnt_o <= $unsigned(redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_rdcnt_a) + $unsigned(redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_rdcnt_b);
        end
    end
    assign redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_rdcnt_q = redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_rdcnt_o[4:0];

    // three2b_uid1837_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(CONSTANT,1836)
    assign three2b_uid1837_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 2'b11;

    // redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_rdcnt(ADD,3721)
    assign redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_rdcnt_a = {1'b0, redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_wraddr_q};
    assign redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_rdcnt_b = {1'b0, three2b_uid1837_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_rdcnt_o <= $unsigned(redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_rdcnt_a) + $unsigned(redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_rdcnt_b);
        end
    end
    assign redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_rdcnt_q = redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_rdcnt_o[2:0];

    // i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183(MUX,587)@0 + 1
    assign i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_s = in_c0_eni6_2_tpl;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_s)
                1'b0 : i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q <= in_c0_eni6_3_tpl;
                1'b1 : i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q <= c_i32_0_3818_245_q;
                default : i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q <= 32'b0;
            endcase
        end
    end

    // redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_wraddr(COUNTER,3719)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_wraddr_i <= $unsigned(redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_wraddr_q = $signed(redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_wraddr_i[1:0]);

    // redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem(DUALMEM,3718)
    assign redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_ia = $unsigned(i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q);
    assign redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_aa = redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_wraddr_q;
    assign redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_ab = redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_aa),
        .data_a(redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_ab),
        .q_b(redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_q = $signed(redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_iq[31:0]);

    // redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_outputreg0(DELAY,3717)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_outputreg0_q <= redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_mem_q;
        end
    end

    // fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184(BITSELECT,1264)@6
    assign fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b = $signed(redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_outputreg0_q[22:0]);

    // redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_inputreg0(DELAY,3672)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_inputreg0_q <= fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b;
        end
    end

    // redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_wraddr(COUNTER,3675)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_wraddr_i <= $unsigned(redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_wraddr_q = $signed(redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_wraddr_i[3:0]);

    // redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem(DUALMEM,3674)
    assign redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_ia = $unsigned(redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_inputreg0_q);
    assign redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_aa = redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_wraddr_q;
    assign redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_ab = redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(23),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(23),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_aa),
        .data_a(redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_ab),
        .q_b(redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_q = $signed(redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_iq[22:0]);

    // redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_outputreg0(DELAY,3673)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_outputreg0_q <= redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_mem_q;
        end
    end

    // fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1279)@22 + 1
    assign fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184_qi = $unsigned(cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q == redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_outputreg0_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184_delay ( .xin(fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184_qi), .xout(fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist212_fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184_q_7(DELAY,3536)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist212_fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184_q_7 ( .xin(fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184_q), .xout(redist212_fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_offset(CONSTANT,3649)
    assign redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_offset_q = 5'b10000;

    // redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_rdcnt(ADD,3682)
    assign redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_rdcnt_a = {1'b0, redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_wraddr_q};
    assign redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_rdcnt_b = {1'b0, redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_rdcnt_o <= $unsigned(redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_rdcnt_a) + $unsigned(redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_rdcnt_b);
        end
    end
    assign redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_rdcnt_q = redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_rdcnt_o[5:0];

    // expX_uid1264_i_div13_i_i_const_lambda_2_3818_184(BITSELECT,1263)@6
    assign expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b = $signed(redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_outputreg0_q[30:23]);

    // redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_inputreg0(DELAY,3678)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_inputreg0_q <= expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b;
        end
    end

    // redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_wraddr(COUNTER,3680)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_wraddr_i <= $unsigned(redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_wraddr_q = $signed(redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_wraddr_i[4:0]);

    // redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem(DUALMEM,3679)
    assign redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_ia = $unsigned(redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_inputreg0_q);
    assign redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_aa = redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_wraddr_q;
    assign redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_ab = redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_aa),
        .data_a(redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_ab),
        .q_b(redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_q = $signed(redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_iq[7:0]);

    // expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1278)@26 + 1
    assign expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_qi = $unsigned(redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_q == cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_delay ( .xin(expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_qi), .xout(expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist213_expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_q_3(DELAY,3537)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist213_expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_q_3_delay_0 <= $unsigned(expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_q);
            redist213_expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_q_3_q <= $signed(redist213_expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_q_3_delay_0);
        end
    end

    // excI_x_uid1282_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1281)@29
    assign excI_x_uid1282_i_div13_i_i_const_lambda_2_3818_184_q = $signed(redist213_expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_q_3_q & redist212_fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184_q_7_q);

    // excXIYI_uid1351_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1350)@29
    assign excXIYI_uid1351_i_div13_i_i_const_lambda_2_3818_184_q = $signed(excI_x_uid1282_i_div13_i_i_const_lambda_2_3818_184_q & excI_y_uid1190_i_div13_i305_i_const_lambda_2_3818_204_q);

    // fracXIsNotZero_uid1189_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1188)@29
    assign fracXIsNotZero_uid1189_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(~ (redist226_fracXIsZero_uid1188_i_div13_i305_i_const_lambda_2_3818_204_q_23_q));

    // excN_y_uid1191_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1190)@29
    assign excN_y_uid1191_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(redist227_expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_q_3_q & fracXIsNotZero_uid1189_i_div13_i305_i_const_lambda_2_3818_204_q);

    // fracXIsNotZero_uid1281_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1280)@29
    assign fracXIsNotZero_uid1281_i_div13_i_i_const_lambda_2_3818_184_q = $signed(~ (redist212_fracXIsZero_uid1280_i_div13_i_i_const_lambda_2_3818_184_q_7_q));

    // excN_x_uid1283_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1282)@29
    assign excN_x_uid1283_i_div13_i_i_const_lambda_2_3818_184_q = $signed(redist213_expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_q_3_q & fracXIsNotZero_uid1281_i_div13_i_i_const_lambda_2_3818_184_q);

    // excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1185)@26 + 1
    assign excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_qi = $unsigned(redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_q == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_delay ( .xin(excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_qi), .xout(excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3(DELAY,3552)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_delay_0 <= $unsigned(excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q);
            redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q <= $signed(redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_delay_0);
        end
    end

    // excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1277)@26 + 1
    assign excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_qi = $unsigned(redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_q == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_delay ( .xin(excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_qi), .xout(excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist214_excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_q_3(DELAY,3538)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist214_excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_q_3_delay_0 <= $unsigned(excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_q);
            redist214_excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_q_3_q <= $signed(redist214_excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_q_3_delay_0);
        end
    end

    // excXZYZ_uid1350_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1349)@29
    assign excXZYZ_uid1350_i_div13_i_i_const_lambda_2_3818_184_q = $signed(redist214_excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_q_3_q & redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q);

    // excRNaN_uid1352_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1351)@29
    assign excRNaN_uid1352_i_div13_i_i_const_lambda_2_3818_184_q = $signed(excXZYZ_uid1350_i_div13_i_i_const_lambda_2_3818_184_q | excN_x_uid1283_i_div13_i_i_const_lambda_2_3818_184_q | excN_y_uid1191_i_div13_i305_i_const_lambda_2_3818_204_q | excXIYI_uid1351_i_div13_i_i_const_lambda_2_3818_184_q);

    // invExcRNaN_uid1363_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1362)@29
    assign invExcRNaN_uid1363_i_div13_i_i_const_lambda_2_3818_184_q = $signed(~ (excRNaN_uid1352_i_div13_i_i_const_lambda_2_3818_184_q));

    // signY_uid1163_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1162)@6
    assign signY_uid1163_i_div13_i305_i_const_lambda_2_3818_204_b = i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_result[31:31];

    // signX_uid1266_i_div13_i_i_const_lambda_2_3818_184(BITSELECT,1265)@6
    assign signX_uid1266_i_div13_i_i_const_lambda_2_3818_184_b = redist264_i_sum_u_exp_0_i_i_lcssa_select_const_lambda_2_3818_183_q_6_outputreg0_q[31:31];

    // signR_uid1301_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1300)@6 + 1
    assign signR_uid1301_i_div13_i_i_const_lambda_2_3818_184_qi = signX_uid1266_i_div13_i_i_const_lambda_2_3818_184_b ^ signY_uid1163_i_div13_i305_i_const_lambda_2_3818_204_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signR_uid1301_i_div13_i_i_const_lambda_2_3818_184_delay ( .xin(signR_uid1301_i_div13_i_i_const_lambda_2_3818_184_qi), .xout(signR_uid1301_i_div13_i_i_const_lambda_2_3818_184_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist211_signR_uid1301_i_div13_i_i_const_lambda_2_3818_184_q_23(DELAY,3535)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist211_signR_uid1301_i_div13_i_i_const_lambda_2_3818_184_q_23 ( .xin(signR_uid1301_i_div13_i_i_const_lambda_2_3818_184_q), .xout(redist211_signR_uid1301_i_div13_i_i_const_lambda_2_3818_184_q_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // sRPostExc_uid1364_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1363)@29 + 1
    assign sRPostExc_uid1364_i_div13_i_i_const_lambda_2_3818_184_qi = redist211_signR_uid1301_i_div13_i_i_const_lambda_2_3818_184_q_23_q & invExcRNaN_uid1363_i_div13_i_i_const_lambda_2_3818_184_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    sRPostExc_uid1364_i_div13_i_i_const_lambda_2_3818_184_delay ( .xin(sRPostExc_uid1364_i_div13_i_i_const_lambda_2_3818_184_qi), .xout(sRPostExc_uid1364_i_div13_i_i_const_lambda_2_3818_184_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222(CONSTANT,846)
    assign two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222_q = 2'b10;

    // redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_rdcnt(ADD,3671)
    assign redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_rdcnt_a = {1'b0, redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_wraddr_q};
    assign redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_rdcnt_b = {1'b0, two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_rdcnt_o <= $unsigned(redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_rdcnt_a) + $unsigned(redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_rdcnt_b);
        end
    end
    assign redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_rdcnt_q = redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_rdcnt_o[2:0];

    // lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184(BITJOIN,1312)@22
    assign lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q = {VCC_q, redist215_fracX_uid1265_i_div13_i_i_const_lambda_2_3818_184_b_16_outputreg0_q};

    // redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_inputreg0(DELAY,3667)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_inputreg0_q <= lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q;
        end
    end

    // redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_wraddr(COUNTER,3669)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_wraddr_i <= $unsigned(redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_wraddr_q = $signed(redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_wraddr_i[1:0]);

    // redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem(DUALMEM,3668)
    assign redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_ia = $unsigned(redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_inputreg0_q);
    assign redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_aa = redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_wraddr_q;
    assign redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_ab = redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(24),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(24),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_aa),
        .data_a(redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_ab),
        .q_b(redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_q = $signed(redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_iq[23:0]);

    // oFracXSE_mergedSignalTM_uid1318_i_div13_i_i_const_lambda_2_3818_184(BITJOIN,1317)@28
    assign oFracXSE_mergedSignalTM_uid1318_i_div13_i_i_const_lambda_2_3818_184_q = {redist209_lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q_6_mem_q, i_add_i_const_lambda_2_3818_94_vt_const_2_q};

    // yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1199)@6
    assign yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b = $signed(fracY_uid1162_i_div13_i305_i_const_lambda_2_3818_204_b[22:14]);

    // memoryC2_uid1593_invTables_lutmem(DUALMEM,2885)@6 + 2
    assign memoryC2_uid1593_invTables_lutmem_aa = yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(12),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_exit30000593_invTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC2_uid1593_invTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC2_uid1593_invTables_lutmem_aa),
        .q_a(memoryC2_uid1593_invTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC2_uid1593_invTables_lutmem_r = $signed(memoryC2_uid1593_invTables_lutmem_ir[11:0]);

    // yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1200)@6
    assign yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b = $signed(i_acl_convert_uitofp_64_conv_i_i_uif_const_lambda_2_3818_3gr_result[13:0]);

    // redist221_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_2(DELAY,3545)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist221_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_2_delay_0 <= $unsigned(yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b);
            redist221_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_2_q <= $signed(redist221_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_2_delay_0);
        end
    end

    // yT1_uid1599_invPolyEval(BITSELECT,1598)@8
    assign yT1_uid1599_invPolyEval_b = $signed(redist221_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_2_q[13:2]);

    // prodXY_uid2231_pT1_uid1628_invPolyEval_cma(CHAINMULTADD,3255)@8 + 5
    // out q@14
    assign prodXY_uid2231_pT1_uid1628_invPolyEval_cma_reset = ~ (resetn);
    assign prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ena0 = 1'b1;
    assign prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ena1 = prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ena0;
    assign prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ena2 = prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ah[0] <= yT1_uid1599_invPolyEval_b;
            prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ch[0] <= memoryC2_uid1593_invTables_lutmem_r;
        end
    end

    assign prodXY_uid2231_pT1_uid1628_invPolyEval_cma_a0 = prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ah[0];
    assign prodXY_uid2231_pT1_uid1628_invPolyEval_cma_c0 = $unsigned(prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(12),
        .ax_clken("0"),
        .ax_width(12),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(24)
    ) prodXY_uid2231_pT1_uid1628_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ena2, prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ena1, prodXY_uid2231_pT1_uid1628_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(prodXY_uid2231_pT1_uid1628_invPolyEval_cma_a0),
        .ax(prodXY_uid2231_pT1_uid1628_invPolyEval_cma_c0),
        .resulta(prodXY_uid2231_pT1_uid1628_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(24), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    prodXY_uid2231_pT1_uid1628_invPolyEval_cma_delay0 ( .xin(prodXY_uid2231_pT1_uid1628_invPolyEval_cma_s0), .xout(prodXY_uid2231_pT1_uid1628_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign prodXY_uid2231_pT1_uid1628_invPolyEval_cma_q = $unsigned(prodXY_uid2231_pT1_uid1628_invPolyEval_cma_qq0[23:0]);

    // osig_uid2232_pT1_uid1628_invPolyEval(BITSELECT,2231)@14
    assign osig_uid2232_pT1_uid1628_invPolyEval_b = prodXY_uid2231_pT1_uid1628_invPolyEval_cma_q[23:11];

    // highBBits_uid1630_invPolyEval(BITSELECT,1629)@14
    assign highBBits_uid1630_invPolyEval_b = osig_uid2232_pT1_uid1628_invPolyEval_b[12:1];

    // redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6(DELAY,3547)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_delay_0 <= $unsigned(yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b);
            redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_delay_1 <= redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_delay_0;
            redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_delay_2 <= redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_delay_1;
            redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_delay_3 <= redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_delay_2;
            redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_q <= $signed(redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_delay_3);
        end
    end

    // redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_outputreg0(DELAY,3693)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_outputreg0_q <= redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_q;
        end
    end

    // memoryC1_uid1590_invTables_lutmem(DUALMEM,2884)@12 + 2
    assign memoryC1_uid1590_invTables_lutmem_aa = redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_outputreg0_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(21),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_exit30000590_invTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC1_uid1590_invTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC1_uid1590_invTables_lutmem_aa),
        .q_a(memoryC1_uid1590_invTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC1_uid1590_invTables_lutmem_r = $signed(memoryC1_uid1590_invTables_lutmem_ir[20:0]);

    // s1sumAHighB_uid1631_invPolyEval(ADD,1630)@14
    assign s1sumAHighB_uid1631_invPolyEval_a = $unsigned({{1{memoryC1_uid1590_invTables_lutmem_r[20]}}, memoryC1_uid1590_invTables_lutmem_r});
    assign s1sumAHighB_uid1631_invPolyEval_b = $unsigned({{10{highBBits_uid1630_invPolyEval_b[11]}}, highBBits_uid1630_invPolyEval_b});
    assign s1sumAHighB_uid1631_invPolyEval_o = $unsigned($signed(s1sumAHighB_uid1631_invPolyEval_a) + $signed(s1sumAHighB_uid1631_invPolyEval_b));
    assign s1sumAHighB_uid1631_invPolyEval_q = $signed(s1sumAHighB_uid1631_invPolyEval_o[21:0]);

    // lowRangeB_uid1629_invPolyEval(BITSELECT,1628)@14
    assign lowRangeB_uid1629_invPolyEval_in = osig_uid2232_pT1_uid1628_invPolyEval_b[0:0];
    assign lowRangeB_uid1629_invPolyEval_b = $signed(lowRangeB_uid1629_invPolyEval_in[0:0]);

    // s1_uid1632_invPolyEval(BITJOIN,1631)@14
    assign s1_uid1632_invPolyEval_q = {s1sumAHighB_uid1631_invPolyEval_q, lowRangeB_uid1629_invPolyEval_b};

    // redist177_s1_uid1632_invPolyEval_q_1(DELAY,3501)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist177_s1_uid1632_invPolyEval_q_1_q <= s1_uid1632_invPolyEval_q;
        end
    end

    // redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_offset(CONSTANT,3691)
    assign redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_offset_q = 3'b101;

    // redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_rdcnt(ADD,3692)
    assign redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_rdcnt_a = {1'b0, redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_wraddr_q};
    assign redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_rdcnt_b = {1'b0, redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_rdcnt_o <= $unsigned(redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_rdcnt_a) + $unsigned(redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_rdcnt_b);
        end
    end
    assign redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_rdcnt_q = redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_rdcnt_o[3:0];

    // redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_wraddr(COUNTER,3690)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_wraddr_i <= $unsigned(redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_wraddr_q = $signed(redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_wraddr_i[2:0]);

    // redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem(DUALMEM,3689)
    assign redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_ia = $unsigned(redist221_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_2_q);
    assign redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_aa = redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_wraddr_q;
    assign redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_ab = redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(14),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(14),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_aa),
        .data_a(redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_ab),
        .q_b(redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_q = $signed(redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_iq[13:0]);

    // redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_outputreg0(DELAY,3688)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_outputreg0_q <= redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_mem_q;
        end
    end

    // prodXY_uid2234_pT2_uid1634_invPolyEval_cma(CHAINMULTADD,3256)@15 + 5
    // out q@21
    assign prodXY_uid2234_pT2_uid1634_invPolyEval_cma_reset = ~ (resetn);
    assign prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ena0 = 1'b1;
    assign prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ena1 = prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ena0;
    assign prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ena2 = prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ah[0] <= redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_outputreg0_q;
            prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ch[0] <= redist177_s1_uid1632_invPolyEval_q_1_q;
        end
    end

    assign prodXY_uid2234_pT2_uid1634_invPolyEval_cma_a0 = prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ah[0];
    assign prodXY_uid2234_pT2_uid1634_invPolyEval_cma_c0 = $unsigned(prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(14),
        .ax_clken("0"),
        .ax_width(23),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) prodXY_uid2234_pT2_uid1634_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ena2, prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ena1, prodXY_uid2234_pT2_uid1634_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(prodXY_uid2234_pT2_uid1634_invPolyEval_cma_a0),
        .ax(prodXY_uid2234_pT2_uid1634_invPolyEval_cma_c0),
        .resulta(prodXY_uid2234_pT2_uid1634_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    prodXY_uid2234_pT2_uid1634_invPolyEval_cma_delay0 ( .xin(prodXY_uid2234_pT2_uid1634_invPolyEval_cma_s0), .xout(prodXY_uid2234_pT2_uid1634_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign prodXY_uid2234_pT2_uid1634_invPolyEval_cma_q = $unsigned(prodXY_uid2234_pT2_uid1634_invPolyEval_cma_qq0[36:0]);

    // osig_uid2235_pT2_uid1634_invPolyEval(BITSELECT,2234)@21
    assign osig_uid2235_pT2_uid1634_invPolyEval_b = prodXY_uid2234_pT2_uid1634_invPolyEval_cma_q[36:13];

    // highBBits_uid1636_invPolyEval(BITSELECT,1635)@21
    assign highBBits_uid1636_invPolyEval_b = osig_uid2235_pT2_uid1634_invPolyEval_b[23:2];

    // redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_inputreg0(DELAY,3694)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_inputreg0_q <= redist223_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_6_outputreg0_q;
        end
    end

    // redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13(DELAY,3548)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_delay_0 <= $unsigned(redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_inputreg0_q);
            redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_delay_1 <= redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_delay_0;
            redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_delay_2 <= redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_delay_1;
            redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_delay_3 <= redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_delay_2;
            redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_q <= $signed(redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_delay_3);
        end
    end

    // redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_outputreg0(DELAY,3695)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_outputreg0_q <= redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_q;
        end
    end

    // memoryC0_uid1587_invTables_lutmem(DUALMEM,2883)@19 + 2
    assign memoryC0_uid1587_invTables_lutmem_aa = redist224_yAddr_uid1200_i_div13_i305_i_const_lambda_2_3818_204_b_13_outputreg0_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(31),
        .widthad_a(9),
        .numwords_a(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_exit30000587_invTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC0_uid1587_invTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC0_uid1587_invTables_lutmem_aa),
        .q_a(memoryC0_uid1587_invTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC0_uid1587_invTables_lutmem_r = $signed(memoryC0_uid1587_invTables_lutmem_ir[30:0]);

    // s2sumAHighB_uid1637_invPolyEval(ADD,1636)@21
    assign s2sumAHighB_uid1637_invPolyEval_a = $unsigned({{1{memoryC0_uid1587_invTables_lutmem_r[30]}}, memoryC0_uid1587_invTables_lutmem_r});
    assign s2sumAHighB_uid1637_invPolyEval_b = $unsigned({{10{highBBits_uid1636_invPolyEval_b[21]}}, highBBits_uid1636_invPolyEval_b});
    assign s2sumAHighB_uid1637_invPolyEval_o = $unsigned($signed(s2sumAHighB_uid1637_invPolyEval_a) + $signed(s2sumAHighB_uid1637_invPolyEval_b));
    assign s2sumAHighB_uid1637_invPolyEval_q = $signed(s2sumAHighB_uid1637_invPolyEval_o[31:0]);

    // lowRangeB_uid1635_invPolyEval(BITSELECT,1634)@21
    assign lowRangeB_uid1635_invPolyEval_in = osig_uid2235_pT2_uid1634_invPolyEval_b[1:0];
    assign lowRangeB_uid1635_invPolyEval_b = $signed(lowRangeB_uid1635_invPolyEval_in[1:0]);

    // s2_uid1638_invPolyEval(BITJOIN,1637)@21
    assign s2_uid1638_invPolyEval_q = {s2sumAHighB_uid1637_invPolyEval_q, lowRangeB_uid1635_invPolyEval_b};

    // invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged(BITSELECT,3289)@21
    assign invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_in = s2_uid1638_invPolyEval_q[31:0];
    assign invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_b = $signed(invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_in[30:5]);
    assign invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_c = $signed(invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_in[31:31]);

    // redist8_invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_b_1(DELAY,3332)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist8_invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_b_1_q <= invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_b;
        end
    end

    // prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma(CHAINMULTADD,3250)@22 + 5
    // out q@28
    assign prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_reset = ~ (resetn);
    assign prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ena0 = 1'b1;
    assign prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ena1 = prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ena0;
    assign prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ena2 = prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ah[0] <= redist8_invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_b_1_q;
            prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ch[0] <= lOAdded_uid1313_i_div13_i_i_const_lambda_2_3818_184_q;
        end
    end

    assign prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_a0 = prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ah[0];
    assign prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_c0 = prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ch[0];
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(26),
        .ax_clken("0"),
        .ax_width(24),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(50)
    ) prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_DSP0 (
        .clk(clock),
        .ena({ prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ena2, prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ena1, prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_a0),
        .ax(prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_c0),
        .resulta(prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(50), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_delay0 ( .xin(prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_s0), .xout(prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_q = $unsigned(prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_qq0[49:0]);

    // osig_uid1641_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184(BITSELECT,1640)@28
    assign osig_uid1641_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_b = $signed(prodXY_uid1640_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_cma_q[49:24]);

    // fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1165)@6 + 1
    assign fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_a = {1'b0, fracY_uid1162_i_div13_i305_i_const_lambda_2_3818_204_b};
    assign fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_qi = $unsigned(fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_a == i_and2_i_i_const_lambda_2_3818_117_vt_const_23_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_delay ( .xin(fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_qi), .xout(fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist232_fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_q_15(DELAY,3556)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist232_fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_q_15 ( .xin(fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_q), .xout(redist232_fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_q_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // fracYPostZ_uid1311_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1310)@21 + 1
    assign fracYPostZ_uid1311_i_div13_i_i_const_lambda_2_3818_184_qi = redist232_fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_q_15_q | invY_uid1309_i_div13_i_i_const_lambda_2_3818_184_bit_select_merged_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracYPostZ_uid1311_i_div13_i_i_const_lambda_2_3818_184_delay ( .xin(fracYPostZ_uid1311_i_div13_i_i_const_lambda_2_3818_184_qi), .xout(fracYPostZ_uid1311_i_div13_i_i_const_lambda_2_3818_184_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist210_fracYPostZ_uid1311_i_div13_i_i_const_lambda_2_3818_184_q_7(DELAY,3534)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist210_fracYPostZ_uid1311_i_div13_i_i_const_lambda_2_3818_184_q_7 ( .xin(fracYPostZ_uid1311_i_div13_i_i_const_lambda_2_3818_184_q), .xout(redist210_fracYPostZ_uid1311_i_div13_i_i_const_lambda_2_3818_184_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // divValPreNormTrunc_uid1321_i_div13_i_i_const_lambda_2_3818_184(MUX,1320)@28
    assign divValPreNormTrunc_uid1321_i_div13_i_i_const_lambda_2_3818_184_s = redist210_fracYPostZ_uid1311_i_div13_i_i_const_lambda_2_3818_184_q_7_q;
    always_comb 
    begin
        unique case (divValPreNormTrunc_uid1321_i_div13_i_i_const_lambda_2_3818_184_s)
            1'b0 : divValPreNormTrunc_uid1321_i_div13_i_i_const_lambda_2_3818_184_q = osig_uid1641_prodDivPreNormProd_uid1315_i_div13_i_i_const_lambda_2_3818_184_b;
            1'b1 : divValPreNormTrunc_uid1321_i_div13_i_i_const_lambda_2_3818_184_q = oFracXSE_mergedSignalTM_uid1318_i_div13_i_i_const_lambda_2_3818_184_q;
            default : divValPreNormTrunc_uid1321_i_div13_i_i_const_lambda_2_3818_184_q = 26'b0;
        endcase
    end

    // norm_uid1322_i_div13_i_i_const_lambda_2_3818_184(BITSELECT,1321)@28
    assign norm_uid1322_i_div13_i_i_const_lambda_2_3818_184_b = divValPreNormTrunc_uid1321_i_div13_i_i_const_lambda_2_3818_184_q[25:25];

    // rndOp_uid1330_i_div13_i_i_const_lambda_2_3818_184(BITJOIN,1329)@28
    assign rndOp_uid1330_i_div13_i_i_const_lambda_2_3818_184_q = {norm_uid1322_i_div13_i_i_const_lambda_2_3818_184_b, cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q, VCC_q};

    // expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184(SUB,1301)@26 + 1
    assign expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184_a = $unsigned({1'b0, redist216_expX_uid1264_i_div13_i_i_const_lambda_2_3818_184_b_20_mem_q});
    assign expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184_b = $unsigned({1'b0, redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184_o <= $unsigned($signed(expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184_a) - $signed(expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184_b));
        end
    end
    assign expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184_q = $signed(expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184_o[8:0]);

    // expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_rhsMSBs_select_bit_select_merged(BITSELECT,3285)@27
    assign expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_rhsMSBs_select_bit_select_merged_b = expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184_q[8:1];
    assign expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_rhsMSBs_select_bit_select_merged_c = expXmY_uid1302_i_div13_i_i_const_lambda_2_3818_184_q[0:0];

    // expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_lhsMSBs_select_b_const(CONSTANT,3321)
    assign expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_lhsMSBs_select_b_const_q = 7'b0111111;

    // expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_MSBs_sums(ADD,2871)@27 + 1
    assign expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_MSBs_sums_a = $unsigned({3'b000, expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_lhsMSBs_select_b_const_q});
    assign expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_MSBs_sums_b = $unsigned({{2{expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_rhsMSBs_select_bit_select_merged_b[7]}}, expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_rhsMSBs_select_bit_select_merged_b});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_MSBs_sums_o <= $unsigned($signed(expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_MSBs_sums_a) + $signed(expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_MSBs_sums_b));
        end
    end
    assign expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_MSBs_sums_q = $signed(expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_MSBs_sums_o[8:0]);

    // redist12_expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_rhsMSBs_select_bit_select_merged_c_1(DELAY,3336)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist12_expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_rhsMSBs_select_bit_select_merged_c_1_q <= expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_rhsMSBs_select_bit_select_merged_c;
        end
    end

    // expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_split_join(BITJOIN,2872)@28
    assign expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_split_join_q = {expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_MSBs_sums_q, redist12_expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_rhsMSBs_select_bit_select_merged_c_1_q};

    // divValPreNormHigh_uid1323_i_div13_i_i_const_lambda_2_3818_184(BITSELECT,1322)@28
    assign divValPreNormHigh_uid1323_i_div13_i_i_const_lambda_2_3818_184_in = divValPreNormTrunc_uid1321_i_div13_i_i_const_lambda_2_3818_184_q[24:0];
    assign divValPreNormHigh_uid1323_i_div13_i_i_const_lambda_2_3818_184_b = $signed(divValPreNormHigh_uid1323_i_div13_i_i_const_lambda_2_3818_184_in[24:1]);

    // divValPreNormLow_uid1324_i_div13_i_i_const_lambda_2_3818_184(BITSELECT,1323)@28
    assign divValPreNormLow_uid1324_i_div13_i_i_const_lambda_2_3818_184_in = divValPreNormTrunc_uid1321_i_div13_i_i_const_lambda_2_3818_184_q[23:0];
    assign divValPreNormLow_uid1324_i_div13_i_i_const_lambda_2_3818_184_b = $signed(divValPreNormLow_uid1324_i_div13_i_i_const_lambda_2_3818_184_in[23:0]);

    // normFracRnd_uid1325_i_div13_i_i_const_lambda_2_3818_184(MUX,1324)@28
    assign normFracRnd_uid1325_i_div13_i_i_const_lambda_2_3818_184_s = norm_uid1322_i_div13_i_i_const_lambda_2_3818_184_b;
    always_comb 
    begin
        unique case (normFracRnd_uid1325_i_div13_i_i_const_lambda_2_3818_184_s)
            1'b0 : normFracRnd_uid1325_i_div13_i_i_const_lambda_2_3818_184_q = divValPreNormLow_uid1324_i_div13_i_i_const_lambda_2_3818_184_b;
            1'b1 : normFracRnd_uid1325_i_div13_i_i_const_lambda_2_3818_184_q = divValPreNormHigh_uid1323_i_div13_i_i_const_lambda_2_3818_184_b;
            default : normFracRnd_uid1325_i_div13_i_i_const_lambda_2_3818_184_q = 24'b0;
        endcase
    end

    // expFracRnd_uid1326_i_div13_i_i_const_lambda_2_3818_184(BITJOIN,1325)@28
    assign expFracRnd_uid1326_i_div13_i_i_const_lambda_2_3818_184_q = {expR_uid1303_i_div13_i_i_const_lambda_2_3818_184_split_join_q, normFracRnd_uid1325_i_div13_i_i_const_lambda_2_3818_184_q};

    // expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184(ADD,1330)@28 + 1
    assign expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_a = $unsigned({{2{expFracRnd_uid1326_i_div13_i_i_const_lambda_2_3818_184_q[33]}}, expFracRnd_uid1326_i_div13_i_i_const_lambda_2_3818_184_q});
    assign expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_b = $unsigned({11'b00000000000, rndOp_uid1330_i_div13_i_i_const_lambda_2_3818_184_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_o <= $unsigned($signed(expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_a) + $signed(expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_b));
        end
    end
    assign expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_q = $signed(expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_o[34:0]);

    // excRPreExc_uid1334_i_div13_i_i_const_lambda_2_3818_184(BITSELECT,1333)@29
    assign excRPreExc_uid1334_i_div13_i_i_const_lambda_2_3818_184_in = expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_q[31:0];
    assign excRPreExc_uid1334_i_div13_i_i_const_lambda_2_3818_184_b = $signed(excRPreExc_uid1334_i_div13_i_i_const_lambda_2_3818_184_in[31:24]);

    // redist207_excRPreExc_uid1334_i_div13_i_i_const_lambda_2_3818_184_b_1(DELAY,3531)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist207_excRPreExc_uid1334_i_div13_i_i_const_lambda_2_3818_184_b_1_q <= excRPreExc_uid1334_i_div13_i_i_const_lambda_2_3818_184_b;
        end
    end

    // invExpXIsMax_uid1192_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1191)@29
    assign invExpXIsMax_uid1192_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(~ (redist227_expXIsMax_uid1187_i_div13_i305_i_const_lambda_2_3818_204_q_3_q));

    // InvExpXIsZero_uid1193_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1192)@29
    assign InvExpXIsZero_uid1193_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(~ (redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q));

    // excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1193)@29
    assign excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(InvExpXIsZero_uid1193_i_div13_i305_i_const_lambda_2_3818_204_q & invExpXIsMax_uid1192_i_div13_i305_i_const_lambda_2_3818_204_q);

    // excXIYR_uid1348_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1347)@29
    assign excXIYR_uid1348_i_div13_i_i_const_lambda_2_3818_184_q = $signed(excI_x_uid1282_i_div13_i_i_const_lambda_2_3818_184_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q);

    // excXIYZ_uid1347_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1346)@29
    assign excXIYZ_uid1347_i_div13_i_i_const_lambda_2_3818_184_q = $signed(excI_x_uid1282_i_div13_i_i_const_lambda_2_3818_184_q & redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q);

    // expRExt_uid1335_i_div13_i_i_const_lambda_2_3818_184(BITSELECT,1334)@29
    assign expRExt_uid1335_i_div13_i_i_const_lambda_2_3818_184_b = expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_q[34:24];

    // expOvf_uid1339_i_div13_i_i_const_lambda_2_3818_184(COMPARE,1338)@29
    assign expOvf_uid1339_i_div13_i_i_const_lambda_2_3818_184_a = $unsigned({{2{expRExt_uid1335_i_div13_i_i_const_lambda_2_3818_184_b[10]}}, expRExt_uid1335_i_div13_i_i_const_lambda_2_3818_184_b});
    assign expOvf_uid1339_i_div13_i_i_const_lambda_2_3818_184_b = $unsigned({5'b00000, cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q});
    assign expOvf_uid1339_i_div13_i_i_const_lambda_2_3818_184_o = $unsigned($signed(expOvf_uid1339_i_div13_i_i_const_lambda_2_3818_184_a) - $signed(expOvf_uid1339_i_div13_i_i_const_lambda_2_3818_184_b));
    assign expOvf_uid1339_i_div13_i_i_const_lambda_2_3818_184_n[0] = ~ (expOvf_uid1339_i_div13_i_i_const_lambda_2_3818_184_o[12]);

    // invExpXIsMax_uid1284_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1283)@29
    assign invExpXIsMax_uid1284_i_div13_i_i_const_lambda_2_3818_184_q = $signed(~ (redist213_expXIsMax_uid1279_i_div13_i_i_const_lambda_2_3818_184_q_3_q));

    // InvExpXIsZero_uid1285_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1284)@29
    assign InvExpXIsZero_uid1285_i_div13_i_i_const_lambda_2_3818_184_q = $signed(~ (redist214_excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_q_3_q));

    // excR_x_uid1286_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1285)@29
    assign excR_x_uid1286_i_div13_i_i_const_lambda_2_3818_184_q = $signed(InvExpXIsZero_uid1285_i_div13_i_i_const_lambda_2_3818_184_q & invExpXIsMax_uid1284_i_div13_i_i_const_lambda_2_3818_184_q);

    // excXRYROvf_uid1346_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1345)@29
    assign excXRYROvf_uid1346_i_div13_i_i_const_lambda_2_3818_184_q = $signed(excR_x_uid1286_i_div13_i_i_const_lambda_2_3818_184_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q & expOvf_uid1339_i_div13_i_i_const_lambda_2_3818_184_n);

    // excXRYZ_uid1345_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1344)@29
    assign excXRYZ_uid1345_i_div13_i_i_const_lambda_2_3818_184_q = $signed(excR_x_uid1286_i_div13_i_i_const_lambda_2_3818_184_q & redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q);

    // excRInf_uid1349_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1348)@29
    assign excRInf_uid1349_i_div13_i_i_const_lambda_2_3818_184_q = $signed(excXRYZ_uid1345_i_div13_i_i_const_lambda_2_3818_184_q | excXRYROvf_uid1346_i_div13_i_i_const_lambda_2_3818_184_q | excXIYZ_uid1347_i_div13_i_i_const_lambda_2_3818_184_q | excXIYR_uid1348_i_div13_i_i_const_lambda_2_3818_184_q);

    // xRegOrZero_uid1342_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1341)@29
    assign xRegOrZero_uid1342_i_div13_i_i_const_lambda_2_3818_184_q = $signed(excR_x_uid1286_i_div13_i_i_const_lambda_2_3818_184_q | redist214_excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_q_3_q);

    // regOrZeroOverInf_uid1343_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1342)@29
    assign regOrZeroOverInf_uid1343_i_div13_i_i_const_lambda_2_3818_184_q = $signed(xRegOrZero_uid1342_i_div13_i_i_const_lambda_2_3818_184_q & excI_y_uid1190_i_div13_i305_i_const_lambda_2_3818_204_q);

    // expUdf_uid1336_i_div13_i_i_const_lambda_2_3818_184(COMPARE,1335)@29
    assign expUdf_uid1336_i_div13_i_i_const_lambda_2_3818_184_a = $unsigned({12'b000000000000, GND_q});
    assign expUdf_uid1336_i_div13_i_i_const_lambda_2_3818_184_b = $unsigned({{2{expRExt_uid1335_i_div13_i_i_const_lambda_2_3818_184_b[10]}}, expRExt_uid1335_i_div13_i_i_const_lambda_2_3818_184_b});
    assign expUdf_uid1336_i_div13_i_i_const_lambda_2_3818_184_o = $unsigned($signed(expUdf_uid1336_i_div13_i_i_const_lambda_2_3818_184_a) - $signed(expUdf_uid1336_i_div13_i_i_const_lambda_2_3818_184_b));
    assign expUdf_uid1336_i_div13_i_i_const_lambda_2_3818_184_n[0] = ~ (expUdf_uid1336_i_div13_i_i_const_lambda_2_3818_184_o[12]);

    // regOverRegWithUf_uid1341_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1340)@29
    assign regOverRegWithUf_uid1341_i_div13_i_i_const_lambda_2_3818_184_q = $signed(expUdf_uid1336_i_div13_i_i_const_lambda_2_3818_184_n & excR_x_uid1286_i_div13_i_i_const_lambda_2_3818_184_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q);

    // zeroOverReg_uid1340_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1339)@29
    assign zeroOverReg_uid1340_i_div13_i_i_const_lambda_2_3818_184_q = $signed(redist214_excZ_x_uid1278_i_div13_i_i_const_lambda_2_3818_184_q_3_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q);

    // excRZero_uid1344_i_div13_i_i_const_lambda_2_3818_184(LOGICAL,1343)@29
    assign excRZero_uid1344_i_div13_i_i_const_lambda_2_3818_184_q = $signed(zeroOverReg_uid1340_i_div13_i_i_const_lambda_2_3818_184_q | regOverRegWithUf_uid1341_i_div13_i_i_const_lambda_2_3818_184_q | regOrZeroOverInf_uid1343_i_div13_i_i_const_lambda_2_3818_184_q);

    // concExc_uid1353_i_div13_i_i_const_lambda_2_3818_184(BITJOIN,1352)@29
    assign concExc_uid1353_i_div13_i_i_const_lambda_2_3818_184_q = {excRNaN_uid1352_i_div13_i_i_const_lambda_2_3818_184_q, excRInf_uid1349_i_div13_i_i_const_lambda_2_3818_184_q, excRZero_uid1344_i_div13_i_i_const_lambda_2_3818_184_q};

    // excREnc_uid1354_i_div13_i_i_const_lambda_2_3818_184(LOOKUP,1353)@29 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1353_i_div13_i_i_const_lambda_2_3818_184_q)
                3'b000 : excREnc_uid1354_i_div13_i_i_const_lambda_2_3818_184_q <= 2'b01;
                3'b001 : excREnc_uid1354_i_div13_i_i_const_lambda_2_3818_184_q <= 2'b00;
                3'b010 : excREnc_uid1354_i_div13_i_i_const_lambda_2_3818_184_q <= 2'b10;
                3'b011 : excREnc_uid1354_i_div13_i_i_const_lambda_2_3818_184_q <= 2'b00;
                3'b100 : excREnc_uid1354_i_div13_i_i_const_lambda_2_3818_184_q <= 2'b11;
                3'b101 : excREnc_uid1354_i_div13_i_i_const_lambda_2_3818_184_q <= 2'b00;
                3'b110 : excREnc_uid1354_i_div13_i_i_const_lambda_2_3818_184_q <= 2'b00;
                3'b111 : excREnc_uid1354_i_div13_i_i_const_lambda_2_3818_184_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1354_i_div13_i_i_const_lambda_2_3818_184_q <= 2'bxx;
                          end
            endcase
        end
    end

    // expRPostExc_uid1362_i_div13_i_i_const_lambda_2_3818_184(MUX,1361)@30
    assign expRPostExc_uid1362_i_div13_i_i_const_lambda_2_3818_184_s = excREnc_uid1354_i_div13_i_i_const_lambda_2_3818_184_q;
    always_comb 
    begin
        unique case (expRPostExc_uid1362_i_div13_i_i_const_lambda_2_3818_184_s)
            2'b00 : expRPostExc_uid1362_i_div13_i_i_const_lambda_2_3818_184_q = i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q;
            2'b01 : expRPostExc_uid1362_i_div13_i_i_const_lambda_2_3818_184_q = redist207_excRPreExc_uid1334_i_div13_i_i_const_lambda_2_3818_184_b_1_q;
            2'b10 : expRPostExc_uid1362_i_div13_i_i_const_lambda_2_3818_184_q = cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            2'b11 : expRPostExc_uid1362_i_div13_i_i_const_lambda_2_3818_184_q = cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            default : expRPostExc_uid1362_i_div13_i_i_const_lambda_2_3818_184_q = 8'b0;
        endcase
    end

    // oneFracRPostExc2_uid1097_i_conv25_i318_i_const_lambda_2_3818_220(CONSTANT,1096)
    assign oneFracRPostExc2_uid1097_i_conv25_i318_i_const_lambda_2_3818_220_q = 23'b00000000000000000000001;

    // fracRPreExc_uid1333_i_div13_i_i_const_lambda_2_3818_184(BITSELECT,1332)@29
    assign fracRPreExc_uid1333_i_div13_i_i_const_lambda_2_3818_184_in = expFracPostRnd_uid1331_i_div13_i_i_const_lambda_2_3818_184_q[23:0];
    assign fracRPreExc_uid1333_i_div13_i_i_const_lambda_2_3818_184_b = $signed(fracRPreExc_uid1333_i_div13_i_i_const_lambda_2_3818_184_in[23:1]);

    // redist208_fracRPreExc_uid1333_i_div13_i_i_const_lambda_2_3818_184_b_1(DELAY,3532)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist208_fracRPreExc_uid1333_i_div13_i_i_const_lambda_2_3818_184_b_1_q <= fracRPreExc_uid1333_i_div13_i_i_const_lambda_2_3818_184_b;
        end
    end

    // fracRPostExc_uid1358_i_div13_i_i_const_lambda_2_3818_184(MUX,1357)@30
    assign fracRPostExc_uid1358_i_div13_i_i_const_lambda_2_3818_184_s = excREnc_uid1354_i_div13_i_i_const_lambda_2_3818_184_q;
    always_comb 
    begin
        unique case (fracRPostExc_uid1358_i_div13_i_i_const_lambda_2_3818_184_s)
            2'b00 : fracRPostExc_uid1358_i_div13_i_i_const_lambda_2_3818_184_q = cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            2'b01 : fracRPostExc_uid1358_i_div13_i_i_const_lambda_2_3818_184_q = redist208_fracRPreExc_uid1333_i_div13_i_i_const_lambda_2_3818_184_b_1_q;
            2'b10 : fracRPostExc_uid1358_i_div13_i_i_const_lambda_2_3818_184_q = cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            2'b11 : fracRPostExc_uid1358_i_div13_i_i_const_lambda_2_3818_184_q = oneFracRPostExc2_uid1097_i_conv25_i318_i_const_lambda_2_3818_220_q;
            default : fracRPostExc_uid1358_i_div13_i_i_const_lambda_2_3818_184_q = 23'b0;
        endcase
    end

    // divR_uid1365_i_div13_i_i_const_lambda_2_3818_184(BITJOIN,1364)@30
    assign divR_uid1365_i_div13_i_i_const_lambda_2_3818_184_q = {sRPostExc_uid1364_i_div13_i_i_const_lambda_2_3818_184_q, expRPostExc_uid1362_i_div13_i_i_const_lambda_2_3818_184_q, fracRPostExc_uid1358_i_div13_i_i_const_lambda_2_3818_184_q};

    // i_unnamed_const_lambda_2_3818_185_impl(FPCOLUMN,2602)@30 + 3
    assign i_unnamed_const_lambda_2_3818_185_impl_ay0 = divR_uid1365_i_div13_i_i_const_lambda_2_3818_184_q;
    assign i_unnamed_const_lambda_2_3818_185_impl_az0 = divR_uid1365_i_div13_i_i_const_lambda_2_3818_184_q;
    assign i_unnamed_const_lambda_2_3818_185_impl_reset0 = 1'b0;
    assign i_unnamed_const_lambda_2_3818_185_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_unnamed_const_lambda_2_3818_185_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_unnamed_const_lambda_2_3818_185_impl_ena0 }),
        .clr({ i_unnamed_const_lambda_2_3818_185_impl_reset0, i_unnamed_const_lambda_2_3818_185_impl_reset0 }),
        .fp32_mult_a(i_unnamed_const_lambda_2_3818_185_impl_ay0),
        .fp32_mult_b(i_unnamed_const_lambda_2_3818_185_impl_az0),
        .fp32_result(i_unnamed_const_lambda_2_3818_185_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist36_i_unnamed_const_lambda_2_3818_185_impl_q0_1(DELAY,3360)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist36_i_unnamed_const_lambda_2_3818_185_impl_q0_1_q <= i_unnamed_const_lambda_2_3818_185_impl_q0;
        end
    end

    // c_float_0x401DA6CF40000000_3818_275_q_const(CONSTANT,2397)
    assign c_float_0x401DA6CF40000000_3818_275_q_const_q = 32'b01000000111011010011011001111010;

    // i_mul22_i_i_const_lambda_2_3818_186_impl(FPCOLUMN,2565)@34 + 3
    assign i_mul22_i_i_const_lambda_2_3818_186_impl_ay0 = c_float_0x401DA6CF40000000_3818_275_q_const_q;
    assign i_mul22_i_i_const_lambda_2_3818_186_impl_az0 = redist36_i_unnamed_const_lambda_2_3818_185_impl_q0_1_q;
    assign i_mul22_i_i_const_lambda_2_3818_186_impl_reset0 = 1'b0;
    assign i_mul22_i_i_const_lambda_2_3818_186_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_mul22_i_i_const_lambda_2_3818_186_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_mul22_i_i_const_lambda_2_3818_186_impl_ena0 }),
        .clr({ i_mul22_i_i_const_lambda_2_3818_186_impl_reset0, i_mul22_i_i_const_lambda_2_3818_186_impl_reset0 }),
        .fp32_mult_a(i_mul22_i_i_const_lambda_2_3818_186_impl_ay0),
        .fp32_mult_b(i_mul22_i_i_const_lambda_2_3818_186_impl_az0),
        .fp32_result(i_mul22_i_i_const_lambda_2_3818_186_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signX_uid1049_i_conv23_i_i_const_lambda_2_3818_187(BITSELECT,1048)@37
    assign signX_uid1049_i_conv23_i_i_const_lambda_2_3818_187_b = i_mul22_i_i_const_lambda_2_3818_186_impl_q0[31:31];

    // redist243_signX_uid1049_i_conv23_i_i_const_lambda_2_3818_187_b_2(DELAY,3567)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist243_signX_uid1049_i_conv23_i_i_const_lambda_2_3818_187_b_2_delay_0 <= $unsigned(signX_uid1049_i_conv23_i_i_const_lambda_2_3818_187_b);
            redist243_signX_uid1049_i_conv23_i_i_const_lambda_2_3818_187_b_2_q <= $signed(redist243_signX_uid1049_i_conv23_i_i_const_lambda_2_3818_187_b_2_delay_0);
        end
    end

    // expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208(CONSTANT,882)
    assign expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q = 11'b11111111111;

    // exp_x_uid1015_i_conv23_i_i_const_lambda_2_3818_187(BITSELECT,1014)@37
    assign exp_x_uid1015_i_conv23_i_i_const_lambda_2_3818_187_b = $signed(i_mul22_i_i_const_lambda_2_3818_186_impl_q0[30:23]);

    // expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_rhsMSBs_select_bit_select_merged(BITSELECT,3283)@37
    assign expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_rhsMSBs_select_bit_select_merged_b = $signed(exp_x_uid1015_i_conv23_i_i_const_lambda_2_3818_187_b[7:7]);
    assign expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_rhsMSBs_select_bit_select_merged_c = $signed(exp_x_uid1015_i_conv23_i_i_const_lambda_2_3818_187_b[6:0]);

    // expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_lhsMSBs_select_b_const(CONSTANT,3320)
    assign expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_lhsMSBs_select_b_const_q = 5'b00111;

    // expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_MSBs_sums(ADD,2861)@37 + 1
    assign expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_MSBs_sums_a = $unsigned({{2{expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_lhsMSBs_select_b_const_q[4]}}, expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_lhsMSBs_select_b_const_q});
    assign expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_MSBs_sums_b = $unsigned({6'b000000, expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_rhsMSBs_select_bit_select_merged_b});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_MSBs_sums_o <= $unsigned($signed(expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_MSBs_sums_a) + $signed(expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_MSBs_sums_b));
        end
    end
    assign expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_MSBs_sums_q = $signed(expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_MSBs_sums_o[5:0]);

    // redist14_expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_rhsMSBs_select_bit_select_merged_c_1(DELAY,3338)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist14_expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_rhsMSBs_select_bit_select_merged_c_1_q <= expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_rhsMSBs_select_bit_select_merged_c;
        end
    end

    // expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_split_join(BITJOIN,2862)@38
    assign expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_split_join_q = {expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_MSBs_sums_q, redist14_expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_rhsMSBs_select_bit_select_merged_c_1_q};

    // expR_uid1031_i_conv23_i_i_const_lambda_2_3818_187(BITSELECT,1030)@38
    assign expR_uid1031_i_conv23_i_i_const_lambda_2_3818_187_in = expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_split_join_q[10:0];
    assign expR_uid1031_i_conv23_i_i_const_lambda_2_3818_187_b = $signed(expR_uid1031_i_conv23_i_i_const_lambda_2_3818_187_in[10:0]);

    // redist244_expR_uid1031_i_conv23_i_i_const_lambda_2_3818_187_b_1(DELAY,3568)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist244_expR_uid1031_i_conv23_i_i_const_lambda_2_3818_187_b_1_q <= expR_uid1031_i_conv23_i_i_const_lambda_2_3818_187_b;
        end
    end

    // frac_x_uid1016_i_conv23_i_i_const_lambda_2_3818_187(BITSELECT,1015)@37
    assign frac_x_uid1016_i_conv23_i_i_const_lambda_2_3818_187_b = $signed(i_mul22_i_i_const_lambda_2_3818_186_impl_q0[22:0]);

    // redist245_frac_x_uid1016_i_conv23_i_i_const_lambda_2_3818_187_b_1(DELAY,3569)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist245_frac_x_uid1016_i_conv23_i_i_const_lambda_2_3818_187_b_1_q <= frac_x_uid1016_i_conv23_i_i_const_lambda_2_3818_187_b;
        end
    end

    // fracXIsZero_uid1019_i_conv23_i_i_const_lambda_2_3818_187(LOGICAL,1018)@38
    assign fracXIsZero_uid1019_i_conv23_i_i_const_lambda_2_3818_187_q = cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q == redist245_frac_x_uid1016_i_conv23_i_i_const_lambda_2_3818_187_b_1_q ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid1020_i_conv23_i_i_const_lambda_2_3818_187(LOGICAL,1019)@38
    assign fracXIsNotZero_uid1020_i_conv23_i_i_const_lambda_2_3818_187_q = $signed(~ (fracXIsZero_uid1019_i_conv23_i_i_const_lambda_2_3818_187_q));

    // expXIsMax_uid1018_i_conv23_i_i_const_lambda_2_3818_187(LOGICAL,1017)@37 + 1
    assign expXIsMax_uid1018_i_conv23_i_i_const_lambda_2_3818_187_qi = $unsigned(exp_x_uid1015_i_conv23_i_i_const_lambda_2_3818_187_b == cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid1018_i_conv23_i_i_const_lambda_2_3818_187_delay ( .xin(expXIsMax_uid1018_i_conv23_i_i_const_lambda_2_3818_187_qi), .xout(expXIsMax_uid1018_i_conv23_i_i_const_lambda_2_3818_187_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excN_x_uid1022_i_conv23_i_i_const_lambda_2_3818_187(LOGICAL,1021)@38
    assign excN_x_uid1022_i_conv23_i_i_const_lambda_2_3818_187_q = $signed(expXIsMax_uid1018_i_conv23_i_i_const_lambda_2_3818_187_q & fracXIsNotZero_uid1020_i_conv23_i_i_const_lambda_2_3818_187_q);

    // expOvf_uid1034_i_conv23_i_i_const_lambda_2_3818_187(COMPARE,1033)@38
    assign expOvf_uid1034_i_conv23_i_i_const_lambda_2_3818_187_a = $unsigned({{2{expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_split_join_q[12]}}, expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_split_join_q});
    assign expOvf_uid1034_i_conv23_i_i_const_lambda_2_3818_187_b = $unsigned({4'b0000, expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q});
    assign expOvf_uid1034_i_conv23_i_i_const_lambda_2_3818_187_o = $unsigned($signed(expOvf_uid1034_i_conv23_i_i_const_lambda_2_3818_187_a) - $signed(expOvf_uid1034_i_conv23_i_i_const_lambda_2_3818_187_b));
    assign expOvf_uid1034_i_conv23_i_i_const_lambda_2_3818_187_n[0] = ~ (expOvf_uid1034_i_conv23_i_i_const_lambda_2_3818_187_o[14]);

    // invExpXIsMax_uid1023_i_conv23_i_i_const_lambda_2_3818_187(LOGICAL,1022)@38
    assign invExpXIsMax_uid1023_i_conv23_i_i_const_lambda_2_3818_187_q = $signed(~ (expXIsMax_uid1018_i_conv23_i_i_const_lambda_2_3818_187_q));

    // excZ_x_uid1017_i_conv23_i_i_const_lambda_2_3818_187(LOGICAL,1016)@37 + 1
    assign excZ_x_uid1017_i_conv23_i_i_const_lambda_2_3818_187_qi = $unsigned(exp_x_uid1015_i_conv23_i_i_const_lambda_2_3818_187_b == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_x_uid1017_i_conv23_i_i_const_lambda_2_3818_187_delay ( .xin(excZ_x_uid1017_i_conv23_i_i_const_lambda_2_3818_187_qi), .xout(excZ_x_uid1017_i_conv23_i_i_const_lambda_2_3818_187_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // InvExpXIsZero_uid1024_i_conv23_i_i_const_lambda_2_3818_187(LOGICAL,1023)@38
    assign InvExpXIsZero_uid1024_i_conv23_i_i_const_lambda_2_3818_187_q = $signed(~ (excZ_x_uid1017_i_conv23_i_i_const_lambda_2_3818_187_q));

    // excR_x_uid1025_i_conv23_i_i_const_lambda_2_3818_187(LOGICAL,1024)@38
    assign excR_x_uid1025_i_conv23_i_i_const_lambda_2_3818_187_q = $signed(InvExpXIsZero_uid1024_i_conv23_i_i_const_lambda_2_3818_187_q & invExpXIsMax_uid1023_i_conv23_i_i_const_lambda_2_3818_187_q);

    // inRegAndOvf_uid1037_i_conv23_i_i_const_lambda_2_3818_187(LOGICAL,1036)@38
    assign inRegAndOvf_uid1037_i_conv23_i_i_const_lambda_2_3818_187_q = $signed(excR_x_uid1025_i_conv23_i_i_const_lambda_2_3818_187_q & expOvf_uid1034_i_conv23_i_i_const_lambda_2_3818_187_n);

    // excI_x_uid1021_i_conv23_i_i_const_lambda_2_3818_187(LOGICAL,1020)@38
    assign excI_x_uid1021_i_conv23_i_i_const_lambda_2_3818_187_q = $signed(expXIsMax_uid1018_i_conv23_i_i_const_lambda_2_3818_187_q & fracXIsZero_uid1019_i_conv23_i_i_const_lambda_2_3818_187_q);

    // excRInf_uid1038_i_conv23_i_i_const_lambda_2_3818_187(LOGICAL,1037)@38
    assign excRInf_uid1038_i_conv23_i_i_const_lambda_2_3818_187_q = $signed(excI_x_uid1021_i_conv23_i_i_const_lambda_2_3818_187_q | inRegAndOvf_uid1037_i_conv23_i_i_const_lambda_2_3818_187_q);

    // expUdf_uid1032_i_conv23_i_i_const_lambda_2_3818_187(COMPARE,1031)@38
    assign expUdf_uid1032_i_conv23_i_i_const_lambda_2_3818_187_a = $unsigned({14'b00000000000000, GND_q});
    assign expUdf_uid1032_i_conv23_i_i_const_lambda_2_3818_187_b = $unsigned({{2{expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_split_join_q[12]}}, expRExt_uid1030_i_conv23_i_i_const_lambda_2_3818_187_split_join_q});
    assign expUdf_uid1032_i_conv23_i_i_const_lambda_2_3818_187_o = $unsigned($signed(expUdf_uid1032_i_conv23_i_i_const_lambda_2_3818_187_a) - $signed(expUdf_uid1032_i_conv23_i_i_const_lambda_2_3818_187_b));
    assign expUdf_uid1032_i_conv23_i_i_const_lambda_2_3818_187_n[0] = ~ (expUdf_uid1032_i_conv23_i_i_const_lambda_2_3818_187_o[14]);

    // inRegAndUdf_uid1035_i_conv23_i_i_const_lambda_2_3818_187(LOGICAL,1034)@38
    assign inRegAndUdf_uid1035_i_conv23_i_i_const_lambda_2_3818_187_q = $signed(excR_x_uid1025_i_conv23_i_i_const_lambda_2_3818_187_q & expUdf_uid1032_i_conv23_i_i_const_lambda_2_3818_187_n);

    // excRZero_uid1036_i_conv23_i_i_const_lambda_2_3818_187(LOGICAL,1035)@38
    assign excRZero_uid1036_i_conv23_i_i_const_lambda_2_3818_187_q = $signed(excZ_x_uid1017_i_conv23_i_i_const_lambda_2_3818_187_q | inRegAndUdf_uid1035_i_conv23_i_i_const_lambda_2_3818_187_q);

    // concExc_uid1039_i_conv23_i_i_const_lambda_2_3818_187(BITJOIN,1038)@38
    assign concExc_uid1039_i_conv23_i_i_const_lambda_2_3818_187_q = {excN_x_uid1022_i_conv23_i_i_const_lambda_2_3818_187_q, excRInf_uid1038_i_conv23_i_i_const_lambda_2_3818_187_q, excRZero_uid1036_i_conv23_i_i_const_lambda_2_3818_187_q};

    // excREnc_uid1040_i_conv23_i_i_const_lambda_2_3818_187(LOOKUP,1039)@38 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1039_i_conv23_i_i_const_lambda_2_3818_187_q)
                3'b000 : excREnc_uid1040_i_conv23_i_i_const_lambda_2_3818_187_q <= 2'b01;
                3'b001 : excREnc_uid1040_i_conv23_i_i_const_lambda_2_3818_187_q <= 2'b00;
                3'b010 : excREnc_uid1040_i_conv23_i_i_const_lambda_2_3818_187_q <= 2'b10;
                3'b011 : excREnc_uid1040_i_conv23_i_i_const_lambda_2_3818_187_q <= 2'b00;
                3'b100 : excREnc_uid1040_i_conv23_i_i_const_lambda_2_3818_187_q <= 2'b11;
                3'b101 : excREnc_uid1040_i_conv23_i_i_const_lambda_2_3818_187_q <= 2'b00;
                3'b110 : excREnc_uid1040_i_conv23_i_i_const_lambda_2_3818_187_q <= 2'b00;
                3'b111 : excREnc_uid1040_i_conv23_i_i_const_lambda_2_3818_187_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1040_i_conv23_i_i_const_lambda_2_3818_187_q <= 2'bxx;
                          end
            endcase
        end
    end

    // expRPostExc_uid1048_i_conv23_i_i_const_lambda_2_3818_187(MUX,1047)@39
    assign expRPostExc_uid1048_i_conv23_i_i_const_lambda_2_3818_187_s = excREnc_uid1040_i_conv23_i_i_const_lambda_2_3818_187_q;
    always_comb 
    begin
        unique case (expRPostExc_uid1048_i_conv23_i_i_const_lambda_2_3818_187_s)
            2'b00 : expRPostExc_uid1048_i_conv23_i_i_const_lambda_2_3818_187_q = i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q;
            2'b01 : expRPostExc_uid1048_i_conv23_i_i_const_lambda_2_3818_187_q = redist244_expR_uid1031_i_conv23_i_i_const_lambda_2_3818_187_b_1_q;
            2'b10 : expRPostExc_uid1048_i_conv23_i_i_const_lambda_2_3818_187_q = expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q;
            2'b11 : expRPostExc_uid1048_i_conv23_i_i_const_lambda_2_3818_187_q = expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q;
            default : expRPostExc_uid1048_i_conv23_i_i_const_lambda_2_3818_187_q = 11'b0;
        endcase
    end

    // oneFracRPostExc2_uid891_i_conv19_i312_i_const_lambda_2_3818_208(CONSTANT,890)
    assign oneFracRPostExc2_uid891_i_conv19_i312_i_const_lambda_2_3818_208_q = 52'b0000000000000000000000000000000000000000000000000001;

    // redist246_frac_x_uid1016_i_conv23_i_i_const_lambda_2_3818_187_b_2(DELAY,3570)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist246_frac_x_uid1016_i_conv23_i_i_const_lambda_2_3818_187_b_2_q <= redist245_frac_x_uid1016_i_conv23_i_i_const_lambda_2_3818_187_b_1_q;
        end
    end

    // fracR_uid1029_i_conv23_i_i_const_lambda_2_3818_187(BITJOIN,1028)@39
    assign fracR_uid1029_i_conv23_i_i_const_lambda_2_3818_187_q = {redist246_frac_x_uid1016_i_conv23_i_i_const_lambda_2_3818_187_b_2_q, i_and147_i_const_lambda_2_3818_69_vt_const_31_q};

    // fracRPostExc_uid1044_i_conv23_i_i_const_lambda_2_3818_187(MUX,1043)@39
    assign fracRPostExc_uid1044_i_conv23_i_i_const_lambda_2_3818_187_s = excREnc_uid1040_i_conv23_i_i_const_lambda_2_3818_187_q;
    always_comb 
    begin
        unique case (fracRPostExc_uid1044_i_conv23_i_i_const_lambda_2_3818_187_s)
            2'b00 : fracRPostExc_uid1044_i_conv23_i_i_const_lambda_2_3818_187_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            2'b01 : fracRPostExc_uid1044_i_conv23_i_i_const_lambda_2_3818_187_q = fracR_uid1029_i_conv23_i_i_const_lambda_2_3818_187_q;
            2'b10 : fracRPostExc_uid1044_i_conv23_i_i_const_lambda_2_3818_187_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            2'b11 : fracRPostExc_uid1044_i_conv23_i_i_const_lambda_2_3818_187_q = oneFracRPostExc2_uid891_i_conv19_i312_i_const_lambda_2_3818_208_q;
            default : fracRPostExc_uid1044_i_conv23_i_i_const_lambda_2_3818_187_q = 52'b0;
        endcase
    end

    // fpRes_uid1050_i_conv23_i_i_const_lambda_2_3818_187(BITJOIN,1049)@39
    assign fpRes_uid1050_i_conv23_i_i_const_lambda_2_3818_187_q = {redist243_signX_uid1049_i_conv23_i_i_const_lambda_2_3818_187_b_2_q, expRPostExc_uid1048_i_conv23_i_i_const_lambda_2_3818_187_q, fracRPostExc_uid1044_i_conv23_i_i_const_lambda_2_3818_187_q};

    // sx_uid1052_i_conv23_i_i_neg_const_lambda_2_3818_194(BITSELECT,1051)@39
    assign sx_uid1052_i_conv23_i_i_neg_const_lambda_2_3818_194_b = fpRes_uid1050_i_conv23_i_i_const_lambda_2_3818_187_q[63:63];

    // invSX_uid1058_i_conv23_i_i_neg_const_lambda_2_3818_194(LOGICAL,1057)@39
    assign invSX_uid1058_i_conv23_i_i_neg_const_lambda_2_3818_194_q = $signed(~ (sx_uid1052_i_conv23_i_i_neg_const_lambda_2_3818_194_b));

    // expX_uid1054_i_conv23_i_i_neg_const_lambda_2_3818_194(BITSELECT,1053)@39
    assign expX_uid1054_i_conv23_i_i_neg_const_lambda_2_3818_194_b = $signed(fpRes_uid1050_i_conv23_i_i_const_lambda_2_3818_187_q[62:52]);

    // fracX_uid1053_i_conv23_i_i_neg_const_lambda_2_3818_194(BITSELECT,1052)@39
    assign fracX_uid1053_i_conv23_i_i_neg_const_lambda_2_3818_194_b = $signed(fpRes_uid1050_i_conv23_i_i_const_lambda_2_3818_187_q[51:0]);

    // expFracX_uid1055_i_conv23_i_i_neg_const_lambda_2_3818_194(BITJOIN,1054)@39
    assign expFracX_uid1055_i_conv23_i_i_neg_const_lambda_2_3818_194_q = {expX_uid1054_i_conv23_i_i_neg_const_lambda_2_3818_194_b, fracX_uid1053_i_conv23_i_i_neg_const_lambda_2_3818_194_b};

    // negResult_uid1059_i_conv23_i_i_neg_const_lambda_2_3818_194(BITJOIN,1058)@39
    assign negResult_uid1059_i_conv23_i_i_neg_const_lambda_2_3818_194_q = {invSX_uid1058_i_conv23_i_i_neg_const_lambda_2_3818_194_q, expFracX_uid1055_i_conv23_i_i_neg_const_lambda_2_3818_194_q};

    // redist242_negResult_uid1059_i_conv23_i_i_neg_const_lambda_2_3818_194_q_1(DELAY,3566)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist242_negResult_uid1059_i_conv23_i_i_neg_const_lambda_2_3818_194_q_1_q <= negResult_uid1059_i_conv23_i_i_neg_const_lambda_2_3818_194_q;
        end
    end

    // expFracY_uid1700_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1699)@39
    assign expFracY_uid1700_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(i_or6_i_const_lambda_2_3818_181_q[62:0]);

    // expFracX_uid1962_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,1961)@39
    assign expFracX_uid1962_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(negResult_uid1059_i_conv23_i_i_neg_const_lambda_2_3818_194_q[62:0]);

    // xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(COMPARE,1963)@39 + 1
    assign xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a = {2'b00, expFracX_uid1962_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b};
    assign xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = {2'b00, expFracY_uid1700_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o <= $unsigned(xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a) - $unsigned(xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b);
        end
    end
    assign xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_n[0] = ~ (xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o[64]);

    // bSig_uid1973_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,1972)@40
    assign bSig_uid1973_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_n;
    always_comb 
    begin
        unique case (bSig_uid1973_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
            1'b0 : bSig_uid1973_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = redist242_negResult_uid1059_i_conv23_i_i_neg_const_lambda_2_3818_194_q_1_q;
            1'b1 : bSig_uid1973_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = ypn_uid1705_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            default : bSig_uid1973_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 64'b0;
        endcase
    end

    // frac_bSig_uid1992_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,1991)@40
    assign frac_bSig_uid1992_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = bSig_uid1973_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[51:0];
    assign frac_bSig_uid1992_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(frac_bSig_uid1992_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[51:0]);

    // i_and1_i4_const_lambda_2_3818_172_vt_const_51(CONSTANT,193)
    assign i_and1_i4_const_lambda_2_3818_172_vt_const_51_q = 52'b0000000000000000000000000000000000000000000000000000;

    // fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1994)@40 + 1
    assign fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi = $unsigned(i_and1_i4_const_lambda_2_3818_172_vt_const_51_q == frac_bSig_uid1992_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_delay ( .xin(fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi), .xout(fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6(DELAY,3434)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_0 <= $unsigned(fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);
            redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_1 <= redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_0;
            redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_2 <= redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_1;
            redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_3 <= redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_2;
            redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q <= $signed(redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_3);
        end
    end

    // fracXIsNotZero_uid1996_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1995)@46
    assign fracXIsNotZero_uid1996_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(~ (redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q));

    // exp_bSig_uid1991_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,1990)@40
    assign exp_bSig_uid1991_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = bSig_uid1973_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[62:0];
    assign exp_bSig_uid1991_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(exp_bSig_uid1991_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[62:52]);

    // expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1993)@40 + 1
    assign expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi = $unsigned(exp_bSig_uid1991_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b == expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_delay ( .xin(expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi), .xout(expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6(DELAY,3435)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_0 <= $unsigned(expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);
            redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_1 <= redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_0;
            redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_2 <= redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_1;
            redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_3 <= redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_2;
            redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q <= $signed(redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_3);
        end
    end

    // excN_bSig_uid1998_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1997)@46 + 1
    assign excN_bSig_uid1998_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi = redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q & fracXIsNotZero_uid1996_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excN_bSig_uid1998_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_delay ( .xin(excN_bSig_uid1998_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi), .xout(excN_bSig_uid1998_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // aSig_uid1972_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,1971)@40
    assign aSig_uid1972_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = xGTEy_uid1964_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_n;
    always_comb 
    begin
        unique case (aSig_uid1972_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
            1'b0 : aSig_uid1972_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = ypn_uid1705_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            1'b1 : aSig_uid1972_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = redist242_negResult_uid1059_i_conv23_i_i_neg_const_lambda_2_3818_194_q_1_q;
            default : aSig_uid1972_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 64'b0;
        endcase
    end

    // frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,1977)@40
    assign frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = aSig_uid1972_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[51:0];
    assign frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[51:0]);

    // redist116_frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3(DELAY,3440)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist116_frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_delay_0 <= $unsigned(frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b);
            redist116_frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_delay_1 <= redist116_frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_delay_0;
            redist116_frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_q <= $signed(redist116_frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_delay_1);
        end
    end

    // fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1980)@43 + 1
    assign fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi = $unsigned(i_and1_i4_const_lambda_2_3818_172_vt_const_51_q == redist116_frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_delay ( .xin(fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi), .xout(fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist115_fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_3(DELAY,3439)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist115_fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_3_delay_0 <= $unsigned(fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);
            redist115_fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_3_q <= $signed(redist115_fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_3_delay_0);
        end
    end

    // fracXIsNotZero_uid1982_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1981)@46
    assign fracXIsNotZero_uid1982_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(~ (redist115_fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_3_q));

    // redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_rdcnt(ADD,3630)
    assign redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_rdcnt_a = {1'b0, redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_wraddr_q};
    assign redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_rdcnt_b = {1'b0, two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_rdcnt_o <= $unsigned(redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_rdcnt_a) + $unsigned(redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_rdcnt_b);
        end
    end
    assign redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_rdcnt_q = redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_rdcnt_o[2:0];

    // exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,1976)@40
    assign exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = aSig_uid1972_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[62:0];
    assign exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[62:52]);

    // redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_wraddr(COUNTER,3628)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_wraddr_i <= $unsigned(redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_wraddr_q = $signed(redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_wraddr_i[1:0]);

    // redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem(DUALMEM,3627)
    assign redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_ia = $unsigned(exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b);
    assign redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_aa = redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_wraddr_q;
    assign redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_ab = redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(11),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(11),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_aa),
        .data_a(redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_ab),
        .q_b(redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_q = $signed(redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_iq[10:0]);

    // expXIsMax_uid1980_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1979)@45 + 1
    assign expXIsMax_uid1980_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi = $unsigned(redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_q == expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid1980_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_delay ( .xin(expXIsMax_uid1980_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi), .xout(expXIsMax_uid1980_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excN_aSig_uid1984_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1983)@46 + 1
    assign excN_aSig_uid1984_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi = expXIsMax_uid1980_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q & fracXIsNotZero_uid1982_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excN_aSig_uid1984_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_delay ( .xin(excN_aSig_uid1984_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi), .xout(excN_aSig_uid1984_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excRNaN2_uid2054_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2053)@47
    assign excRNaN2_uid2054_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(excN_aSig_uid1984_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q | excN_bSig_uid1998_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);

    // sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,2006)@40
    assign sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = bSig_uid1973_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[63:63];

    // redist104_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1(DELAY,3428)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist104_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q <= sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
        end
    end

    // sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,2005)@40
    assign sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = aSig_uid1972_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[63:63];

    // redist106_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1(DELAY,3430)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist106_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q <= sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
        end
    end

    // effSub_uid2008_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2007)@41
    assign effSub_uid2008_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(redist106_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q ^ redist104_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q);

    // redist103_effSub_uid2008_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6(DELAY,3427)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist103_effSub_uid2008_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6 ( .xin(effSub_uid2008_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q), .xout(redist103_effSub_uid2008_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excI_bSig_uid1997_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1996)@46
    assign excI_bSig_uid1997_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q & redist110_fracXIsZero_uid1995_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q);

    // redist109_excI_bSig_uid1997_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1(DELAY,3433)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist109_excI_bSig_uid1997_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q <= excI_bSig_uid1997_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
        end
    end

    // excI_aSig_uid1983_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1982)@46
    assign excI_aSig_uid1983_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(expXIsMax_uid1980_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q & redist115_fracXIsZero_uid1981_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_3_q);

    // redist114_excI_aSig_uid1983_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1(DELAY,3438)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist114_excI_aSig_uid1983_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q <= excI_aSig_uid1983_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
        end
    end

    // excAIBISub_uid2055_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2054)@47
    assign excAIBISub_uid2055_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(redist114_excI_aSig_uid1983_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q & redist109_excI_bSig_uid1997_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q & redist103_effSub_uid2008_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q);

    // excRNaN_uid2056_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2055)@47
    assign excRNaN_uid2056_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(excAIBISub_uid2055_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q | excRNaN2_uid2054_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);

    // oFracA_uid2020_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,2019)@43
    assign oFracA_uid2020_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {VCC_q, redist116_frac_aSig_uid1978_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_q};

    // oFracAE_uid2021_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,2020)@43
    assign oFracAE_uid2021_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {GND_q, oFracA_uid2020_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, GND_q, GND_q};

    // fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_lhsMSBs_select(BITSELECT,3103)@43
    assign fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_lhsMSBs_select_b = oFracAE_uid2021_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[55:2];

    // fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_MSBs_sums(ADD,3104)@43
    assign fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_MSBs_sums_a = $unsigned({{1{fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_lhsMSBs_select_b[53]}}, fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_lhsMSBs_select_b});
    assign fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_MSBs_sums_b = $unsigned({{1{fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_b[53]}}, fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_b});
    assign fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_MSBs_sums_o = $unsigned($signed(fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_MSBs_sums_a) + $signed(fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_MSBs_sums_b));
    assign fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_MSBs_sums_q = $signed(fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_MSBs_sums_o[54:0]);

    // excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1992)@40
    assign excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = exp_bSig_uid1991_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b == i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q ? 1'b1 : 1'b0;

    // redist112_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1(DELAY,3436)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist112_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q <= excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
        end
    end

    // InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1999)@41
    assign InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(~ (redist112_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q));

    // fracBz_uid2012_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,2011)@40 + 1
    assign fracBz_uid2012_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (fracBz_uid2012_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
                1'b0 : fracBz_uid2012_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= frac_bSig_uid1992_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
                1'b1 : fracBz_uid2012_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
                default : fracBz_uid2012_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 52'b0;
            endcase
        end
    end

    // oFracB_uid2015_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,2014)@41
    assign oFracB_uid2015_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, fracBz_uid2012_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q};

    // oFracBR_uid2023_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,2022)@41
    assign oFracBR_uid2023_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {GND_q, oFracB_uid2015_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, GND_q, GND_q};

    // oFracBREX_uid2024_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2023)@41
    assign oFracBREX_uid2024_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $unsigned({{55{effSub_uid2008_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[0]}}, effSub_uid2008_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q});
    assign oFracBREX_uid2024_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(oFracBR_uid2023_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q ^ oFracBREX_uid2024_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b);

    // oFracBREXC2_uid2025_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(ADD,2024)@41
    assign oFracBREXC2_uid2025_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a = {1'b0, oFracBREX_uid2024_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q};
    assign oFracBREXC2_uid2025_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = {56'b00000000000000000000000000000000000000000000000000000000, effSub_uid2008_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q};
    assign oFracBREXC2_uid2025_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o = $unsigned(oFracBREXC2_uid2025_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a) + $unsigned(oFracBREXC2_uid2025_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b);
    assign oFracBREXC2_uid2025_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(oFracBREXC2_uid2025_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o[56:0]);

    // oFracBREXC2_uid2026_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,2025)@41
    assign oFracBREXC2_uid2026_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = $unsigned(oFracBREXC2_uid2025_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[55:0]);
    assign oFracBREXC2_uid2026_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = oFracBREXC2_uid2026_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[55:0];

    // xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3061)@41
    assign xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = oFracBREXC2_uid2026_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b[55:55];

    // redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1(DELAY,3353)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q <= xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
        end
    end

    // shiftOutConstant_to56_uid3098(BITSELECT,3097)@42
    assign shiftOutConstant_to56_uid3098_in = $unsigned({{55{redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q[0]}}, redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q});
    assign shiftOutConstant_to56_uid3098_b = shiftOutConstant_to56_uid3098_in[55:0];

    // seMsb_to48_uid3093(BITSELECT,3092)@42
    assign seMsb_to48_uid3093_in = $unsigned({{47{redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q[0]}}, redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q});
    assign seMsb_to48_uid3093_b = seMsb_to48_uid3093_in[47:0];

    // rightShiftStage2Idx3Rng48_uid3094_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3093)@42
    assign rightShiftStage2Idx3Rng48_uid3094_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[55:48];

    // rightShiftStage2Idx3_uid3095_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3094)@42
    assign rightShiftStage2Idx3_uid3095_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {seMsb_to48_uid3093_b, rightShiftStage2Idx3Rng48_uid3094_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b};

    // seMsb_to32_uid3090(BITSELECT,3089)@42
    assign seMsb_to32_uid3090_in = $unsigned({{31{redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q[0]}}, redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q});
    assign seMsb_to32_uid3090_b = seMsb_to32_uid3090_in[31:0];

    // rightShiftStage2Idx2Rng32_uid3091_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3090)@42
    assign rightShiftStage2Idx2Rng32_uid3091_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[55:32];

    // rightShiftStage2Idx2_uid3092_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3091)@42
    assign rightShiftStage2Idx2_uid3092_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {seMsb_to32_uid3090_b, rightShiftStage2Idx2Rng32_uid3091_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b};

    // seMsb_to16_uid3087(BITSELECT,3086)@42
    assign seMsb_to16_uid3087_in = $unsigned({{15{redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q[0]}}, redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q});
    assign seMsb_to16_uid3087_b = seMsb_to16_uid3087_in[15:0];

    // rightShiftStage2Idx1Rng16_uid3088_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3087)@42
    assign rightShiftStage2Idx1Rng16_uid3088_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[55:16];

    // rightShiftStage2Idx1_uid3089_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3088)@42
    assign rightShiftStage2Idx1_uid3089_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {seMsb_to16_uid3087_b, rightShiftStage2Idx1Rng16_uid3088_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b};

    // seMsb_to12_uid3082(BITSELECT,3081)@42
    assign seMsb_to12_uid3082_in = $unsigned({{11{redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q[0]}}, redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q});
    assign seMsb_to12_uid3082_b = seMsb_to12_uid3082_in[11:0];

    // rightShiftStage1Idx3Rng12_uid3083_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3082)@42
    assign rightShiftStage1Idx3Rng12_uid3083_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[55:12];

    // rightShiftStage1Idx3_uid3084_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3083)@42
    assign rightShiftStage1Idx3_uid3084_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {seMsb_to12_uid3082_b, rightShiftStage1Idx3Rng12_uid3083_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b};

    // seMsb_to8_uid3079(BITSELECT,3078)@42
    assign seMsb_to8_uid3079_in = $unsigned({{7{redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q[0]}}, redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q});
    assign seMsb_to8_uid3079_b = seMsb_to8_uid3079_in[7:0];

    // rightShiftStage1Idx2Rng8_uid3080_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3079)@42
    assign rightShiftStage1Idx2Rng8_uid3080_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[55:8];

    // rightShiftStage1Idx2_uid3081_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3080)@42
    assign rightShiftStage1Idx2_uid3081_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {seMsb_to8_uid3079_b, rightShiftStage1Idx2Rng8_uid3080_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b};

    // seMsb_to4_uid3076(BITSELECT,3075)@42
    assign seMsb_to4_uid3076_in = $unsigned({{3{redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q[0]}}, redist29_xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q});
    assign seMsb_to4_uid3076_b = seMsb_to4_uid3076_in[3:0];

    // rightShiftStage1Idx1Rng4_uid3077_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3076)@42
    assign rightShiftStage1Idx1Rng4_uid3077_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[55:4];

    // rightShiftStage1Idx1_uid3078_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3077)@42
    assign rightShiftStage1Idx1_uid3078_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {seMsb_to4_uid3076_b, rightShiftStage1Idx1Rng4_uid3077_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b};

    // seMsb_to3_uid3071(BITSELECT,3070)@41
    assign seMsb_to3_uid3071_in = $unsigned({{2{xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b[0]}}, xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b});
    assign seMsb_to3_uid3071_b = seMsb_to3_uid3071_in[2:0];

    // rightShiftStage0Idx3Rng3_uid3072_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3071)@41
    assign rightShiftStage0Idx3Rng3_uid3072_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = oFracBREXC2_uid2026_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b[55:3];

    // rightShiftStage0Idx3_uid3073_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3072)@41
    assign rightShiftStage0Idx3_uid3073_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {seMsb_to3_uid3071_b, rightShiftStage0Idx3Rng3_uid3072_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b};

    // seMsb_to2_uid3068(BITSELECT,3067)@41
    assign seMsb_to2_uid3068_in = $unsigned({{1{xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b[0]}}, xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b});
    assign seMsb_to2_uid3068_b = seMsb_to2_uid3068_in[1:0];

    // rightShiftStage0Idx2Rng2_uid3069_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3068)@41
    assign rightShiftStage0Idx2Rng2_uid3069_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = oFracBREXC2_uid2026_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b[55:2];

    // rightShiftStage0Idx2_uid3070_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3069)@41
    assign rightShiftStage0Idx2_uid3070_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {seMsb_to2_uid3068_b, rightShiftStage0Idx2Rng2_uid3069_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b};

    // rightShiftStage0Idx1Rng1_uid3066_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3065)@41
    assign rightShiftStage0Idx1Rng1_uid3066_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = oFracBREXC2_uid2026_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b[55:1];

    // rightShiftStage0Idx1_uid3067_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3066)@41
    assign rightShiftStage0Idx1_uid3067_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {xMSB_uid3062_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b, rightShiftStage0Idx1Rng1_uid3066_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b};

    // expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(SUB,2015)@40 + 1
    assign expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a = $unsigned({1'b0, exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b});
    assign expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $unsigned({1'b0, exp_bSig_uid1991_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o <= $unsigned($signed(expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a) - $signed(expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b));
        end
    end
    assign expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o[11:0]);

    // rightShiftStageSel0Dto0_uid3074_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3073)@41
    assign rightShiftStageSel0Dto0_uid3074_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[1:0];
    assign rightShiftStageSel0Dto0_uid3074_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(rightShiftStageSel0Dto0_uid3074_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[1:0]);

    // rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,3074)@41 + 1
    assign rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = rightShiftStageSel0Dto0_uid3074_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
                2'b00 : rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= oFracBREXC2_uid2026_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
                2'b01 : rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= rightShiftStage0Idx1_uid3067_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
                2'b10 : rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= rightShiftStage0Idx2_uid3070_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
                2'b11 : rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= rightShiftStage0Idx3_uid3073_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
                default : rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 56'b0;
            endcase
        end
    end

    // rightShiftStageSel2Dto2_uid3085_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3084)@41
    assign rightShiftStageSel2Dto2_uid3085_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[3:0];
    assign rightShiftStageSel2Dto2_uid3085_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(rightShiftStageSel2Dto2_uid3085_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[3:2]);

    // redist28_rightShiftStageSel2Dto2_uid3085_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1(DELAY,3352)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist28_rightShiftStageSel2Dto2_uid3085_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q <= rightShiftStageSel2Dto2_uid3085_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
        end
    end

    // rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,3085)@42
    assign rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = redist28_rightShiftStageSel2Dto2_uid3085_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q;
    always_comb 
    begin
        unique case (rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
            2'b00 : rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rightShiftStage0_uid3075_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b01 : rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rightShiftStage1Idx1_uid3078_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b10 : rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rightShiftStage1Idx2_uid3081_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b11 : rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rightShiftStage1Idx3_uid3084_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            default : rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 56'b0;
        endcase
    end

    // rightShiftStageSel4Dto4_uid3096_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3095)@41
    assign rightShiftStageSel4Dto4_uid3096_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[5:0];
    assign rightShiftStageSel4Dto4_uid3096_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(rightShiftStageSel4Dto4_uid3096_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[5:4]);

    // redist27_rightShiftStageSel4Dto4_uid3096_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1(DELAY,3351)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist27_rightShiftStageSel4Dto4_uid3096_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q <= rightShiftStageSel4Dto4_uid3096_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
        end
    end

    // rightShiftStage2_uid3097_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,3096)@42
    assign rightShiftStage2_uid3097_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = redist27_rightShiftStageSel4Dto4_uid3096_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q;
    always_comb 
    begin
        unique case (rightShiftStage2_uid3097_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
            2'b00 : rightShiftStage2_uid3097_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rightShiftStage1_uid3086_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b01 : rightShiftStage2_uid3097_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rightShiftStage2Idx1_uid3089_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b10 : rightShiftStage2_uid3097_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rightShiftStage2Idx2_uid3092_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b11 : rightShiftStage2_uid3097_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rightShiftStage2Idx3_uid3095_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            default : rightShiftStage2_uid3097_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 56'b0;
        endcase
    end

    // shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_const_trz_3228(CONSTANT,3227)
    assign shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_const_trz_3228_q = 3'b111;

    // shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_top_X_trz_3240(BITSELECT,3239)@41
    assign shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_top_X_trz_3240_b = $signed(expAmExpB_uid2016_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[11:3]);

    // shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_trz_3241(COMPARE,3240)@41 + 1
    assign shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_trz_3241_a = {2'b00, shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_top_X_trz_3240_b};
    assign shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_trz_3241_b = {8'b00000000, shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_const_trz_3228_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_trz_3241_o <= $unsigned(shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_trz_3241_a) - $unsigned(shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_trz_3241_b);
        end
    end
    assign shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_trz_3241_n[0] = ~ (shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_trz_3241_o[10]);

    // r_uid3100_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,3099)@42 + 1
    assign r_uid3100_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = shiftedOut_uid3065_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_trz_3241_n;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (r_uid3100_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
                1'b0 : r_uid3100_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= rightShiftStage2_uid3097_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
                1'b1 : r_uid3100_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= shiftOutConstant_to56_uid3098_b;
                default : r_uid3100_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 56'b0;
            endcase
        end
    end

    // fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged(BITSELECT,3318)@43
    assign fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_b = r_uid3100_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[55:2];
    assign fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_c = r_uid3100_alignmentShifter_uid2027_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[1:0];

    // fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_split_join(BITJOIN,3105)@43
    assign fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_split_join_q = {fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_MSBs_sums_q, fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_c};

    // fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,2028)@43
    assign fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = fracAddResult_uid2028_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_split_join_q[55:0];
    assign fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[55:0]);

    // redist101_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1(DELAY,3425)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist101_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q <= fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
        end
    end

    // rVStage_uid2324_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,2323)@44
    assign rVStage_uid2324_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(redist101_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q[55:24]);

    // vCount_uid2325_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2324)@44
    assign vCount_uid2325_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rVStage_uid2324_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b == c_i32_0_3818_245_q ? 1'b1 : 1'b0;

    // redist54_vCount_uid2325_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2(DELAY,3378)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist54_vCount_uid2325_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2_delay_0 <= $unsigned(vCount_uid2325_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);
            redist54_vCount_uid2325_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2_q <= $signed(redist54_vCount_uid2325_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2_delay_0);
        end
    end

    // vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,2326)@44
    assign vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = redist101_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q[23:0];
    assign vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[23:0]);

    // mO_uid2252_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(CONSTANT,2251)
    assign mO_uid2252_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 8'b11111111;

    // cStage_uid2328_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,2327)@44
    assign cStage_uid2328_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b, mO_uid2252_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // vStagei_uid2330_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,2329)@44
    assign vStagei_uid2330_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = vCount_uid2325_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2330_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
            1'b0 : vStagei_uid2330_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rVStage_uid2324_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b;
            1'b1 : vStagei_uid2330_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = cStage_uid2328_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            default : vStagei_uid2330_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 32'b0;
        endcase
    end

    // rVStage_uid2332_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged(BITSELECT,3304)@44
    assign rVStage_uid2332_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b = $signed(vStagei_uid2330_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[31:16]);
    assign rVStage_uid2332_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c = $signed(vStagei_uid2330_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[15:0]);

    // vCount_uid2333_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2332)@44
    assign vCount_uid2333_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rVStage_uid2332_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b == zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q ? 1'b1 : 1'b0;

    // redist52_vCount_uid2333_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2(DELAY,3376)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist52_vCount_uid2333_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2_delay_0 <= $unsigned(vCount_uid2333_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);
            redist52_vCount_uid2333_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2_q <= $signed(redist52_vCount_uid2333_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2_delay_0);
        end
    end

    // vStagei_uid2336_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,2335)@44 + 1
    assign vStagei_uid2336_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = vCount_uid2333_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (vStagei_uid2336_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
                1'b0 : vStagei_uid2336_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= rVStage_uid2332_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b;
                1'b1 : vStagei_uid2336_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= rVStage_uid2332_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c;
                default : vStagei_uid2336_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 16'b0;
            endcase
        end
    end

    // rVStage_uid2338_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged(BITSELECT,3305)@45
    assign rVStage_uid2338_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b = $signed(vStagei_uid2336_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[15:8]);
    assign rVStage_uid2338_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c = $signed(vStagei_uid2336_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[7:0]);

    // vCount_uid2339_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2338)@45
    assign vCount_uid2339_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rVStage_uid2338_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0;

    // redist51_vCount_uid2339_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1(DELAY,3375)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist51_vCount_uid2339_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q <= vCount_uid2339_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
        end
    end

    // vStagei_uid2342_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,2341)@45
    assign vStagei_uid2342_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = vCount_uid2339_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2342_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
            1'b0 : vStagei_uid2342_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rVStage_uid2338_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b;
            1'b1 : vStagei_uid2342_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rVStage_uid2338_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c;
            default : vStagei_uid2342_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 8'b0;
        endcase
    end

    // rVStage_uid2344_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged(BITSELECT,3306)@45
    assign rVStage_uid2344_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b = $signed(vStagei_uid2342_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[7:4]);
    assign rVStage_uid2344_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c = $signed(vStagei_uid2342_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[3:0]);

    // vCount_uid2345_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2344)@45
    assign vCount_uid2345_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rVStage_uid2344_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b == i_and122_i_const_lambda_2_3818_63_vt_const_3_q ? 1'b1 : 1'b0;

    // redist50_vCount_uid2345_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1(DELAY,3374)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist50_vCount_uid2345_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q <= vCount_uid2345_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
        end
    end

    // vStagei_uid2348_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,2347)@45
    assign vStagei_uid2348_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = vCount_uid2345_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2348_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
            1'b0 : vStagei_uid2348_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rVStage_uid2344_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b;
            1'b1 : vStagei_uid2348_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rVStage_uid2344_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c;
            default : vStagei_uid2348_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 4'b0;
        endcase
    end

    // rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged(BITSELECT,3307)@45
    assign rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b = $signed(vStagei_uid2348_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[3:2]);
    assign rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c = $signed(vStagei_uid2348_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[1:0]);

    // vCount_uid2351_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2350)@45 + 1
    assign vCount_uid2351_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi = $unsigned(rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b == i_add_i_const_lambda_2_3818_94_vt_const_2_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    vCount_uid2351_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_delay ( .xin(vCount_uid2351_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi), .xout(vCount_uid2351_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist1_rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c_1(DELAY,3325)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist1_rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c_1_q <= rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c;
        end
    end

    // redist0_rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b_1(DELAY,3324)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist0_rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b_1_q <= rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b;
        end
    end

    // vStagei_uid2354_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,2353)@46
    assign vStagei_uid2354_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = vCount_uid2351_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2354_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
            1'b0 : vStagei_uid2354_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = redist0_rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b_1_q;
            1'b1 : vStagei_uid2354_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = redist1_rVStage_uid2350_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c_1_q;
            default : vStagei_uid2354_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 2'b0;
        endcase
    end

    // rVStage_uid2356_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,2355)@46
    assign rVStage_uid2356_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(vStagei_uid2354_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[1:1]);

    // vCount_uid2357_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2356)@46
    assign vCount_uid2357_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = rVStage_uid2356_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b == GND_q ? 1'b1 : 1'b0;

    // r_uid2358_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,2357)@46
    assign r_uid2358_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {redist54_vCount_uid2325_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2_q, redist52_vCount_uid2333_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_2_q, redist51_vCount_uid2339_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q, redist50_vCount_uid2345_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q, vCount_uid2351_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, vCount_uid2357_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q};

    // expInc_uid2034_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(ADD,2033)@45 + 1
    assign expInc_uid2034_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a = {1'b0, redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_q};
    assign expInc_uid2034_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = {11'b00000000000, VCC_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expInc_uid2034_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o <= $unsigned(expInc_uid2034_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a) + $unsigned(expInc_uid2034_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b);
        end
    end
    assign expInc_uid2034_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(expInc_uid2034_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o[11:0]);

    // expPostNorm_uid2035_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(SUB,2034)@46
    assign expPostNorm_uid2035_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a = $unsigned({1'b0, expInc_uid2034_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q});
    assign expPostNorm_uid2035_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $unsigned({7'b0000000, r_uid2358_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q});
    assign expPostNorm_uid2035_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o = $unsigned($signed(expPostNorm_uid2035_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_a) - $signed(expPostNorm_uid2035_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b));
    assign expPostNorm_uid2035_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(expPostNorm_uid2035_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_o[12:0]);

    // leftShiftStage2Idx3Rng3_uid3138_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3137)@46
    assign leftShiftStage2Idx3Rng3_uid3138_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[52:0];
    assign leftShiftStage2Idx3Rng3_uid3138_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(leftShiftStage2Idx3Rng3_uid3138_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[52:0]);

    // leftShiftStage2Idx3_uid3139_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3138)@46
    assign leftShiftStage2Idx3_uid3139_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {leftShiftStage2Idx3Rng3_uid3138_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // leftShiftStage2Idx2Rng2_uid3135_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3134)@46
    assign leftShiftStage2Idx2Rng2_uid3135_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[53:0];
    assign leftShiftStage2Idx2Rng2_uid3135_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(leftShiftStage2Idx2Rng2_uid3135_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[53:0]);

    // leftShiftStage2Idx2_uid3136_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3135)@46
    assign leftShiftStage2Idx2_uid3136_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {leftShiftStage2Idx2Rng2_uid3135_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b, i_add_i_const_lambda_2_3818_94_vt_const_2_q};

    // leftShiftStage2Idx1Rng1_uid3132_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3131)@46
    assign leftShiftStage2Idx1Rng1_uid3132_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[54:0];
    assign leftShiftStage2Idx1Rng1_uid3132_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(leftShiftStage2Idx1Rng1_uid3132_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[54:0]);

    // leftShiftStage2Idx1_uid3133_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3132)@46
    assign leftShiftStage2Idx1_uid3133_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {leftShiftStage2Idx1Rng1_uid3132_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b, GND_q};

    // leftShiftStage1Idx3Rng12_uid3127_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3126)@46
    assign leftShiftStage1Idx3Rng12_uid3127_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[43:0];
    assign leftShiftStage1Idx3Rng12_uid3127_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(leftShiftStage1Idx3Rng12_uid3127_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[43:0]);

    // leftShiftStage1Idx3_uid3128_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3127)@46
    assign leftShiftStage1Idx3_uid3128_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {leftShiftStage1Idx3Rng12_uid3127_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b, i_and29_i_const_lambda_2_3818_27_vt_const_11_q};

    // leftShiftStage1Idx2Rng8_uid3124_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3123)@46
    assign leftShiftStage1Idx2Rng8_uid3124_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[47:0];
    assign leftShiftStage1Idx2Rng8_uid3124_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(leftShiftStage1Idx2Rng8_uid3124_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[47:0]);

    // leftShiftStage1Idx2_uid3125_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3124)@46
    assign leftShiftStage1Idx2_uid3125_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {leftShiftStage1Idx2Rng8_uid3124_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q};

    // leftShiftStage1Idx1Rng4_uid3121_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3120)@46
    assign leftShiftStage1Idx1Rng4_uid3121_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[51:0];
    assign leftShiftStage1Idx1Rng4_uid3121_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(leftShiftStage1Idx1Rng4_uid3121_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[51:0]);

    // leftShiftStage1Idx1_uid3122_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3121)@46
    assign leftShiftStage1Idx1_uid3122_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {leftShiftStage1Idx1Rng4_uid3121_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b, i_and122_i_const_lambda_2_3818_63_vt_const_3_q};

    // leftShiftStage0Idx3Rng48_uid3116_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3115)@46
    assign leftShiftStage0Idx3Rng48_uid3116_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = redist102_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_q[7:0];
    assign leftShiftStage0Idx3Rng48_uid3116_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(leftShiftStage0Idx3Rng48_uid3116_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[7:0]);

    // leftShiftStage0Idx3_uid3117_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3116)@46
    assign leftShiftStage0Idx3_uid3117_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {leftShiftStage0Idx3Rng48_uid3116_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b, leftShiftStage1Idx3Pad48_uid2643_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q};

    // redist53_vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2(DELAY,3377)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist53_vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_delay_0 <= $unsigned(vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b);
            redist53_vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_q <= $signed(redist53_vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_delay_0);
        end
    end

    // leftShiftStage0Idx2_uid3114_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3113)@46
    assign leftShiftStage0Idx2_uid3114_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {redist53_vStage_uid2327_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_q, c_i32_0_3818_245_q};

    // leftShiftStage0Idx1Rng16_uid3110_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,3109)@46
    assign leftShiftStage0Idx1Rng16_uid3110_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = redist102_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_q[39:0];
    assign leftShiftStage0Idx1Rng16_uid3110_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(leftShiftStage0Idx1Rng16_uid3110_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[39:0]);

    // leftShiftStage0Idx1_uid3111_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,3110)@46
    assign leftShiftStage0Idx1_uid3111_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {leftShiftStage0Idx1Rng16_uid3110_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b, zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // redist102_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3(DELAY,3426)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist102_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_delay_0 <= $unsigned(redist101_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q);
            redist102_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_q <= $signed(redist102_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_delay_0);
        end
    end

    // leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,3118)@46
    assign leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = leftShiftStageSel0Dto4_uid3118_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
            2'b00 : leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = redist102_fracAddResultNoSignExt_uid2029_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_3_q;
            2'b01 : leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = leftShiftStage0Idx1_uid3111_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b10 : leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = leftShiftStage0Idx2_uid3114_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b11 : leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = leftShiftStage0Idx3_uid3117_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            default : leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 56'b0;
        endcase
    end

    // leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,3129)@46
    assign leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = leftShiftStageSel0Dto4_uid3118_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c;
    always_comb 
    begin
        unique case (leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
            2'b00 : leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = leftShiftStage0_uid3119_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b01 : leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = leftShiftStage1Idx1_uid3122_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b10 : leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = leftShiftStage1Idx2_uid3125_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b11 : leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = leftShiftStage1Idx3_uid3128_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            default : leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 56'b0;
        endcase
    end

    // leftShiftStageSel0Dto4_uid3118_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged(BITSELECT,3308)@46
    assign leftShiftStageSel0Dto4_uid3118_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_b = $signed(r_uid2358_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[5:4]);
    assign leftShiftStageSel0Dto4_uid3118_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_c = $signed(r_uid2358_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[3:2]);
    assign leftShiftStageSel0Dto4_uid3118_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_d = $signed(r_uid2358_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[1:0]);

    // leftShiftStage2_uid3141_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(MUX,3140)@46
    assign leftShiftStage2_uid3141_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s = leftShiftStageSel0Dto4_uid3118_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_bit_select_merged_d;
    always_comb 
    begin
        unique case (leftShiftStage2_uid3141_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_s)
            2'b00 : leftShiftStage2_uid3141_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = leftShiftStage1_uid3130_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b01 : leftShiftStage2_uid3141_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = leftShiftStage2Idx1_uid3133_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b10 : leftShiftStage2_uid3141_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = leftShiftStage2Idx2_uid3136_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            2'b11 : leftShiftStage2_uid3141_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = leftShiftStage2Idx3_uid3139_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
            default : leftShiftStage2_uid3141_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 56'b0;
        endcase
    end

    // fracPostNormRndRange_uid2039_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,2038)@46
    assign fracPostNormRndRange_uid2039_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = leftShiftStage2_uid3141_fracPostNorm_uid2031_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[54:0];
    assign fracPostNormRndRange_uid2039_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(fracPostNormRndRange_uid2039_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[54:2]);

    // expFracR_uid2040_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,2039)@46
    assign expFracR_uid2040_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {expPostNorm_uid2035_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, fracPostNormRndRange_uid2039_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b};

    // expRPreExcExt_uid2042_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,2041)@46
    assign expRPreExcExt_uid2042_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = expFracR_uid2040_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[65:53];

    // expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged(BITSELECT,3293)@46
    assign expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_in = $unsigned({{1{expRPreExcExt_uid2042_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b[12]}}, expRPreExcExt_uid2042_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b});
    assign expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_b = expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_in[13:13];
    assign expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_c = expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_in[12:11];

    // expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_logic_op_top_X_3245(LOGICAL,3244)@46 + 1
    assign expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_logic_op_top_X_3245_qi = $unsigned(expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_c != 2'b00 ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_logic_op_top_X_3245_delay ( .xin(expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_logic_op_top_X_3245_qi), .xout(expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_logic_op_top_X_3245_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist4_expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_b_1(DELAY,3328)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist4_expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_b_1_q <= expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_b;
        end
    end

    // expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_not_msb_X_3244(LOGICAL,3243)@47
    assign expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_not_msb_X_3244_q = $signed(~ (redist4_expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_bit_select_msb_X_3242_bit_select_merged_b_1_q));

    // expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_logic_op2_3246(LOGICAL,3245)@47
    assign expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_logic_op2_3246_q = $signed(expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_not_msb_X_3244_q & expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_logic_op_top_X_3245_q);

    // invExpXIsMax_uid1999_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1998)@46
    assign invExpXIsMax_uid1999_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(~ (redist111_expXIsMax_uid1994_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q));

    // redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5(DELAY,3432)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_delay_0 <= $unsigned(InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);
            redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_delay_1 <= redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_delay_0;
            redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_delay_2 <= redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_delay_1;
            redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_delay_3 <= redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_delay_2;
            redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_q <= $signed(redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_delay_3);
        end
    end

    // excR_bSig_uid2001_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2000)@46
    assign excR_bSig_uid2001_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(redist108_InvExpXIsZero_uid2000_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_5_q & invExpXIsMax_uid1999_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);

    // invExpXIsMax_uid1985_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1984)@46
    assign invExpXIsMax_uid1985_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(~ (expXIsMax_uid1980_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q));

    // excZ_aSig_uid1972_uid1979_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1978)@45 + 1
    assign excZ_aSig_uid1972_uid1979_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi = $unsigned(redist117_exp_aSig_uid1977_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_5_mem_q == i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_aSig_uid1972_uid1979_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_delay ( .xin(excZ_aSig_uid1972_uid1979_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi), .xout(excZ_aSig_uid1972_uid1979_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // InvExpXIsZero_uid1986_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1985)@46
    assign InvExpXIsZero_uid1986_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(~ (excZ_aSig_uid1972_uid1979_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q));

    // excR_aSig_uid1987_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,1986)@46
    assign excR_aSig_uid1987_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(InvExpXIsZero_uid1986_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q & invExpXIsMax_uid1985_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);

    // regInputs_uid2048_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2047)@46
    assign regInputs_uid2048_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(excR_aSig_uid1987_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q & excR_bSig_uid2001_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);

    // redist98_regInputs_uid2048_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1(DELAY,3422)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist98_regInputs_uid2048_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q <= regInputs_uid2048_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
        end
    end

    // rInfOvf_uid2051_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2050)@47
    assign rInfOvf_uid2051_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(redist98_regInputs_uid2048_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q & expOvf_uid2045_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_new_compare_tro_3146_logic_op2_3246_q);

    // excRInfVInC_uid2052_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,2051)@47
    assign excRInfVInC_uid2052_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {rInfOvf_uid2051_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, excN_bSig_uid1998_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, excN_aSig_uid1984_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, redist109_excI_bSig_uid1997_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q, redist114_excI_aSig_uid1983_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q, redist103_effSub_uid2008_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q};

    // excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOOKUP,2052)@47
    always_comb 
    begin
        // Begin reserved scope level
        unique case (excRInfVInC_uid2052_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q)
            6'b000000 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b000001 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b000010 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b1;
            6'b000011 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b1;
            6'b000100 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b1;
            6'b000101 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b1;
            6'b000110 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b1;
            6'b000111 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b001000 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b001001 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b001010 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b001011 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b001100 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b001101 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b001110 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b001111 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b010000 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b010001 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b010010 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b010011 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b010100 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b010101 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b010110 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b010111 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b011000 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b011001 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b011010 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b011011 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b011100 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b011101 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b011110 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b011111 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b100000 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b1;
            6'b100001 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b100010 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b100011 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b100100 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b100101 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b100110 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b100111 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b101000 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b101001 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b101010 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b101011 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b101100 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b101101 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b101110 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b101111 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b110000 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b110001 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b110010 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b110011 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b110100 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b110101 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b110110 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b110111 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b111000 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b111001 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b111010 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b111011 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b111100 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b111101 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b111110 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            6'b111111 : excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'b0;
            default : begin
                          // unreachable
                          excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = 1'bx;
                      end
        endcase
        // End reserved scope level
    end

    // aMinusA_uid2033_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2032)@46
    assign aMinusA_uid2033_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = r_uid2358_lzCountVal_uid2030_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q == cAmA_uid1769_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q ? 1'b1 : 1'b0;

    // expUdf_uid2043_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_cmp_sign(LOGICAL,3142)@46
    assign expUdf_uid2043_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_cmp_sign_q = expRPreExcExt_uid2042_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b[12:12];

    // redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6(DELAY,3437)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_0 <= $unsigned(redist112_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q);
            redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_1 <= redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_0;
            redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_2 <= redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_1;
            redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_3 <= redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_2;
            redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q <= $signed(redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_delay_3);
        end
    end

    // excRZeroVInC_uid2049_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,2048)@46
    assign excRZeroVInC_uid2049_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {aMinusA_uid2033_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, expUdf_uid2043_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_cmp_sign_q, regInputs_uid2048_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q, excZ_aSig_uid1972_uid1979_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q};

    // excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOOKUP,2049)@46 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (excRZeroVInC_uid2049_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q)
                5'b00000 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b00001 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b00010 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b00011 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b1;
                5'b00100 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b00101 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b00110 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b00111 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b01000 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b01001 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b01010 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b01011 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b1;
                5'b01100 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b1;
                5'b01101 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b01110 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b01111 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b10000 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b10001 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b10010 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b10011 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b1;
                5'b10100 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b1;
                5'b10101 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b10110 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b10111 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b11000 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b11001 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b11010 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b11011 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b1;
                5'b11100 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b1;
                5'b11101 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b11110 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                5'b11111 : excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'b0;
                default : begin
                              // unreachable
                              excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 1'bx;
                          end
            endcase
        end
    end

    // concExc_uid2057_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,2056)@47
    assign concExc_uid2057_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {excRNaN_uid2056_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, excRInf_uid2053_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, excRZero_uid2050_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q};

    // excREnc_uid2058_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOOKUP,2057)@47 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid2057_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q)
                3'b000 : excREnc_uid2058_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 2'b01;
                3'b001 : excREnc_uid2058_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 2'b00;
                3'b010 : excREnc_uid2058_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 2'b10;
                3'b011 : excREnc_uid2058_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 2'b10;
                3'b100 : excREnc_uid2058_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 2'b11;
                3'b101 : excREnc_uid2058_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 2'b11;
                3'b110 : excREnc_uid2058_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 2'b11;
                3'b111 : excREnc_uid2058_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 2'b11;
                default : begin
                              // unreachable
                              excREnc_uid2058_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q <= 2'bxx;
                          end
            endcase
        end
    end

    // invAMinusA_uid2059_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2058)@46
    assign invAMinusA_uid2059_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(~ (aMinusA_uid2033_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q));

    // redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6(DELAY,3431)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_0 <= $unsigned(redist106_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q);
            redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_1 <= redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_0;
            redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_2 <= redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_1;
            redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_3 <= redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_2;
            redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_q <= $signed(redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_3);
        end
    end

    // signRReg_uid2060_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2059)@46
    assign signRReg_uid2060_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(excR_aSig_uid1987_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q & excR_bSig_uid2001_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q & redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_q & invAMinusA_uid2059_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);

    // redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6(DELAY,3429)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_0 <= $unsigned(redist104_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_1_q);
            redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_1 <= redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_0;
            redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_2 <= redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_1;
            redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_3 <= redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_2;
            redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_q <= $signed(redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_delay_3);
        end
    end

    // excAZBZSigASigB_uid2064_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2063)@46
    assign excAZBZSigASigB_uid2064_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(excZ_aSig_uid1972_uid1979_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q & redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q & redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_q & redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_q);

    // excBZARSigA_uid2065_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2064)@46
    assign excBZARSigA_uid2065_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(redist113_excZ_bSig_uid1973_uid1993_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_6_q & excR_aSig_uid1987_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q & redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_q);

    // signRZero_uid2066_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2065)@46
    assign signRZero_uid2066_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(excBZARSigA_uid2065_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q | excAZBZSigASigB_uid2064_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);

    // sigBBInf_uid2061_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2060)@46
    assign sigBBInf_uid2061_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(redist105_sigB_uid2007_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_q & excI_bSig_uid1997_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);

    // sigAAInf_uid2062_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2061)@46
    assign sigAAInf_uid2062_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(redist107_sigA_uid2006_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_6_q & excI_aSig_uid1983_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);

    // signRInf_uid2063_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2062)@46
    assign signRInf_uid2063_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(sigAAInf_uid2062_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q | sigBBInf_uid2061_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q);

    // signRInfRZRReg_uid2067_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2066)@46 + 1
    assign signRInfRZRReg_uid2067_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi = signRInf_uid2063_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q | signRZero_uid2066_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q | signRReg_uid2060_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signRInfRZRReg_uid2067_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_delay ( .xin(signRInfRZRReg_uid2067_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi), .xout(signRInfRZRReg_uid2067_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // invExcRNaN_uid2068_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2067)@47
    assign invExcRNaN_uid2068_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = $signed(~ (excRNaN_uid2056_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q));

    // signRPostExc_uid2069_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(LOGICAL,2068)@47 + 1
    assign signRPostExc_uid2069_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi = invExcRNaN_uid2068_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q & signRInfRZRReg_uid2067_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signRPostExc_uid2069_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_delay ( .xin(signRPostExc_uid2069_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_qi), .xout(signRPostExc_uid2069_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,2046)@46
    assign expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = expFracR_uid2040_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[63:0];
    assign expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[63:53]);

    // redist99_expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2(DELAY,3423)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist99_expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_delay_0 <= $unsigned(expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b);
            redist99_expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_q <= $signed(redist99_expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_delay_0);
        end
    end

    // fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITSELECT,2045)@46
    assign fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in = expFracR_uid2040_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[52:0];
    assign fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b = $signed(fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_in[52:1]);

    // redist100_fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2(DELAY,3424)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist100_fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_delay_0 <= $unsigned(fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b);
            redist100_fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_q <= $signed(redist100_fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_delay_0);
        end
    end

    // R_uid2070_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0(BITJOIN,2069)@48
    assign R_uid2070_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q = {excREnc_uid2058_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, signRPostExc_uid2069_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q, redist99_expRPreExc_uid2047_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_q, redist100_fracRPreExc_uid2046_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_b_2_q};

    // redist97_R_uid2070_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1(DELAY,3421)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist97_R_uid2070_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q <= R_uid2070_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q;
        end
    end

    // xMuxRange_uid2130_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2129)@49
    assign xMuxRange_uid2130_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = redist97_R_uid2070_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q[63:0];
    assign xMuxRange_uid2130_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(xMuxRange_uid2130_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[63:0]);

    // redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_rdcnt(ADD,3645)
    assign redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_rdcnt_a = {1'b0, redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_wraddr_q};
    assign redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_rdcnt_b = {1'b0, redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_rdcnt_o <= $unsigned(redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_rdcnt_a) + $unsigned(redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_rdcnt_b);
        end
    end
    assign redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_rdcnt_q = redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_rdcnt_o[4:0];

    // redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_rdcnt(ADD,3726)
    assign redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_rdcnt_a = {1'b0, redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_wraddr_q};
    assign redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_rdcnt_b = {1'b0, three2b_uid1837_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_rdcnt_o <= $unsigned(redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_rdcnt_a) + $unsigned(redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_rdcnt_b);
        end
    end
    assign redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_rdcnt_q = redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_rdcnt_o[2:0];

    // i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188(MUX,586)@0 + 1
    assign i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_s = in_c0_eni6_2_tpl;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_s)
                1'b0 : i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q <= in_c0_eni6_4_tpl;
                1'b1 : i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q <= c_i32_0_3818_245_q;
                default : i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q <= 32'b0;
            endcase
        end
    end

    // redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_wraddr(COUNTER,3724)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_wraddr_i <= $unsigned(redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_wraddr_q = $signed(redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_wraddr_i[1:0]);

    // redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem(DUALMEM,3723)
    assign redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_ia = $unsigned(i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q);
    assign redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_aa = redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_wraddr_q;
    assign redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_ab = redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_aa),
        .data_a(redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_ab),
        .q_b(redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_q = $signed(redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_iq[31:0]);

    // redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_outputreg0(DELAY,3722)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_outputreg0_q <= redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_mem_q;
        end
    end

    // fracX_uid1477_i_div_i_i_const_lambda_2_3818_189(BITSELECT,1476)@6
    assign fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b = $signed(redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_outputreg0_q[22:0]);

    // redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_inputreg0(DELAY,3640)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_inputreg0_q <= fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b;
        end
    end

    // redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_wraddr(COUNTER,3643)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_wraddr_i <= $unsigned(redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_wraddr_q = $signed(redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_wraddr_i[3:0]);

    // redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem(DUALMEM,3642)
    assign redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_ia = $unsigned(redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_inputreg0_q);
    assign redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_aa = redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_wraddr_q;
    assign redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_ab = redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(23),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(23),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_aa),
        .data_a(redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_ab),
        .q_b(redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_q = $signed(redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_iq[22:0]);

    // redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_outputreg0(DELAY,3641)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_outputreg0_q <= redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_mem_q;
        end
    end

    // fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1491)@22 + 1
    assign fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189_qi = $unsigned(cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q == redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_outputreg0_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189_delay ( .xin(fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189_qi), .xout(fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist188_fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189_q_7(DELAY,3512)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist188_fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189_q_7 ( .xin(fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189_q), .xout(redist188_fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_rdcnt(ADD,3650)
    assign redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_rdcnt_a = {1'b0, redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_wraddr_q};
    assign redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_rdcnt_b = {1'b0, redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_rdcnt_o <= $unsigned(redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_rdcnt_a) + $unsigned(redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_rdcnt_b);
        end
    end
    assign redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_rdcnt_q = redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_rdcnt_o[5:0];

    // expX_uid1476_i_div_i_i_const_lambda_2_3818_189(BITSELECT,1475)@6
    assign expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b = $signed(redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_outputreg0_q[30:23]);

    // redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_inputreg0(DELAY,3646)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_inputreg0_q <= expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b;
        end
    end

    // redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_wraddr(COUNTER,3648)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_wraddr_i <= $unsigned(redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_wraddr_q = $signed(redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_wraddr_i[4:0]);

    // redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem(DUALMEM,3647)
    assign redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_ia = $unsigned(redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_inputreg0_q);
    assign redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_aa = redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_wraddr_q;
    assign redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_ab = redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_aa),
        .data_a(redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_ab),
        .q_b(redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_q = $signed(redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_iq[7:0]);

    // expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1490)@26 + 1
    assign expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_qi = $unsigned(redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_q == cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_delay ( .xin(expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_qi), .xout(expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist189_expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_q_3(DELAY,3513)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist189_expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_q_3_delay_0 <= $unsigned(expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_q);
            redist189_expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_q_3_q <= $signed(redist189_expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_q_3_delay_0);
        end
    end

    // excI_x_uid1494_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1493)@29
    assign excI_x_uid1494_i_div_i_i_const_lambda_2_3818_189_q = $signed(redist189_expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_q_3_q & redist188_fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189_q_7_q);

    // excXIYI_uid1563_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1562)@29
    assign excXIYI_uid1563_i_div_i_i_const_lambda_2_3818_189_q = $signed(excI_x_uid1494_i_div_i_i_const_lambda_2_3818_189_q & excI_y_uid1190_i_div13_i305_i_const_lambda_2_3818_204_q);

    // fracXIsNotZero_uid1493_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1492)@29
    assign fracXIsNotZero_uid1493_i_div_i_i_const_lambda_2_3818_189_q = $signed(~ (redist188_fracXIsZero_uid1492_i_div_i_i_const_lambda_2_3818_189_q_7_q));

    // excN_x_uid1495_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1494)@29
    assign excN_x_uid1495_i_div_i_i_const_lambda_2_3818_189_q = $signed(redist189_expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_q_3_q & fracXIsNotZero_uid1493_i_div_i_i_const_lambda_2_3818_189_q);

    // excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1489)@26 + 1
    assign excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_qi = $unsigned(redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_q == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_delay ( .xin(excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_qi), .xout(excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist190_excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_q_3(DELAY,3514)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist190_excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_q_3_delay_0 <= $unsigned(excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_q);
            redist190_excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_q_3_q <= $signed(redist190_excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_q_3_delay_0);
        end
    end

    // excXZYZ_uid1562_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1561)@29
    assign excXZYZ_uid1562_i_div_i_i_const_lambda_2_3818_189_q = $signed(redist190_excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_q_3_q & redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q);

    // excRNaN_uid1564_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1563)@29
    assign excRNaN_uid1564_i_div_i_i_const_lambda_2_3818_189_q = $signed(excXZYZ_uid1562_i_div_i_i_const_lambda_2_3818_189_q | excN_x_uid1495_i_div_i_i_const_lambda_2_3818_189_q | excN_y_uid1191_i_div13_i305_i_const_lambda_2_3818_204_q | excXIYI_uid1563_i_div_i_i_const_lambda_2_3818_189_q);

    // invExcRNaN_uid1575_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1574)@29
    assign invExcRNaN_uid1575_i_div_i_i_const_lambda_2_3818_189_q = $signed(~ (excRNaN_uid1564_i_div_i_i_const_lambda_2_3818_189_q));

    // signX_uid1478_i_div_i_i_const_lambda_2_3818_189(BITSELECT,1477)@6
    assign signX_uid1478_i_div_i_i_const_lambda_2_3818_189_b = redist265_i_sum_log_cosh_0_i_i_lcssa_select_const_lambda_2_3818_188_q_6_outputreg0_q[31:31];

    // signR_uid1513_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1512)@6 + 1
    assign signR_uid1513_i_div_i_i_const_lambda_2_3818_189_qi = signX_uid1478_i_div_i_i_const_lambda_2_3818_189_b ^ signY_uid1163_i_div13_i305_i_const_lambda_2_3818_204_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signR_uid1513_i_div_i_i_const_lambda_2_3818_189_delay ( .xin(signR_uid1513_i_div_i_i_const_lambda_2_3818_189_qi), .xout(signR_uid1513_i_div_i_i_const_lambda_2_3818_189_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist187_signR_uid1513_i_div_i_i_const_lambda_2_3818_189_q_23(DELAY,3511)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist187_signR_uid1513_i_div_i_i_const_lambda_2_3818_189_q_23 ( .xin(signR_uid1513_i_div_i_i_const_lambda_2_3818_189_q), .xout(redist187_signR_uid1513_i_div_i_i_const_lambda_2_3818_189_q_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1575)@29 + 1
    assign sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_qi = redist187_signR_uid1513_i_div_i_i_const_lambda_2_3818_189_q_23_q & invExcRNaN_uid1575_i_div_i_i_const_lambda_2_3818_189_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_delay ( .xin(sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_qi), .xout(sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist180_sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q_5(DELAY,3504)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist180_sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q_5_delay_0 <= $unsigned(sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q);
            redist180_sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q_5_delay_1 <= redist180_sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q_5_delay_0;
            redist180_sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q_5_delay_2 <= redist180_sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q_5_delay_1;
            redist180_sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q_5_q <= $signed(redist180_sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q_5_delay_2);
        end
    end

    // redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_rdcnt(ADD,3639)
    assign redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_rdcnt_a = {1'b0, redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_wraddr_q};
    assign redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_rdcnt_b = {1'b0, two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_rdcnt_o <= $unsigned(redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_rdcnt_a) + $unsigned(redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_rdcnt_b);
        end
    end
    assign redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_rdcnt_q = redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_rdcnt_o[2:0];

    // lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189(BITJOIN,1524)@22
    assign lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q = {VCC_q, redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_outputreg0_q};

    // redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_inputreg0(DELAY,3635)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_inputreg0_q <= lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q;
        end
    end

    // redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_wraddr(COUNTER,3637)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_wraddr_i <= $unsigned(redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_wraddr_q = $signed(redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_wraddr_i[1:0]);

    // redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem(DUALMEM,3636)
    assign redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_ia = $unsigned(redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_inputreg0_q);
    assign redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_aa = redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_wraddr_q;
    assign redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_ab = redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(24),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(24),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_aa),
        .data_a(redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_ab),
        .q_b(redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_q = $signed(redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_iq[23:0]);

    // oFracXSE_mergedSignalTM_uid1530_i_div_i_i_const_lambda_2_3818_189(BITJOIN,1529)@28
    assign oFracXSE_mergedSignalTM_uid1530_i_div_i_i_const_lambda_2_3818_189_q = {redist185_lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q_6_mem_q, i_add_i_const_lambda_2_3818_94_vt_const_2_q};

    // prodXY_uid2243_pT1_uid1684_invPolyEval_cma(CHAINMULTADD,3259)@8 + 5
    // out q@14
    assign prodXY_uid2243_pT1_uid1684_invPolyEval_cma_reset = ~ (resetn);
    assign prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ena0 = 1'b1;
    assign prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ena1 = prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ena0;
    assign prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ena2 = prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ah[0] <= yT1_uid1599_invPolyEval_b;
            prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ch[0] <= memoryC2_uid1593_invTables_lutmem_r;
        end
    end

    assign prodXY_uid2243_pT1_uid1684_invPolyEval_cma_a0 = prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ah[0];
    assign prodXY_uid2243_pT1_uid1684_invPolyEval_cma_c0 = $unsigned(prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(12),
        .ax_clken("0"),
        .ax_width(12),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(24)
    ) prodXY_uid2243_pT1_uid1684_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ena2, prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ena1, prodXY_uid2243_pT1_uid1684_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(prodXY_uid2243_pT1_uid1684_invPolyEval_cma_a0),
        .ax(prodXY_uid2243_pT1_uid1684_invPolyEval_cma_c0),
        .resulta(prodXY_uid2243_pT1_uid1684_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(24), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    prodXY_uid2243_pT1_uid1684_invPolyEval_cma_delay0 ( .xin(prodXY_uid2243_pT1_uid1684_invPolyEval_cma_s0), .xout(prodXY_uid2243_pT1_uid1684_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign prodXY_uid2243_pT1_uid1684_invPolyEval_cma_q = $unsigned(prodXY_uid2243_pT1_uid1684_invPolyEval_cma_qq0[23:0]);

    // osig_uid2244_pT1_uid1684_invPolyEval(BITSELECT,2243)@14
    assign osig_uid2244_pT1_uid1684_invPolyEval_b = prodXY_uid2243_pT1_uid1684_invPolyEval_cma_q[23:11];

    // highBBits_uid1686_invPolyEval(BITSELECT,1685)@14
    assign highBBits_uid1686_invPolyEval_b = osig_uid2244_pT1_uid1684_invPolyEval_b[12:1];

    // s1sumAHighB_uid1687_invPolyEval(ADD,1686)@14
    assign s1sumAHighB_uid1687_invPolyEval_a = $unsigned({{1{memoryC1_uid1590_invTables_lutmem_r[20]}}, memoryC1_uid1590_invTables_lutmem_r});
    assign s1sumAHighB_uid1687_invPolyEval_b = $unsigned({{10{highBBits_uid1686_invPolyEval_b[11]}}, highBBits_uid1686_invPolyEval_b});
    assign s1sumAHighB_uid1687_invPolyEval_o = $unsigned($signed(s1sumAHighB_uid1687_invPolyEval_a) + $signed(s1sumAHighB_uid1687_invPolyEval_b));
    assign s1sumAHighB_uid1687_invPolyEval_q = $signed(s1sumAHighB_uid1687_invPolyEval_o[21:0]);

    // lowRangeB_uid1685_invPolyEval(BITSELECT,1684)@14
    assign lowRangeB_uid1685_invPolyEval_in = osig_uid2244_pT1_uid1684_invPolyEval_b[0:0];
    assign lowRangeB_uid1685_invPolyEval_b = $signed(lowRangeB_uid1685_invPolyEval_in[0:0]);

    // s1_uid1688_invPolyEval(BITJOIN,1687)@14
    assign s1_uid1688_invPolyEval_q = {s1sumAHighB_uid1687_invPolyEval_q, lowRangeB_uid1685_invPolyEval_b};

    // redist175_s1_uid1688_invPolyEval_q_1(DELAY,3499)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist175_s1_uid1688_invPolyEval_q_1_q <= s1_uid1688_invPolyEval_q;
        end
    end

    // prodXY_uid2246_pT2_uid1690_invPolyEval_cma(CHAINMULTADD,3260)@15 + 5
    // out q@21
    assign prodXY_uid2246_pT2_uid1690_invPolyEval_cma_reset = ~ (resetn);
    assign prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ena0 = 1'b1;
    assign prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ena1 = prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ena0;
    assign prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ena2 = prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ah[0] <= redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_outputreg0_q;
            prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ch[0] <= redist175_s1_uid1688_invPolyEval_q_1_q;
        end
    end

    assign prodXY_uid2246_pT2_uid1690_invPolyEval_cma_a0 = prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ah[0];
    assign prodXY_uid2246_pT2_uid1690_invPolyEval_cma_c0 = $unsigned(prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(14),
        .ax_clken("0"),
        .ax_width(23),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) prodXY_uid2246_pT2_uid1690_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ena2, prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ena1, prodXY_uid2246_pT2_uid1690_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(prodXY_uid2246_pT2_uid1690_invPolyEval_cma_a0),
        .ax(prodXY_uid2246_pT2_uid1690_invPolyEval_cma_c0),
        .resulta(prodXY_uid2246_pT2_uid1690_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    prodXY_uid2246_pT2_uid1690_invPolyEval_cma_delay0 ( .xin(prodXY_uid2246_pT2_uid1690_invPolyEval_cma_s0), .xout(prodXY_uid2246_pT2_uid1690_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign prodXY_uid2246_pT2_uid1690_invPolyEval_cma_q = $unsigned(prodXY_uid2246_pT2_uid1690_invPolyEval_cma_qq0[36:0]);

    // osig_uid2247_pT2_uid1690_invPolyEval(BITSELECT,2246)@21
    assign osig_uid2247_pT2_uid1690_invPolyEval_b = prodXY_uid2246_pT2_uid1690_invPolyEval_cma_q[36:13];

    // highBBits_uid1692_invPolyEval(BITSELECT,1691)@21
    assign highBBits_uid1692_invPolyEval_b = osig_uid2247_pT2_uid1690_invPolyEval_b[23:2];

    // s2sumAHighB_uid1693_invPolyEval(ADD,1692)@21
    assign s2sumAHighB_uid1693_invPolyEval_a = $unsigned({{1{memoryC0_uid1587_invTables_lutmem_r[30]}}, memoryC0_uid1587_invTables_lutmem_r});
    assign s2sumAHighB_uid1693_invPolyEval_b = $unsigned({{10{highBBits_uid1692_invPolyEval_b[21]}}, highBBits_uid1692_invPolyEval_b});
    assign s2sumAHighB_uid1693_invPolyEval_o = $unsigned($signed(s2sumAHighB_uid1693_invPolyEval_a) + $signed(s2sumAHighB_uid1693_invPolyEval_b));
    assign s2sumAHighB_uid1693_invPolyEval_q = $signed(s2sumAHighB_uid1693_invPolyEval_o[31:0]);

    // lowRangeB_uid1691_invPolyEval(BITSELECT,1690)@21
    assign lowRangeB_uid1691_invPolyEval_in = osig_uid2247_pT2_uid1690_invPolyEval_b[1:0];
    assign lowRangeB_uid1691_invPolyEval_b = $signed(lowRangeB_uid1691_invPolyEval_in[1:0]);

    // s2_uid1694_invPolyEval(BITJOIN,1693)@21
    assign s2_uid1694_invPolyEval_q = {s2sumAHighB_uid1693_invPolyEval_q, lowRangeB_uid1691_invPolyEval_b};

    // invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged(BITSELECT,3291)@21
    assign invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_in = s2_uid1694_invPolyEval_q[31:0];
    assign invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_b = $signed(invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_in[30:5]);
    assign invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_c = $signed(invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_in[31:31]);

    // redist6_invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_b_1(DELAY,3330)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist6_invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_b_1_q <= invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_b;
        end
    end

    // prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma(CHAINMULTADD,3252)@22 + 5
    // out q@28
    assign prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_reset = ~ (resetn);
    assign prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ena0 = 1'b1;
    assign prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ena1 = prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ena0;
    assign prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ena2 = prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ah[0] <= redist6_invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_b_1_q;
            prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ch[0] <= lOAdded_uid1525_i_div_i_i_const_lambda_2_3818_189_q;
        end
    end

    assign prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_a0 = prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ah[0];
    assign prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_c0 = prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ch[0];
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(26),
        .ax_clken("0"),
        .ax_width(24),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(50)
    ) prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_DSP0 (
        .clk(clock),
        .ena({ prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ena2, prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ena1, prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_a0),
        .ax(prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_c0),
        .resulta(prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(50), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_delay0 ( .xin(prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_s0), .xout(prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_q = $unsigned(prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_qq0[49:0]);

    // osig_uid1697_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189(BITSELECT,1696)@28
    assign osig_uid1697_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_b = $signed(prodXY_uid1696_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_cma_q[49:24]);

    // fracYPostZ_uid1523_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1522)@21 + 1
    assign fracYPostZ_uid1523_i_div_i_i_const_lambda_2_3818_189_qi = redist232_fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_q_15_q | invY_uid1521_i_div_i_i_const_lambda_2_3818_189_bit_select_merged_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracYPostZ_uid1523_i_div_i_i_const_lambda_2_3818_189_delay ( .xin(fracYPostZ_uid1523_i_div_i_i_const_lambda_2_3818_189_qi), .xout(fracYPostZ_uid1523_i_div_i_i_const_lambda_2_3818_189_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist186_fracYPostZ_uid1523_i_div_i_i_const_lambda_2_3818_189_q_7(DELAY,3510)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist186_fracYPostZ_uid1523_i_div_i_i_const_lambda_2_3818_189_q_7 ( .xin(fracYPostZ_uid1523_i_div_i_i_const_lambda_2_3818_189_q), .xout(redist186_fracYPostZ_uid1523_i_div_i_i_const_lambda_2_3818_189_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // divValPreNormTrunc_uid1533_i_div_i_i_const_lambda_2_3818_189(MUX,1532)@28
    assign divValPreNormTrunc_uid1533_i_div_i_i_const_lambda_2_3818_189_s = redist186_fracYPostZ_uid1523_i_div_i_i_const_lambda_2_3818_189_q_7_q;
    always_comb 
    begin
        unique case (divValPreNormTrunc_uid1533_i_div_i_i_const_lambda_2_3818_189_s)
            1'b0 : divValPreNormTrunc_uid1533_i_div_i_i_const_lambda_2_3818_189_q = osig_uid1697_prodDivPreNormProd_uid1527_i_div_i_i_const_lambda_2_3818_189_b;
            1'b1 : divValPreNormTrunc_uid1533_i_div_i_i_const_lambda_2_3818_189_q = oFracXSE_mergedSignalTM_uid1530_i_div_i_i_const_lambda_2_3818_189_q;
            default : divValPreNormTrunc_uid1533_i_div_i_i_const_lambda_2_3818_189_q = 26'b0;
        endcase
    end

    // norm_uid1534_i_div_i_i_const_lambda_2_3818_189(BITSELECT,1533)@28
    assign norm_uid1534_i_div_i_i_const_lambda_2_3818_189_b = divValPreNormTrunc_uid1533_i_div_i_i_const_lambda_2_3818_189_q[25:25];

    // rndOp_uid1542_i_div_i_i_const_lambda_2_3818_189(BITJOIN,1541)@28
    assign rndOp_uid1542_i_div_i_i_const_lambda_2_3818_189_q = {norm_uid1534_i_div_i_i_const_lambda_2_3818_189_b, cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q, VCC_q};

    // expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189(SUB,1513)@26 + 1
    assign expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189_a = $unsigned({1'b0, redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_mem_q});
    assign expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189_b = $unsigned({1'b0, redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189_o <= $unsigned($signed(expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189_a) - $signed(expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189_b));
        end
    end
    assign expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189_q = $signed(expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189_o[8:0]);

    // expR_uid1515_i_div_i_i_const_lambda_2_3818_189_rhsMSBs_select_bit_select_merged(BITSELECT,3287)@27
    assign expR_uid1515_i_div_i_i_const_lambda_2_3818_189_rhsMSBs_select_bit_select_merged_b = expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189_q[8:1];
    assign expR_uid1515_i_div_i_i_const_lambda_2_3818_189_rhsMSBs_select_bit_select_merged_c = expXmY_uid1514_i_div_i_i_const_lambda_2_3818_189_q[0:0];

    // expR_uid1515_i_div_i_i_const_lambda_2_3818_189_MSBs_sums(ADD,2881)@27 + 1
    assign expR_uid1515_i_div_i_i_const_lambda_2_3818_189_MSBs_sums_a = $unsigned({3'b000, expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_lhsMSBs_select_b_const_q});
    assign expR_uid1515_i_div_i_i_const_lambda_2_3818_189_MSBs_sums_b = $unsigned({{2{expR_uid1515_i_div_i_i_const_lambda_2_3818_189_rhsMSBs_select_bit_select_merged_b[7]}}, expR_uid1515_i_div_i_i_const_lambda_2_3818_189_rhsMSBs_select_bit_select_merged_b});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expR_uid1515_i_div_i_i_const_lambda_2_3818_189_MSBs_sums_o <= $unsigned($signed(expR_uid1515_i_div_i_i_const_lambda_2_3818_189_MSBs_sums_a) + $signed(expR_uid1515_i_div_i_i_const_lambda_2_3818_189_MSBs_sums_b));
        end
    end
    assign expR_uid1515_i_div_i_i_const_lambda_2_3818_189_MSBs_sums_q = $signed(expR_uid1515_i_div_i_i_const_lambda_2_3818_189_MSBs_sums_o[8:0]);

    // redist10_expR_uid1515_i_div_i_i_const_lambda_2_3818_189_rhsMSBs_select_bit_select_merged_c_1(DELAY,3334)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist10_expR_uid1515_i_div_i_i_const_lambda_2_3818_189_rhsMSBs_select_bit_select_merged_c_1_q <= expR_uid1515_i_div_i_i_const_lambda_2_3818_189_rhsMSBs_select_bit_select_merged_c;
        end
    end

    // expR_uid1515_i_div_i_i_const_lambda_2_3818_189_split_join(BITJOIN,2882)@28
    assign expR_uid1515_i_div_i_i_const_lambda_2_3818_189_split_join_q = {expR_uid1515_i_div_i_i_const_lambda_2_3818_189_MSBs_sums_q, redist10_expR_uid1515_i_div_i_i_const_lambda_2_3818_189_rhsMSBs_select_bit_select_merged_c_1_q};

    // divValPreNormHigh_uid1535_i_div_i_i_const_lambda_2_3818_189(BITSELECT,1534)@28
    assign divValPreNormHigh_uid1535_i_div_i_i_const_lambda_2_3818_189_in = divValPreNormTrunc_uid1533_i_div_i_i_const_lambda_2_3818_189_q[24:0];
    assign divValPreNormHigh_uid1535_i_div_i_i_const_lambda_2_3818_189_b = $signed(divValPreNormHigh_uid1535_i_div_i_i_const_lambda_2_3818_189_in[24:1]);

    // divValPreNormLow_uid1536_i_div_i_i_const_lambda_2_3818_189(BITSELECT,1535)@28
    assign divValPreNormLow_uid1536_i_div_i_i_const_lambda_2_3818_189_in = divValPreNormTrunc_uid1533_i_div_i_i_const_lambda_2_3818_189_q[23:0];
    assign divValPreNormLow_uid1536_i_div_i_i_const_lambda_2_3818_189_b = $signed(divValPreNormLow_uid1536_i_div_i_i_const_lambda_2_3818_189_in[23:0]);

    // normFracRnd_uid1537_i_div_i_i_const_lambda_2_3818_189(MUX,1536)@28
    assign normFracRnd_uid1537_i_div_i_i_const_lambda_2_3818_189_s = norm_uid1534_i_div_i_i_const_lambda_2_3818_189_b;
    always_comb 
    begin
        unique case (normFracRnd_uid1537_i_div_i_i_const_lambda_2_3818_189_s)
            1'b0 : normFracRnd_uid1537_i_div_i_i_const_lambda_2_3818_189_q = divValPreNormLow_uid1536_i_div_i_i_const_lambda_2_3818_189_b;
            1'b1 : normFracRnd_uid1537_i_div_i_i_const_lambda_2_3818_189_q = divValPreNormHigh_uid1535_i_div_i_i_const_lambda_2_3818_189_b;
            default : normFracRnd_uid1537_i_div_i_i_const_lambda_2_3818_189_q = 24'b0;
        endcase
    end

    // expFracRnd_uid1538_i_div_i_i_const_lambda_2_3818_189(BITJOIN,1537)@28
    assign expFracRnd_uid1538_i_div_i_i_const_lambda_2_3818_189_q = {expR_uid1515_i_div_i_i_const_lambda_2_3818_189_split_join_q, normFracRnd_uid1537_i_div_i_i_const_lambda_2_3818_189_q};

    // expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189(ADD,1542)@28 + 1
    assign expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_a = $unsigned({{2{expFracRnd_uid1538_i_div_i_i_const_lambda_2_3818_189_q[33]}}, expFracRnd_uid1538_i_div_i_i_const_lambda_2_3818_189_q});
    assign expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_b = $unsigned({11'b00000000000, rndOp_uid1542_i_div_i_i_const_lambda_2_3818_189_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_o <= $unsigned($signed(expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_a) + $signed(expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_b));
        end
    end
    assign expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_q = $signed(expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_o[34:0]);

    // excRPreExc_uid1546_i_div_i_i_const_lambda_2_3818_189(BITSELECT,1545)@29
    assign excRPreExc_uid1546_i_div_i_i_const_lambda_2_3818_189_in = expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_q[31:0];
    assign excRPreExc_uid1546_i_div_i_i_const_lambda_2_3818_189_b = $signed(excRPreExc_uid1546_i_div_i_i_const_lambda_2_3818_189_in[31:24]);

    // redist183_excRPreExc_uid1546_i_div_i_i_const_lambda_2_3818_189_b_1(DELAY,3507)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist183_excRPreExc_uid1546_i_div_i_i_const_lambda_2_3818_189_b_1_q <= excRPreExc_uid1546_i_div_i_i_const_lambda_2_3818_189_b;
        end
    end

    // excXIYR_uid1560_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1559)@29
    assign excXIYR_uid1560_i_div_i_i_const_lambda_2_3818_189_q = $signed(excI_x_uid1494_i_div_i_i_const_lambda_2_3818_189_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q);

    // excXIYZ_uid1559_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1558)@29
    assign excXIYZ_uid1559_i_div_i_i_const_lambda_2_3818_189_q = $signed(excI_x_uid1494_i_div_i_i_const_lambda_2_3818_189_q & redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q);

    // expRExt_uid1547_i_div_i_i_const_lambda_2_3818_189(BITSELECT,1546)@29
    assign expRExt_uid1547_i_div_i_i_const_lambda_2_3818_189_b = expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_q[34:24];

    // expOvf_uid1551_i_div_i_i_const_lambda_2_3818_189(COMPARE,1550)@29
    assign expOvf_uid1551_i_div_i_i_const_lambda_2_3818_189_a = $unsigned({{2{expRExt_uid1547_i_div_i_i_const_lambda_2_3818_189_b[10]}}, expRExt_uid1547_i_div_i_i_const_lambda_2_3818_189_b});
    assign expOvf_uid1551_i_div_i_i_const_lambda_2_3818_189_b = $unsigned({5'b00000, cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q});
    assign expOvf_uid1551_i_div_i_i_const_lambda_2_3818_189_o = $unsigned($signed(expOvf_uid1551_i_div_i_i_const_lambda_2_3818_189_a) - $signed(expOvf_uid1551_i_div_i_i_const_lambda_2_3818_189_b));
    assign expOvf_uid1551_i_div_i_i_const_lambda_2_3818_189_n[0] = ~ (expOvf_uid1551_i_div_i_i_const_lambda_2_3818_189_o[12]);

    // invExpXIsMax_uid1496_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1495)@29
    assign invExpXIsMax_uid1496_i_div_i_i_const_lambda_2_3818_189_q = $signed(~ (redist189_expXIsMax_uid1491_i_div_i_i_const_lambda_2_3818_189_q_3_q));

    // InvExpXIsZero_uid1497_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1496)@29
    assign InvExpXIsZero_uid1497_i_div_i_i_const_lambda_2_3818_189_q = $signed(~ (redist190_excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_q_3_q));

    // excR_x_uid1498_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1497)@29
    assign excR_x_uid1498_i_div_i_i_const_lambda_2_3818_189_q = $signed(InvExpXIsZero_uid1497_i_div_i_i_const_lambda_2_3818_189_q & invExpXIsMax_uid1496_i_div_i_i_const_lambda_2_3818_189_q);

    // excXRYROvf_uid1558_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1557)@29
    assign excXRYROvf_uid1558_i_div_i_i_const_lambda_2_3818_189_q = $signed(excR_x_uid1498_i_div_i_i_const_lambda_2_3818_189_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q & expOvf_uid1551_i_div_i_i_const_lambda_2_3818_189_n);

    // excXRYZ_uid1557_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1556)@29
    assign excXRYZ_uid1557_i_div_i_i_const_lambda_2_3818_189_q = $signed(excR_x_uid1498_i_div_i_i_const_lambda_2_3818_189_q & redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q);

    // excRInf_uid1561_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1560)@29
    assign excRInf_uid1561_i_div_i_i_const_lambda_2_3818_189_q = $signed(excXRYZ_uid1557_i_div_i_i_const_lambda_2_3818_189_q | excXRYROvf_uid1558_i_div_i_i_const_lambda_2_3818_189_q | excXIYZ_uid1559_i_div_i_i_const_lambda_2_3818_189_q | excXIYR_uid1560_i_div_i_i_const_lambda_2_3818_189_q);

    // xRegOrZero_uid1554_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1553)@29
    assign xRegOrZero_uid1554_i_div_i_i_const_lambda_2_3818_189_q = $signed(excR_x_uid1498_i_div_i_i_const_lambda_2_3818_189_q | redist190_excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_q_3_q);

    // regOrZeroOverInf_uid1555_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1554)@29
    assign regOrZeroOverInf_uid1555_i_div_i_i_const_lambda_2_3818_189_q = $signed(xRegOrZero_uid1554_i_div_i_i_const_lambda_2_3818_189_q & excI_y_uid1190_i_div13_i305_i_const_lambda_2_3818_204_q);

    // expUdf_uid1548_i_div_i_i_const_lambda_2_3818_189(COMPARE,1547)@29
    assign expUdf_uid1548_i_div_i_i_const_lambda_2_3818_189_a = $unsigned({12'b000000000000, GND_q});
    assign expUdf_uid1548_i_div_i_i_const_lambda_2_3818_189_b = $unsigned({{2{expRExt_uid1547_i_div_i_i_const_lambda_2_3818_189_b[10]}}, expRExt_uid1547_i_div_i_i_const_lambda_2_3818_189_b});
    assign expUdf_uid1548_i_div_i_i_const_lambda_2_3818_189_o = $unsigned($signed(expUdf_uid1548_i_div_i_i_const_lambda_2_3818_189_a) - $signed(expUdf_uid1548_i_div_i_i_const_lambda_2_3818_189_b));
    assign expUdf_uid1548_i_div_i_i_const_lambda_2_3818_189_n[0] = ~ (expUdf_uid1548_i_div_i_i_const_lambda_2_3818_189_o[12]);

    // regOverRegWithUf_uid1553_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1552)@29
    assign regOverRegWithUf_uid1553_i_div_i_i_const_lambda_2_3818_189_q = $signed(expUdf_uid1548_i_div_i_i_const_lambda_2_3818_189_n & excR_x_uid1498_i_div_i_i_const_lambda_2_3818_189_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q);

    // zeroOverReg_uid1552_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1551)@29
    assign zeroOverReg_uid1552_i_div_i_i_const_lambda_2_3818_189_q = $signed(redist190_excZ_x_uid1490_i_div_i_i_const_lambda_2_3818_189_q_3_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q);

    // excRZero_uid1556_i_div_i_i_const_lambda_2_3818_189(LOGICAL,1555)@29
    assign excRZero_uid1556_i_div_i_i_const_lambda_2_3818_189_q = $signed(zeroOverReg_uid1552_i_div_i_i_const_lambda_2_3818_189_q | regOverRegWithUf_uid1553_i_div_i_i_const_lambda_2_3818_189_q | regOrZeroOverInf_uid1555_i_div_i_i_const_lambda_2_3818_189_q);

    // concExc_uid1565_i_div_i_i_const_lambda_2_3818_189(BITJOIN,1564)@29
    assign concExc_uid1565_i_div_i_i_const_lambda_2_3818_189_q = {excRNaN_uid1564_i_div_i_i_const_lambda_2_3818_189_q, excRInf_uid1561_i_div_i_i_const_lambda_2_3818_189_q, excRZero_uid1556_i_div_i_i_const_lambda_2_3818_189_q};

    // excREnc_uid1566_i_div_i_i_const_lambda_2_3818_189(LOOKUP,1565)@29 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1565_i_div_i_i_const_lambda_2_3818_189_q)
                3'b000 : excREnc_uid1566_i_div_i_i_const_lambda_2_3818_189_q <= 2'b01;
                3'b001 : excREnc_uid1566_i_div_i_i_const_lambda_2_3818_189_q <= 2'b00;
                3'b010 : excREnc_uid1566_i_div_i_i_const_lambda_2_3818_189_q <= 2'b10;
                3'b011 : excREnc_uid1566_i_div_i_i_const_lambda_2_3818_189_q <= 2'b00;
                3'b100 : excREnc_uid1566_i_div_i_i_const_lambda_2_3818_189_q <= 2'b11;
                3'b101 : excREnc_uid1566_i_div_i_i_const_lambda_2_3818_189_q <= 2'b00;
                3'b110 : excREnc_uid1566_i_div_i_i_const_lambda_2_3818_189_q <= 2'b00;
                3'b111 : excREnc_uid1566_i_div_i_i_const_lambda_2_3818_189_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1566_i_div_i_i_const_lambda_2_3818_189_q <= 2'bxx;
                          end
            endcase
        end
    end

    // expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189(MUX,1573)@30 + 1
    assign expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_s = excREnc_uid1566_i_div_i_i_const_lambda_2_3818_189_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_s)
                2'b00 : expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q <= i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q;
                2'b01 : expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q <= redist183_excRPreExc_uid1546_i_div_i_i_const_lambda_2_3818_189_b_1_q;
                2'b10 : expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q <= cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q;
                2'b11 : expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q <= cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q;
                default : expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q <= 8'b0;
            endcase
        end
    end

    // redist181_expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q_4(DELAY,3505)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist181_expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q_4_delay_0 <= $unsigned(expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q);
            redist181_expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q_4_delay_1 <= redist181_expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q_4_delay_0;
            redist181_expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q_4_q <= $signed(redist181_expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q_4_delay_1);
        end
    end

    // fracRPreExc_uid1545_i_div_i_i_const_lambda_2_3818_189(BITSELECT,1544)@29
    assign fracRPreExc_uid1545_i_div_i_i_const_lambda_2_3818_189_in = expFracPostRnd_uid1543_i_div_i_i_const_lambda_2_3818_189_q[23:0];
    assign fracRPreExc_uid1545_i_div_i_i_const_lambda_2_3818_189_b = $signed(fracRPreExc_uid1545_i_div_i_i_const_lambda_2_3818_189_in[23:1]);

    // redist184_fracRPreExc_uid1545_i_div_i_i_const_lambda_2_3818_189_b_1(DELAY,3508)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist184_fracRPreExc_uid1545_i_div_i_i_const_lambda_2_3818_189_b_1_q <= fracRPreExc_uid1545_i_div_i_i_const_lambda_2_3818_189_b;
        end
    end

    // fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189(MUX,1569)@30 + 1
    assign fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_s = excREnc_uid1566_i_div_i_i_const_lambda_2_3818_189_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_s)
                2'b00 : fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q <= cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q;
                2'b01 : fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q <= redist184_fracRPreExc_uid1545_i_div_i_i_const_lambda_2_3818_189_b_1_q;
                2'b10 : fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q <= cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q;
                2'b11 : fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q <= oneFracRPostExc2_uid1097_i_conv25_i318_i_const_lambda_2_3818_220_q;
                default : fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q <= 23'b0;
            endcase
        end
    end

    // redist182_fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q_4(DELAY,3506)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist182_fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q_4_delay_0 <= $unsigned(fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q);
            redist182_fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q_4_delay_1 <= redist182_fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q_4_delay_0;
            redist182_fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q_4_q <= $signed(redist182_fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q_4_delay_1);
        end
    end

    // divR_uid1577_i_div_i_i_const_lambda_2_3818_189(BITJOIN,1576)@34
    assign divR_uid1577_i_div_i_i_const_lambda_2_3818_189_q = {redist180_sRPostExc_uid1576_i_div_i_i_const_lambda_2_3818_189_q_5_q, redist181_expRPostExc_uid1574_i_div_i_i_const_lambda_2_3818_189_q_4_q, redist182_fracRPostExc_uid1570_i_div_i_i_const_lambda_2_3818_189_q_4_q};

    // c_float_0xBFD7F8F480000000_3818_276_q_const(CONSTANT,2399)
    assign c_float_0xBFD7F8F480000000_3818_276_q_const_q = 32'b10111110101111111100011110100100;

    // i_sub_i_i_const_lambda_2_3818_190_impl(FPCOLUMN,2600)@34 + 3
    assign i_sub_i_i_const_lambda_2_3818_190_impl_ax0 = $unsigned(c_float_0xBFD7F8F480000000_3818_276_q_const_q);
    assign i_sub_i_i_const_lambda_2_3818_190_impl_ay0 = divR_uid1577_i_div_i_i_const_lambda_2_3818_189_q;
    assign i_sub_i_i_const_lambda_2_3818_190_impl_reset0 = 1'b0;
    assign i_sub_i_i_const_lambda_2_3818_190_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_sub_i_i_const_lambda_2_3818_190_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_sub_i_i_const_lambda_2_3818_190_impl_ena0 }),
        .clr({ i_sub_i_i_const_lambda_2_3818_190_impl_reset0, i_sub_i_i_const_lambda_2_3818_190_impl_reset0 }),
        .fp32_adder_a(i_sub_i_i_const_lambda_2_3818_190_impl_ax0),
        .fp32_adder_b(i_sub_i_i_const_lambda_2_3818_190_impl_ay0),
        .fp32_result(i_sub_i_i_const_lambda_2_3818_190_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist37_i_sub_i_i_const_lambda_2_3818_190_impl_q0_1(DELAY,3361)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist37_i_sub_i_i_const_lambda_2_3818_190_impl_q0_1_q <= i_sub_i_i_const_lambda_2_3818_190_impl_q0;
        end
    end

    // i_unnamed_const_lambda_2_3818_191_impl(FPCOLUMN,2605)@38 + 3
    assign i_unnamed_const_lambda_2_3818_191_impl_ay0 = redist37_i_sub_i_i_const_lambda_2_3818_190_impl_q0_1_q;
    assign i_unnamed_const_lambda_2_3818_191_impl_az0 = redist37_i_sub_i_i_const_lambda_2_3818_190_impl_q0_1_q;
    assign i_unnamed_const_lambda_2_3818_191_impl_reset0 = 1'b0;
    assign i_unnamed_const_lambda_2_3818_191_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_unnamed_const_lambda_2_3818_191_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_unnamed_const_lambda_2_3818_191_impl_ena0 }),
        .clr({ i_unnamed_const_lambda_2_3818_191_impl_reset0, i_unnamed_const_lambda_2_3818_191_impl_reset0 }),
        .fp32_mult_a(i_unnamed_const_lambda_2_3818_191_impl_ay0),
        .fp32_mult_b(i_unnamed_const_lambda_2_3818_191_impl_az0),
        .fp32_result(i_unnamed_const_lambda_2_3818_191_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist35_i_unnamed_const_lambda_2_3818_191_impl_q0_1(DELAY,3359)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist35_i_unnamed_const_lambda_2_3818_191_impl_q0_1_q <= i_unnamed_const_lambda_2_3818_191_impl_q0;
        end
    end

    // c_float_0x4053C30200000000_3818_277_q_const(CONSTANT,2398)
    assign c_float_0x4053C30200000000_3818_277_q_const_q = 32'b01000010100111100001100000010000;

    // i_mul18_i_i_const_lambda_2_3818_192_impl(FPCOLUMN,2559)@42 + 3
    assign i_mul18_i_i_const_lambda_2_3818_192_impl_ay0 = c_float_0x4053C30200000000_3818_277_q_const_q;
    assign i_mul18_i_i_const_lambda_2_3818_192_impl_az0 = redist35_i_unnamed_const_lambda_2_3818_191_impl_q0_1_q;
    assign i_mul18_i_i_const_lambda_2_3818_192_impl_reset0 = 1'b0;
    assign i_mul18_i_i_const_lambda_2_3818_192_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_mul18_i_i_const_lambda_2_3818_192_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_mul18_i_i_const_lambda_2_3818_192_impl_ena0 }),
        .clr({ i_mul18_i_i_const_lambda_2_3818_192_impl_reset0, i_mul18_i_i_const_lambda_2_3818_192_impl_reset0 }),
        .fp32_mult_a(i_mul18_i_i_const_lambda_2_3818_192_impl_ay0),
        .fp32_mult_b(i_mul18_i_i_const_lambda_2_3818_192_impl_az0),
        .fp32_result(i_mul18_i_i_const_lambda_2_3818_192_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signX_uid949_i_conv19_i_i_const_lambda_2_3818_193(BITSELECT,948)@45
    assign signX_uid949_i_conv19_i_i_const_lambda_2_3818_193_b = i_mul18_i_i_const_lambda_2_3818_192_impl_q0[31:31];

    // redist253_signX_uid949_i_conv19_i_i_const_lambda_2_3818_193_b_2(DELAY,3577)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist253_signX_uid949_i_conv19_i_i_const_lambda_2_3818_193_b_2_delay_0 <= $unsigned(signX_uid949_i_conv19_i_i_const_lambda_2_3818_193_b);
            redist253_signX_uid949_i_conv19_i_i_const_lambda_2_3818_193_b_2_q <= $signed(redist253_signX_uid949_i_conv19_i_i_const_lambda_2_3818_193_b_2_delay_0);
        end
    end

    // exp_x_uid915_i_conv19_i_i_const_lambda_2_3818_193(BITSELECT,914)@45
    assign exp_x_uid915_i_conv19_i_i_const_lambda_2_3818_193_b = $signed(i_mul18_i_i_const_lambda_2_3818_192_impl_q0[30:23]);

    // expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_rhsMSBs_select_bit_select_merged(BITSELECT,3280)@45
    assign expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_rhsMSBs_select_bit_select_merged_b = $signed(exp_x_uid915_i_conv19_i_i_const_lambda_2_3818_193_b[7:7]);
    assign expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_rhsMSBs_select_bit_select_merged_c = $signed(exp_x_uid915_i_conv19_i_i_const_lambda_2_3818_193_b[6:0]);

    // expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_MSBs_sums(ADD,2851)@45 + 1
    assign expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_MSBs_sums_a = $unsigned({{2{expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_lhsMSBs_select_b_const_q[4]}}, expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_lhsMSBs_select_b_const_q});
    assign expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_MSBs_sums_b = $unsigned({6'b000000, expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_rhsMSBs_select_bit_select_merged_b});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_MSBs_sums_o <= $unsigned($signed(expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_MSBs_sums_a) + $signed(expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_MSBs_sums_b));
        end
    end
    assign expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_MSBs_sums_q = $signed(expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_MSBs_sums_o[5:0]);

    // redist16_expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_rhsMSBs_select_bit_select_merged_c_1(DELAY,3340)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist16_expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_rhsMSBs_select_bit_select_merged_c_1_q <= expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_rhsMSBs_select_bit_select_merged_c;
        end
    end

    // expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_split_join(BITJOIN,2852)@46
    assign expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_split_join_q = {expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_MSBs_sums_q, redist16_expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_rhsMSBs_select_bit_select_merged_c_1_q};

    // expR_uid931_i_conv19_i_i_const_lambda_2_3818_193(BITSELECT,930)@46
    assign expR_uid931_i_conv19_i_i_const_lambda_2_3818_193_in = expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_split_join_q[10:0];
    assign expR_uid931_i_conv19_i_i_const_lambda_2_3818_193_b = $signed(expR_uid931_i_conv19_i_i_const_lambda_2_3818_193_in[10:0]);

    // redist254_expR_uid931_i_conv19_i_i_const_lambda_2_3818_193_b_1(DELAY,3578)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist254_expR_uid931_i_conv19_i_i_const_lambda_2_3818_193_b_1_q <= expR_uid931_i_conv19_i_i_const_lambda_2_3818_193_b;
        end
    end

    // frac_x_uid916_i_conv19_i_i_const_lambda_2_3818_193(BITSELECT,915)@45
    assign frac_x_uid916_i_conv19_i_i_const_lambda_2_3818_193_b = $signed(i_mul18_i_i_const_lambda_2_3818_192_impl_q0[22:0]);

    // redist255_frac_x_uid916_i_conv19_i_i_const_lambda_2_3818_193_b_1(DELAY,3579)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist255_frac_x_uid916_i_conv19_i_i_const_lambda_2_3818_193_b_1_q <= frac_x_uid916_i_conv19_i_i_const_lambda_2_3818_193_b;
        end
    end

    // fracXIsZero_uid919_i_conv19_i_i_const_lambda_2_3818_193(LOGICAL,918)@46
    assign fracXIsZero_uid919_i_conv19_i_i_const_lambda_2_3818_193_q = cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q == redist255_frac_x_uid916_i_conv19_i_i_const_lambda_2_3818_193_b_1_q ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid920_i_conv19_i_i_const_lambda_2_3818_193(LOGICAL,919)@46
    assign fracXIsNotZero_uid920_i_conv19_i_i_const_lambda_2_3818_193_q = $signed(~ (fracXIsZero_uid919_i_conv19_i_i_const_lambda_2_3818_193_q));

    // expXIsMax_uid918_i_conv19_i_i_const_lambda_2_3818_193(LOGICAL,917)@45 + 1
    assign expXIsMax_uid918_i_conv19_i_i_const_lambda_2_3818_193_qi = $unsigned(exp_x_uid915_i_conv19_i_i_const_lambda_2_3818_193_b == cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid918_i_conv19_i_i_const_lambda_2_3818_193_delay ( .xin(expXIsMax_uid918_i_conv19_i_i_const_lambda_2_3818_193_qi), .xout(expXIsMax_uid918_i_conv19_i_i_const_lambda_2_3818_193_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excN_x_uid922_i_conv19_i_i_const_lambda_2_3818_193(LOGICAL,921)@46
    assign excN_x_uid922_i_conv19_i_i_const_lambda_2_3818_193_q = $signed(expXIsMax_uid918_i_conv19_i_i_const_lambda_2_3818_193_q & fracXIsNotZero_uid920_i_conv19_i_i_const_lambda_2_3818_193_q);

    // expOvf_uid934_i_conv19_i_i_const_lambda_2_3818_193(COMPARE,933)@46
    assign expOvf_uid934_i_conv19_i_i_const_lambda_2_3818_193_a = $unsigned({{2{expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_split_join_q[12]}}, expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_split_join_q});
    assign expOvf_uid934_i_conv19_i_i_const_lambda_2_3818_193_b = $unsigned({4'b0000, expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q});
    assign expOvf_uid934_i_conv19_i_i_const_lambda_2_3818_193_o = $unsigned($signed(expOvf_uid934_i_conv19_i_i_const_lambda_2_3818_193_a) - $signed(expOvf_uid934_i_conv19_i_i_const_lambda_2_3818_193_b));
    assign expOvf_uid934_i_conv19_i_i_const_lambda_2_3818_193_n[0] = ~ (expOvf_uid934_i_conv19_i_i_const_lambda_2_3818_193_o[14]);

    // invExpXIsMax_uid923_i_conv19_i_i_const_lambda_2_3818_193(LOGICAL,922)@46
    assign invExpXIsMax_uid923_i_conv19_i_i_const_lambda_2_3818_193_q = $signed(~ (expXIsMax_uid918_i_conv19_i_i_const_lambda_2_3818_193_q));

    // excZ_x_uid917_i_conv19_i_i_const_lambda_2_3818_193(LOGICAL,916)@45 + 1
    assign excZ_x_uid917_i_conv19_i_i_const_lambda_2_3818_193_qi = $unsigned(exp_x_uid915_i_conv19_i_i_const_lambda_2_3818_193_b == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_x_uid917_i_conv19_i_i_const_lambda_2_3818_193_delay ( .xin(excZ_x_uid917_i_conv19_i_i_const_lambda_2_3818_193_qi), .xout(excZ_x_uid917_i_conv19_i_i_const_lambda_2_3818_193_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // InvExpXIsZero_uid924_i_conv19_i_i_const_lambda_2_3818_193(LOGICAL,923)@46
    assign InvExpXIsZero_uid924_i_conv19_i_i_const_lambda_2_3818_193_q = $signed(~ (excZ_x_uid917_i_conv19_i_i_const_lambda_2_3818_193_q));

    // excR_x_uid925_i_conv19_i_i_const_lambda_2_3818_193(LOGICAL,924)@46
    assign excR_x_uid925_i_conv19_i_i_const_lambda_2_3818_193_q = $signed(InvExpXIsZero_uid924_i_conv19_i_i_const_lambda_2_3818_193_q & invExpXIsMax_uid923_i_conv19_i_i_const_lambda_2_3818_193_q);

    // inRegAndOvf_uid937_i_conv19_i_i_const_lambda_2_3818_193(LOGICAL,936)@46
    assign inRegAndOvf_uid937_i_conv19_i_i_const_lambda_2_3818_193_q = $signed(excR_x_uid925_i_conv19_i_i_const_lambda_2_3818_193_q & expOvf_uid934_i_conv19_i_i_const_lambda_2_3818_193_n);

    // excI_x_uid921_i_conv19_i_i_const_lambda_2_3818_193(LOGICAL,920)@46
    assign excI_x_uid921_i_conv19_i_i_const_lambda_2_3818_193_q = $signed(expXIsMax_uid918_i_conv19_i_i_const_lambda_2_3818_193_q & fracXIsZero_uid919_i_conv19_i_i_const_lambda_2_3818_193_q);

    // excRInf_uid938_i_conv19_i_i_const_lambda_2_3818_193(LOGICAL,937)@46
    assign excRInf_uid938_i_conv19_i_i_const_lambda_2_3818_193_q = $signed(excI_x_uid921_i_conv19_i_i_const_lambda_2_3818_193_q | inRegAndOvf_uid937_i_conv19_i_i_const_lambda_2_3818_193_q);

    // expUdf_uid932_i_conv19_i_i_const_lambda_2_3818_193(COMPARE,931)@46
    assign expUdf_uid932_i_conv19_i_i_const_lambda_2_3818_193_a = $unsigned({14'b00000000000000, GND_q});
    assign expUdf_uid932_i_conv19_i_i_const_lambda_2_3818_193_b = $unsigned({{2{expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_split_join_q[12]}}, expRExt_uid930_i_conv19_i_i_const_lambda_2_3818_193_split_join_q});
    assign expUdf_uid932_i_conv19_i_i_const_lambda_2_3818_193_o = $unsigned($signed(expUdf_uid932_i_conv19_i_i_const_lambda_2_3818_193_a) - $signed(expUdf_uid932_i_conv19_i_i_const_lambda_2_3818_193_b));
    assign expUdf_uid932_i_conv19_i_i_const_lambda_2_3818_193_n[0] = ~ (expUdf_uid932_i_conv19_i_i_const_lambda_2_3818_193_o[14]);

    // inRegAndUdf_uid935_i_conv19_i_i_const_lambda_2_3818_193(LOGICAL,934)@46
    assign inRegAndUdf_uid935_i_conv19_i_i_const_lambda_2_3818_193_q = $signed(excR_x_uid925_i_conv19_i_i_const_lambda_2_3818_193_q & expUdf_uid932_i_conv19_i_i_const_lambda_2_3818_193_n);

    // excRZero_uid936_i_conv19_i_i_const_lambda_2_3818_193(LOGICAL,935)@46
    assign excRZero_uid936_i_conv19_i_i_const_lambda_2_3818_193_q = $signed(excZ_x_uid917_i_conv19_i_i_const_lambda_2_3818_193_q | inRegAndUdf_uid935_i_conv19_i_i_const_lambda_2_3818_193_q);

    // concExc_uid939_i_conv19_i_i_const_lambda_2_3818_193(BITJOIN,938)@46
    assign concExc_uid939_i_conv19_i_i_const_lambda_2_3818_193_q = {excN_x_uid922_i_conv19_i_i_const_lambda_2_3818_193_q, excRInf_uid938_i_conv19_i_i_const_lambda_2_3818_193_q, excRZero_uid936_i_conv19_i_i_const_lambda_2_3818_193_q};

    // excREnc_uid940_i_conv19_i_i_const_lambda_2_3818_193(LOOKUP,939)@46 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid939_i_conv19_i_i_const_lambda_2_3818_193_q)
                3'b000 : excREnc_uid940_i_conv19_i_i_const_lambda_2_3818_193_q <= 2'b01;
                3'b001 : excREnc_uid940_i_conv19_i_i_const_lambda_2_3818_193_q <= 2'b00;
                3'b010 : excREnc_uid940_i_conv19_i_i_const_lambda_2_3818_193_q <= 2'b10;
                3'b011 : excREnc_uid940_i_conv19_i_i_const_lambda_2_3818_193_q <= 2'b00;
                3'b100 : excREnc_uid940_i_conv19_i_i_const_lambda_2_3818_193_q <= 2'b11;
                3'b101 : excREnc_uid940_i_conv19_i_i_const_lambda_2_3818_193_q <= 2'b00;
                3'b110 : excREnc_uid940_i_conv19_i_i_const_lambda_2_3818_193_q <= 2'b00;
                3'b111 : excREnc_uid940_i_conv19_i_i_const_lambda_2_3818_193_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid940_i_conv19_i_i_const_lambda_2_3818_193_q <= 2'bxx;
                          end
            endcase
        end
    end

    // expRPostExc_uid948_i_conv19_i_i_const_lambda_2_3818_193(MUX,947)@47
    assign expRPostExc_uid948_i_conv19_i_i_const_lambda_2_3818_193_s = excREnc_uid940_i_conv19_i_i_const_lambda_2_3818_193_q;
    always_comb 
    begin
        unique case (expRPostExc_uid948_i_conv19_i_i_const_lambda_2_3818_193_s)
            2'b00 : expRPostExc_uid948_i_conv19_i_i_const_lambda_2_3818_193_q = i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q;
            2'b01 : expRPostExc_uid948_i_conv19_i_i_const_lambda_2_3818_193_q = redist254_expR_uid931_i_conv19_i_i_const_lambda_2_3818_193_b_1_q;
            2'b10 : expRPostExc_uid948_i_conv19_i_i_const_lambda_2_3818_193_q = expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q;
            2'b11 : expRPostExc_uid948_i_conv19_i_i_const_lambda_2_3818_193_q = expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q;
            default : expRPostExc_uid948_i_conv19_i_i_const_lambda_2_3818_193_q = 11'b0;
        endcase
    end

    // redist256_frac_x_uid916_i_conv19_i_i_const_lambda_2_3818_193_b_2(DELAY,3580)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist256_frac_x_uid916_i_conv19_i_i_const_lambda_2_3818_193_b_2_q <= redist255_frac_x_uid916_i_conv19_i_i_const_lambda_2_3818_193_b_1_q;
        end
    end

    // fracR_uid929_i_conv19_i_i_const_lambda_2_3818_193(BITJOIN,928)@47
    assign fracR_uid929_i_conv19_i_i_const_lambda_2_3818_193_q = {redist256_frac_x_uid916_i_conv19_i_i_const_lambda_2_3818_193_b_2_q, i_and147_i_const_lambda_2_3818_69_vt_const_31_q};

    // fracRPostExc_uid944_i_conv19_i_i_const_lambda_2_3818_193(MUX,943)@47
    assign fracRPostExc_uid944_i_conv19_i_i_const_lambda_2_3818_193_s = excREnc_uid940_i_conv19_i_i_const_lambda_2_3818_193_q;
    always_comb 
    begin
        unique case (fracRPostExc_uid944_i_conv19_i_i_const_lambda_2_3818_193_s)
            2'b00 : fracRPostExc_uid944_i_conv19_i_i_const_lambda_2_3818_193_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            2'b01 : fracRPostExc_uid944_i_conv19_i_i_const_lambda_2_3818_193_q = fracR_uid929_i_conv19_i_i_const_lambda_2_3818_193_q;
            2'b10 : fracRPostExc_uid944_i_conv19_i_i_const_lambda_2_3818_193_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            2'b11 : fracRPostExc_uid944_i_conv19_i_i_const_lambda_2_3818_193_q = oneFracRPostExc2_uid891_i_conv19_i312_i_const_lambda_2_3818_208_q;
            default : fracRPostExc_uid944_i_conv19_i_i_const_lambda_2_3818_193_q = 52'b0;
        endcase
    end

    // fpRes_uid950_i_conv19_i_i_const_lambda_2_3818_193(BITJOIN,949)@47
    assign fpRes_uid950_i_conv19_i_i_const_lambda_2_3818_193_q = {redist253_signX_uid949_i_conv19_i_i_const_lambda_2_3818_193_b_2_q, expRPostExc_uid948_i_conv19_i_i_const_lambda_2_3818_193_q, fracRPostExc_uid944_i_conv19_i_i_const_lambda_2_3818_193_q};

    // sx_uid952_i_conv19_i_i_neg_const_lambda_2_3818_195(BITSELECT,951)@47
    assign sx_uid952_i_conv19_i_i_neg_const_lambda_2_3818_195_b = fpRes_uid950_i_conv19_i_i_const_lambda_2_3818_193_q[63:63];

    // invSX_uid958_i_conv19_i_i_neg_const_lambda_2_3818_195(LOGICAL,957)@47
    assign invSX_uid958_i_conv19_i_i_neg_const_lambda_2_3818_195_q = $signed(~ (sx_uid952_i_conv19_i_i_neg_const_lambda_2_3818_195_b));

    // expX_uid954_i_conv19_i_i_neg_const_lambda_2_3818_195(BITSELECT,953)@47
    assign expX_uid954_i_conv19_i_i_neg_const_lambda_2_3818_195_b = $signed(fpRes_uid950_i_conv19_i_i_const_lambda_2_3818_193_q[62:52]);

    // fracX_uid953_i_conv19_i_i_neg_const_lambda_2_3818_195(BITSELECT,952)@47
    assign fracX_uid953_i_conv19_i_i_neg_const_lambda_2_3818_195_b = $signed(fpRes_uid950_i_conv19_i_i_const_lambda_2_3818_193_q[51:0]);

    // expFracX_uid955_i_conv19_i_i_neg_const_lambda_2_3818_195(BITJOIN,954)@47
    assign expFracX_uid955_i_conv19_i_i_neg_const_lambda_2_3818_195_q = {expX_uid954_i_conv19_i_i_neg_const_lambda_2_3818_195_b, fracX_uid953_i_conv19_i_i_neg_const_lambda_2_3818_195_b};

    // negResult_uid959_i_conv19_i_i_neg_const_lambda_2_3818_195(BITJOIN,958)@47
    assign negResult_uid959_i_conv19_i_i_neg_const_lambda_2_3818_195_q = {invSX_uid958_i_conv19_i_i_neg_const_lambda_2_3818_195_q, expFracX_uid955_i_conv19_i_i_neg_const_lambda_2_3818_195_q};

    // exp_x_uid2075_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_bit_select_merged(BITSELECT,3281)@47
    assign exp_x_uid2075_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_bit_select_merged_b = negResult_uid959_i_conv19_i_i_neg_const_lambda_2_3818_195_q[62:52];
    assign exp_x_uid2075_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_bit_select_merged_c = negResult_uid959_i_conv19_i_i_neg_const_lambda_2_3818_195_q[51:0];

    // fracXIsZero_uid2079_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2(LOGICAL,2078)@47
    assign fracXIsZero_uid2079_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q == exp_x_uid2075_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_bit_select_merged_c ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid2080_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2(LOGICAL,2079)@47
    assign fracXIsNotZero_uid2080_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = $signed(~ (fracXIsZero_uid2079_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q));

    // expXIsMax_uid2078_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2(LOGICAL,2077)@47
    assign expXIsMax_uid2078_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = exp_x_uid2075_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_bit_select_merged_b == expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q ? 1'b1 : 1'b0;

    // excN_x_uid2082_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2(LOGICAL,2081)@47 + 1
    assign excN_x_uid2082_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_qi = expXIsMax_uid2078_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q & fracXIsNotZero_uid2080_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excN_x_uid2082_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_delay ( .xin(excN_x_uid2082_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_qi), .xout(excN_x_uid2082_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excI_x_uid2081_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2(LOGICAL,2080)@47 + 1
    assign excI_x_uid2081_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_qi = expXIsMax_uid2078_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q & fracXIsZero_uid2079_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excI_x_uid2081_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_delay ( .xin(excI_x_uid2081_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_qi), .xout(excI_x_uid2081_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excZ_x_uid2077_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2(LOGICAL,2076)@47 + 1
    assign excZ_x_uid2077_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_qi = $unsigned(exp_x_uid2075_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_bit_select_merged_b == i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_x_uid2077_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_delay ( .xin(excZ_x_uid2077_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_qi), .xout(excZ_x_uid2077_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // concExc_uid2086_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2(BITJOIN,2085)@48
    assign concExc_uid2086_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = {excN_x_uid2082_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q, excI_x_uid2081_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q, excZ_x_uid2077_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q};

    // excXEnc_uid2087_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2(LOOKUP,2086)@48
    always_comb 
    begin
        // Begin reserved scope level
        unique case (concExc_uid2086_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q)
            3'b000 : excXEnc_uid2087_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = 2'b01;
            3'b001 : excXEnc_uid2087_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = 2'b00;
            3'b010 : excXEnc_uid2087_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = 2'b10;
            3'b011 : excXEnc_uid2087_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = 2'b00;
            3'b100 : excXEnc_uid2087_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = 2'b11;
            3'b101 : excXEnc_uid2087_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = 2'b00;
            3'b110 : excXEnc_uid2087_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = 2'b00;
            3'b111 : excXEnc_uid2087_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = 2'b00;
            default : begin
                          // unreachable
                          excXEnc_uid2087_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = 2'bxx;
                      end
        endcase
        // End reserved scope level
    end

    // redist252_negResult_uid959_i_conv19_i_i_neg_const_lambda_2_3818_195_q_1(DELAY,3576)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist252_negResult_uid959_i_conv19_i_i_neg_const_lambda_2_3818_195_q_1_q <= negResult_uid959_i_conv19_i_i_neg_const_lambda_2_3818_195_q;
        end
    end

    // r_uid2089_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2(BITJOIN,2088)@48
    assign r_uid2089_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q = {excXEnc_uid2087_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q, redist252_negResult_uid959_i_conv19_i_i_neg_const_lambda_2_3818_195_q_1_q};

    // sigY_uid2127_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2126)@48
    assign sigY_uid2127_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = r_uid2089_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q[63:63];

    // redist90_sigY_uid2127_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3414)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist90_sigY_uid2127_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= sigY_uid2127_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // expY_uid2126_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2125)@48
    assign expY_uid2126_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(r_uid2089_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q[62:52]);

    // redist91_expY_uid2126_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3415)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist91_expY_uid2126_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= expY_uid2126_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // fracY_uid2125_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2124)@48
    assign fracY_uid2125_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(r_uid2089_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q[51:0]);

    // redist92_fracY_uid2125_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3416)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist92_fracY_uid2125_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= fracY_uid2125_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // ypn_uid2128_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,2127)@49
    assign ypn_uid2128_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {redist90_sigY_uid2127_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q, redist91_expY_uid2126_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q, redist92_fracY_uid2125_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q};

    // expFracY_uid2120_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2119)@48
    assign expFracY_uid2120_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(r_uid2089_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q[62:0]);

    // expFracX_uid2119_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2118)@48
    assign expFracX_uid2119_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(R_uid2070_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q[62:0]);

    // xGTEy_uid2121_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(COMPARE,2120)@48 + 1
    assign xGTEy_uid2121_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a = {2'b00, expFracX_uid2119_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b};
    assign xGTEy_uid2121_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = {2'b00, expFracY_uid2120_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            xGTEy_uid2121_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o <= $unsigned(xGTEy_uid2121_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a) - $unsigned(xGTEy_uid2121_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b);
        end
    end
    assign xGTEy_uid2121_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_n[0] = ~ (xGTEy_uid2121_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o[64]);

    // excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2109)@48
    assign excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(r_uid2089_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_2_q[65:64]);

    // redist94_excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3418)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist94_excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // excXZero_uid2115_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2114)@49
    assign excXZero_uid2115_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = redist94_excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q == i_add_i_const_lambda_2_3818_94_vt_const_2_q ? 1'b1 : 1'b0;

    // xGTEyOrYz_uid2122_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2121)@49
    assign xGTEyOrYz_uid2122_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(excXZero_uid2115_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q | xGTEy_uid2121_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_n);

    // excX_uid2096_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2095)@49
    assign excX_uid2096_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(redist97_R_uid2070_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_1_0_q_1_q[65:64]);

    // excXZero_uid2101_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2100)@49
    assign excXZero_uid2101_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = excX_uid2096_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b == i_add_i_const_lambda_2_3818_94_vt_const_2_q ? 1'b1 : 1'b0;

    // invExcXZ_uid2123_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2122)@49
    assign invExcXZ_uid2123_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(~ (excXZero_uid2101_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q));

    // xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2123)@49
    assign xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(invExcXZ_uid2123_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q & xGTEyOrYz_uid2122_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q);

    // aSig_uid2132_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2131)@49
    assign aSig_uid2132_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (aSig_uid2132_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            1'b0 : aSig_uid2132_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = ypn_uid2128_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            1'b1 : aSig_uid2132_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = xMuxRange_uid2130_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
            default : aSig_uid2132_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 64'b0;
        endcase
    end

    // fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2143)@49
    assign fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = aSig_uid2132_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[51:0];
    assign fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[51:0]);

    // redist78_fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3(DELAY,3402)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist78_fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_delay_0 <= $unsigned(fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b);
            redist78_fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_delay_1 <= redist78_fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_delay_0;
            redist78_fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_q <= $signed(redist78_fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_delay_1);
        end
    end

    // oFracA_uid2162_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,2161)@52
    assign oFracA_uid2162_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {VCC_q, redist78_fracA_uid2144_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_q};

    // oFracAE_uid2163_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,2162)@52
    assign oFracAE_uid2163_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {GND_q, oFracA_uid2162_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q, GND_q, GND_q};

    // fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_lhsMSBs_select(BITSELECT,3188)@52
    assign fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_lhsMSBs_select_b = oFracAE_uid2163_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[55:2];

    // fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_MSBs_sums(ADD,3189)@52
    assign fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_MSBs_sums_a = $unsigned({{1{fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_lhsMSBs_select_b[53]}}, fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_lhsMSBs_select_b});
    assign fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_MSBs_sums_b = $unsigned({{1{fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_b[53]}}, fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_b});
    assign fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_MSBs_sums_o = $unsigned($signed(fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_MSBs_sums_a) + $signed(fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_MSBs_sums_b));
    assign fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_MSBs_sums_q = $signed(fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_MSBs_sums_o[54:0]);

    // bSig_uid2133_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2132)@49
    assign bSig_uid2133_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (bSig_uid2133_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            1'b0 : bSig_uid2133_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = xMuxRange_uid2130_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
            1'b1 : bSig_uid2133_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = ypn_uid2128_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            default : bSig_uid2133_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 64'b0;
        endcase
    end

    // sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2146)@49
    assign sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = bSig_uid2133_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[63:63];

    // redist73_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3397)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist73_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2145)@49
    assign sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = aSig_uid2132_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[63:63];

    // redist75_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3399)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist75_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // effSub_uid2148_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2147)@50
    assign effSub_uid2148_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(redist75_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q ^ redist73_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q);

    // excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2140)@49 + 1
    assign excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
                1'b0 : excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= excXZero_uid2101_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
                1'b1 : excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= excXZero_uid2115_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
                default : excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 1'b0;
            endcase
        end
    end

    // invExcBZ_uid2156_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2155)@50
    assign invExcBZ_uid2156_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(~ (excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q));

    // fracB_uid2145_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2144)@49
    assign fracB_uid2145_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = bSig_uid2133_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[51:0];
    assign fracB_uid2145_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(fracB_uid2145_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[51:0]);

    // redist77_fracB_uid2145_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3401)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist77_fracB_uid2145_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= fracB_uid2145_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // fracBz_uid2154_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2153)@50
    assign fracBz_uid2154_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (fracBz_uid2154_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            1'b0 : fracBz_uid2154_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = redist77_fracB_uid2145_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
            1'b1 : fracBz_uid2154_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            default : fracBz_uid2154_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 52'b0;
        endcase
    end

    // oFracB_uid2157_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,2156)@50
    assign oFracB_uid2157_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {invExcBZ_uid2156_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q, fracBz_uid2154_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q};

    // oFracBR_uid2165_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,2164)@50
    assign oFracBR_uid2165_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {GND_q, oFracB_uid2157_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q, GND_q, GND_q};

    // oFracBREX_uid2166_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2165)@50
    assign oFracBREX_uid2166_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $unsigned({{55{effSub_uid2148_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[0]}}, effSub_uid2148_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q});
    assign oFracBREX_uid2166_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(oFracBR_uid2165_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q ^ oFracBREX_uid2166_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b);

    // oFracBREXC2_uid2167_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(ADD,2166)@50
    assign oFracBREXC2_uid2167_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a = {1'b0, oFracBREX_uid2166_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q};
    assign oFracBREXC2_uid2167_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = {56'b00000000000000000000000000000000000000000000000000000000, effSub_uid2148_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q};
    assign oFracBREXC2_uid2167_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o = $unsigned(oFracBREXC2_uid2167_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a) + $unsigned(oFracBREXC2_uid2167_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b);
    assign oFracBREXC2_uid2167_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(oFracBREXC2_uid2167_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o[56:0]);

    // oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2167)@50
    assign oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = $unsigned(oFracBREXC2_uid2167_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[55:0]);
    assign oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[55:0];

    // redist71_oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3395)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist71_oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3146)@51
    assign xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = redist71_oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q[55:55];

    // shiftOutConstant_to56_uid3183(BITSELECT,3182)@51
    assign shiftOutConstant_to56_uid3183_in = $unsigned({{55{xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b[0]}}, xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b});
    assign shiftOutConstant_to56_uid3183_b = shiftOutConstant_to56_uid3183_in[55:0];

    // seMsb_to48_uid3178(BITSELECT,3177)@51
    assign seMsb_to48_uid3178_in = $unsigned({{47{xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b[0]}}, xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b});
    assign seMsb_to48_uid3178_b = seMsb_to48_uid3178_in[47:0];

    // rightShiftStage2Idx3Rng48_uid3179_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3178)@51
    assign rightShiftStage2Idx3Rng48_uid3179_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[55:48];

    // rightShiftStage2Idx3_uid3180_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3179)@51
    assign rightShiftStage2Idx3_uid3180_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {seMsb_to48_uid3178_b, rightShiftStage2Idx3Rng48_uid3179_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b};

    // seMsb_to32_uid3175(BITSELECT,3174)@51
    assign seMsb_to32_uid3175_in = $unsigned({{31{xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b[0]}}, xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b});
    assign seMsb_to32_uid3175_b = seMsb_to32_uid3175_in[31:0];

    // rightShiftStage2Idx2Rng32_uid3176_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3175)@51
    assign rightShiftStage2Idx2Rng32_uid3176_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[55:32];

    // rightShiftStage2Idx2_uid3177_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3176)@51
    assign rightShiftStage2Idx2_uid3177_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {seMsb_to32_uid3175_b, rightShiftStage2Idx2Rng32_uid3176_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b};

    // seMsb_to16_uid3172(BITSELECT,3171)@51
    assign seMsb_to16_uid3172_in = $unsigned({{15{xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b[0]}}, xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b});
    assign seMsb_to16_uid3172_b = seMsb_to16_uid3172_in[15:0];

    // rightShiftStage2Idx1Rng16_uid3173_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3172)@51
    assign rightShiftStage2Idx1Rng16_uid3173_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[55:16];

    // rightShiftStage2Idx1_uid3174_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3173)@51
    assign rightShiftStage2Idx1_uid3174_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {seMsb_to16_uid3172_b, rightShiftStage2Idx1Rng16_uid3173_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b};

    // seMsb_to12_uid3167(BITSELECT,3166)@51
    assign seMsb_to12_uid3167_in = $unsigned({{11{xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b[0]}}, xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b});
    assign seMsb_to12_uid3167_b = seMsb_to12_uid3167_in[11:0];

    // rightShiftStage1Idx3Rng12_uid3168_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3167)@51
    assign rightShiftStage1Idx3Rng12_uid3168_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[55:12];

    // rightShiftStage1Idx3_uid3169_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3168)@51
    assign rightShiftStage1Idx3_uid3169_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {seMsb_to12_uid3167_b, rightShiftStage1Idx3Rng12_uid3168_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b};

    // seMsb_to8_uid3164(BITSELECT,3163)@51
    assign seMsb_to8_uid3164_in = $unsigned({{7{xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b[0]}}, xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b});
    assign seMsb_to8_uid3164_b = seMsb_to8_uid3164_in[7:0];

    // rightShiftStage1Idx2Rng8_uid3165_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3164)@51
    assign rightShiftStage1Idx2Rng8_uid3165_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[55:8];

    // rightShiftStage1Idx2_uid3166_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3165)@51
    assign rightShiftStage1Idx2_uid3166_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {seMsb_to8_uid3164_b, rightShiftStage1Idx2Rng8_uid3165_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b};

    // seMsb_to4_uid3161(BITSELECT,3160)@51
    assign seMsb_to4_uid3161_in = $unsigned({{3{xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b[0]}}, xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b});
    assign seMsb_to4_uid3161_b = seMsb_to4_uid3161_in[3:0];

    // rightShiftStage1Idx1Rng4_uid3162_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3161)@51
    assign rightShiftStage1Idx1Rng4_uid3162_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[55:4];

    // rightShiftStage1Idx1_uid3163_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3162)@51
    assign rightShiftStage1Idx1_uid3163_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {seMsb_to4_uid3161_b, rightShiftStage1Idx1Rng4_uid3162_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b};

    // seMsb_to3_uid3156(BITSELECT,3155)@51
    assign seMsb_to3_uid3156_in = $unsigned({{2{xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b[0]}}, xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b});
    assign seMsb_to3_uid3156_b = seMsb_to3_uid3156_in[2:0];

    // rightShiftStage0Idx3Rng3_uid3157_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3156)@51
    assign rightShiftStage0Idx3Rng3_uid3157_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = redist71_oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q[55:3];

    // rightShiftStage0Idx3_uid3158_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3157)@51
    assign rightShiftStage0Idx3_uid3158_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {seMsb_to3_uid3156_b, rightShiftStage0Idx3Rng3_uid3157_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b};

    // seMsb_to2_uid3153(BITSELECT,3152)@51
    assign seMsb_to2_uid3153_in = $unsigned({{1{xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b[0]}}, xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b});
    assign seMsb_to2_uid3153_b = seMsb_to2_uid3153_in[1:0];

    // rightShiftStage0Idx2Rng2_uid3154_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3153)@51
    assign rightShiftStage0Idx2Rng2_uid3154_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = redist71_oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q[55:2];

    // rightShiftStage0Idx2_uid3155_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3154)@51
    assign rightShiftStage0Idx2_uid3155_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {seMsb_to2_uid3153_b, rightShiftStage0Idx2Rng2_uid3154_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b};

    // rightShiftStage0Idx1Rng1_uid3151_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3150)@51
    assign rightShiftStage0Idx1Rng1_uid3151_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = redist71_oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q[55:1];

    // rightShiftStage0Idx1_uid3152_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3151)@51
    assign rightShiftStage0Idx1_uid3152_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {xMSB_uid3147_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b, rightShiftStage0Idx1Rng1_uid3151_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b};

    // expB_uid2143_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2142)@49
    assign expB_uid2143_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = bSig_uid2133_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[62:0];
    assign expB_uid2143_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(expB_uid2143_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[62:52]);

    // redist79_expB_uid2143_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3403)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist79_expB_uid2143_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= expB_uid2143_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // expBz_uid2152_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2151)@50
    assign expBz_uid2152_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (expBz_uid2152_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            1'b0 : expBz_uid2152_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = redist79_expB_uid2143_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
            1'b1 : expBz_uid2152_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q;
            default : expBz_uid2152_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 11'b0;
        endcase
    end

    // expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2141)@49
    assign expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = aSig_uid2132_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[62:0];
    assign expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[62:52]);

    // redist80_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3404)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist80_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(SUB,2157)@50 + 1
    assign expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a = $unsigned({1'b0, redist80_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q});
    assign expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $unsigned({1'b0, expBz_uid2152_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o <= $unsigned($signed(expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a) - $signed(expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b));
        end
    end
    assign expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o[11:0]);

    // rightShiftStageSel0Dto0_uid3159_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3158)@51
    assign rightShiftStageSel0Dto0_uid3159_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[1:0];
    assign rightShiftStageSel0Dto0_uid3159_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(rightShiftStageSel0Dto0_uid3159_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[1:0]);

    // rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,3159)@51
    assign rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = rightShiftStageSel0Dto0_uid3159_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            2'b00 : rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = redist71_oFracBREXC2_uid2168_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
            2'b01 : rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rightShiftStage0Idx1_uid3152_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b10 : rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rightShiftStage0Idx2_uid3155_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b11 : rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rightShiftStage0Idx3_uid3158_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            default : rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 56'b0;
        endcase
    end

    // rightShiftStageSel2Dto2_uid3170_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3169)@51
    assign rightShiftStageSel2Dto2_uid3170_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[3:0];
    assign rightShiftStageSel2Dto2_uid3170_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(rightShiftStageSel2Dto2_uid3170_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[3:2]);

    // rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,3170)@51
    assign rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = rightShiftStageSel2Dto2_uid3170_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    always_comb 
    begin
        unique case (rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            2'b00 : rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rightShiftStage0_uid3160_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b01 : rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rightShiftStage1Idx1_uid3163_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b10 : rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rightShiftStage1Idx2_uid3166_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b11 : rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rightShiftStage1Idx3_uid3169_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            default : rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 56'b0;
        endcase
    end

    // rightShiftStageSel4Dto4_uid3181_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3180)@51
    assign rightShiftStageSel4Dto4_uid3181_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[5:0];
    assign rightShiftStageSel4Dto4_uid3181_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(rightShiftStageSel4Dto4_uid3181_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[5:4]);

    // rightShiftStage2_uid3182_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,3181)@51
    assign rightShiftStage2_uid3182_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = rightShiftStageSel4Dto4_uid3181_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
    always_comb 
    begin
        unique case (rightShiftStage2_uid3182_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            2'b00 : rightShiftStage2_uid3182_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rightShiftStage1_uid3171_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b01 : rightShiftStage2_uid3182_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rightShiftStage2Idx1_uid3174_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b10 : rightShiftStage2_uid3182_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rightShiftStage2Idx2_uid3177_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b11 : rightShiftStage2_uid3182_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rightShiftStage2Idx3_uid3180_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            default : rightShiftStage2_uid3182_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 56'b0;
        endcase
    end

    // shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_top_X_trz_3248(BITSELECT,3247)@51
    assign shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_top_X_trz_3248_b = $signed(expAmExpB_uid2158_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[11:3]);

    // shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_new_compare_trz_3249(COMPARE,3248)@51
    assign shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_new_compare_trz_3249_a = {2'b00, shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_top_X_trz_3248_b};
    assign shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_new_compare_trz_3249_b = {8'b00000000, shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_const_trz_3228_q};
    assign shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_new_compare_trz_3249_o = $unsigned(shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_new_compare_trz_3249_a) - $unsigned(shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_new_compare_trz_3249_b);
    assign shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_new_compare_trz_3249_n[0] = ~ (shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_new_compare_trz_3249_o[10]);

    // r_uid3185_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,3184)@51 + 1
    assign r_uid3185_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = shiftedOut_uid3150_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_new_compare_trz_3249_n;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (r_uid3185_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
                1'b0 : r_uid3185_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= rightShiftStage2_uid3182_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
                1'b1 : r_uid3185_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= shiftOutConstant_to56_uid3183_b;
                default : r_uid3185_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 56'b0;
            endcase
        end
    end

    // fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged(BITSELECT,3319)@52
    assign fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_b = r_uid3185_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[55:2];
    assign fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_c = r_uid3185_alignmentShifter_uid2169_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[1:0];

    // fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_split_join(BITJOIN,3190)@52
    assign fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_split_join_q = {fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_MSBs_sums_q, fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_c};

    // fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2170)@52
    assign fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = fracAddResult_uid2170_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_split_join_q[55:0];
    assign fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[55:0]);

    // redist69_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3393)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist69_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // rVStage_uid2361_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2360)@53
    assign rVStage_uid2361_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(redist69_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q[55:24]);

    // vCount_uid2362_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2361)@53
    assign vCount_uid2362_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rVStage_uid2361_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b == c_i32_0_3818_245_q ? 1'b1 : 1'b0;

    // redist49_vCount_uid2362_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2(DELAY,3373)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist49_vCount_uid2362_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2_delay_0 <= $unsigned(vCount_uid2362_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q);
            redist49_vCount_uid2362_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2_q <= $signed(redist49_vCount_uid2362_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2_delay_0);
        end
    end

    // vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2363)@53
    assign vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = redist69_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q[23:0];
    assign vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[23:0]);

    // cStage_uid2365_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,2364)@53
    assign cStage_uid2365_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b, mO_uid2252_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // vStagei_uid2367_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2366)@53
    assign vStagei_uid2367_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = vCount_uid2362_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2367_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            1'b0 : vStagei_uid2367_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rVStage_uid2361_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
            1'b1 : vStagei_uid2367_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = cStage_uid2365_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            default : vStagei_uid2367_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 32'b0;
        endcase
    end

    // rVStage_uid2369_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged(BITSELECT,3309)@53
    assign rVStage_uid2369_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b = $signed(vStagei_uid2367_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[31:16]);
    assign rVStage_uid2369_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c = $signed(vStagei_uid2367_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[15:0]);

    // vCount_uid2370_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2369)@53
    assign vCount_uid2370_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rVStage_uid2369_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b == zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q ? 1'b1 : 1'b0;

    // redist47_vCount_uid2370_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2(DELAY,3371)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist47_vCount_uid2370_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2_delay_0 <= $unsigned(vCount_uid2370_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q);
            redist47_vCount_uid2370_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2_q <= $signed(redist47_vCount_uid2370_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2_delay_0);
        end
    end

    // vStagei_uid2373_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2372)@53 + 1
    assign vStagei_uid2373_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = vCount_uid2370_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (vStagei_uid2373_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
                1'b0 : vStagei_uid2373_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= rVStage_uid2369_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b;
                1'b1 : vStagei_uid2373_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= rVStage_uid2369_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c;
                default : vStagei_uid2373_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 16'b0;
            endcase
        end
    end

    // rVStage_uid2375_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged(BITSELECT,3310)@54
    assign rVStage_uid2375_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b = $signed(vStagei_uid2373_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[15:8]);
    assign rVStage_uid2375_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c = $signed(vStagei_uid2373_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[7:0]);

    // vCount_uid2376_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2375)@54
    assign vCount_uid2376_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rVStage_uid2375_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0;

    // redist46_vCount_uid2376_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1(DELAY,3370)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist46_vCount_uid2376_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q <= vCount_uid2376_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
        end
    end

    // vStagei_uid2379_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2378)@54
    assign vStagei_uid2379_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = vCount_uid2376_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2379_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            1'b0 : vStagei_uid2379_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rVStage_uid2375_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b;
            1'b1 : vStagei_uid2379_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rVStage_uid2375_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c;
            default : vStagei_uid2379_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 8'b0;
        endcase
    end

    // rVStage_uid2381_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged(BITSELECT,3311)@54
    assign rVStage_uid2381_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b = $signed(vStagei_uid2379_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[7:4]);
    assign rVStage_uid2381_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c = $signed(vStagei_uid2379_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[3:0]);

    // vCount_uid2382_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2381)@54
    assign vCount_uid2382_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rVStage_uid2381_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b == i_and122_i_const_lambda_2_3818_63_vt_const_3_q ? 1'b1 : 1'b0;

    // redist45_vCount_uid2382_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1(DELAY,3369)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist45_vCount_uid2382_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q <= vCount_uid2382_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
        end
    end

    // vStagei_uid2385_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2384)@54 + 1
    assign vStagei_uid2385_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = vCount_uid2382_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (vStagei_uid2385_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
                1'b0 : vStagei_uid2385_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= rVStage_uid2381_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b;
                1'b1 : vStagei_uid2385_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= rVStage_uid2381_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c;
                default : vStagei_uid2385_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 4'b0;
            endcase
        end
    end

    // rVStage_uid2387_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged(BITSELECT,3312)@55
    assign rVStage_uid2387_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b = $signed(vStagei_uid2385_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[3:2]);
    assign rVStage_uid2387_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c = $signed(vStagei_uid2385_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[1:0]);

    // vCount_uid2388_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2387)@55
    assign vCount_uid2388_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rVStage_uid2387_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b == i_add_i_const_lambda_2_3818_94_vt_const_2_q ? 1'b1 : 1'b0;

    // vStagei_uid2391_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2390)@55
    assign vStagei_uid2391_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = vCount_uid2388_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2391_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            1'b0 : vStagei_uid2391_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rVStage_uid2387_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b;
            1'b1 : vStagei_uid2391_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rVStage_uid2387_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c;
            default : vStagei_uid2391_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 2'b0;
        endcase
    end

    // rVStage_uid2393_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2392)@55
    assign rVStage_uid2393_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(vStagei_uid2391_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[1:1]);

    // vCount_uid2394_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2393)@55
    assign vCount_uid2394_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = rVStage_uid2393_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b == GND_q ? 1'b1 : 1'b0;

    // r_uid2395_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,2394)@55
    assign r_uid2395_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {redist49_vCount_uid2362_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2_q, redist47_vCount_uid2370_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_2_q, redist46_vCount_uid2376_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q, redist45_vCount_uid2382_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q, vCount_uid2388_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q, vCount_uid2394_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q};

    // aMinusA_uid2175_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2174)@55
    assign aMinusA_uid2175_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = r_uid2395_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q == cAmA_uid1769_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q ? 1'b1 : 1'b0;

    // invAMinusA_uid2204_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2203)@55
    assign invAMinusA_uid2204_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(~ (aMinusA_uid2175_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q));

    // redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6(DELAY,3400)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_0 <= $unsigned(redist75_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q);
            redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_1 <= redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_0;
            redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_2 <= redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_1;
            redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_3 <= redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_2;
            redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q <= $signed(redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_3);
        end
    end

    // one2b_uid1835_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(CONSTANT,1834)
    assign one2b_uid1835_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 2'b01;

    // redist95_excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_7(DELAY,3419)
    dspba_delay_ver #( .width(2), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist95_excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_7 ( .xin(redist94_excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q), .xout(redist95_excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excXReg_uid2116_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2115)@55
    assign excXReg_uid2116_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = redist95_excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_7_q == one2b_uid1835_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q ? 1'b1 : 1'b0;

    // redist96_excX_uid2096_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6(DELAY,3420)
    dspba_delay_ver #( .width(2), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist96_excX_uid2096_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6 ( .xin(excX_uid2096_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b), .xout(redist96_excX_uid2096_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excXReg_uid2102_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2101)@55
    assign excXReg_uid2102_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = redist96_excX_uid2096_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q == one2b_uid1835_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q ? 1'b1 : 1'b0;

    // redist93_xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6(DELAY,3417)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist93_xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6 ( .xin(xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q), .xout(redist93_xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2139)@55
    assign excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = redist93_xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q;
    always_comb 
    begin
        unique case (excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            1'b0 : excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = excXReg_uid2102_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            1'b1 : excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = excXReg_uid2116_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            default : excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
        endcase
    end

    // excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2135)@55
    assign excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = redist93_xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q;
    always_comb 
    begin
        unique case (excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            1'b0 : excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = excXReg_uid2116_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            1'b1 : excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = excXReg_uid2102_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            default : excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
        endcase
    end

    // signRReg_uid2205_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2204)@55
    assign signRReg_uid2205_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q & excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q & redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q & invAMinusA_uid2204_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q);

    // redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6(DELAY,3398)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_0 <= $unsigned(redist73_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q);
            redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_1 <= redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_0;
            redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_2 <= redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_1;
            redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_3 <= redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_2;
            redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q <= $signed(redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_delay_3);
        end
    end

    // redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6(DELAY,3406)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_0 <= $unsigned(excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q);
            redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_1 <= redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_0;
            redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_2 <= redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_1;
            redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_3 <= redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_2;
            redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q <= $signed(redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_3);
        end
    end

    // excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2136)@49 + 1
    assign excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
                1'b0 : excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= excXZero_uid2115_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
                1'b1 : excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= excXZero_uid2101_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
                default : excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 1'b0;
            endcase
        end
    end

    // redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6(DELAY,3410)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_0 <= $unsigned(excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q);
            redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_1 <= redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_0;
            redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_2 <= redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_1;
            redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_3 <= redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_2;
            redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q <= $signed(redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_delay_3);
        end
    end

    // excAZBZSigASigB_uid2209_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2208)@55
    assign excAZBZSigASigB_uid2209_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q & redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q & redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q & redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q);

    // excBZARSigA_uid2210_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2209)@55
    assign excBZARSigA_uid2210_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q & excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q & redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q);

    // signRZero_uid2211_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2210)@55
    assign signRZero_uid2211_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(excBZARSigA_uid2210_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q | excAZBZSigASigB_uid2209_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q);

    // excXInf_uid2117_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2116)@55
    assign excXInf_uid2117_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = redist95_excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_7_q == two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0;

    // excXInf_uid2103_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2102)@55
    assign excXInf_uid2103_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = redist96_excX_uid2096_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q == two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0;

    // excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2137)@55
    assign excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = redist93_xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q;
    always_comb 
    begin
        unique case (excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            1'b0 : excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = excXInf_uid2103_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            1'b1 : excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = excXInf_uid2117_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            default : excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
        endcase
    end

    // sigBBInf_uid2206_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2205)@55
    assign sigBBInf_uid2206_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(redist74_sigB_uid2147_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q & excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q);

    // excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2133)@55
    assign excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = redist93_xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q;
    always_comb 
    begin
        unique case (excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            1'b0 : excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = excXInf_uid2117_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            1'b1 : excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = excXInf_uid2103_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            default : excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
        endcase
    end

    // sigAAInf_uid2207_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2206)@55
    assign sigAAInf_uid2207_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(redist76_sigA_uid2146_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q & excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q);

    // signRInf_uid2208_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2207)@55
    assign signRInf_uid2208_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(sigAAInf_uid2207_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q | sigBBInf_uid2206_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q);

    // signRInfRZRReg_uid2212_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2211)@55 + 1
    assign signRInfRZRReg_uid2212_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_qi = signRInf_uid2208_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q | signRZero_uid2211_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q | signRReg_uid2205_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signRInfRZRReg_uid2212_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_delay ( .xin(signRInfRZRReg_uid2212_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_qi), .xout(signRInfRZRReg_uid2212_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excXNaN_uid2118_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2117)@55
    assign excXNaN_uid2118_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = redist95_excX_uid2110_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_7_q == three2b_uid1837_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q ? 1'b1 : 1'b0;

    // excXNaN_uid2104_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2103)@55
    assign excXNaN_uid2104_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = redist96_excX_uid2096_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_6_q == three2b_uid1837_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q ? 1'b1 : 1'b0;

    // excBN_uid2139_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2138)@55 + 1
    assign excBN_uid2139_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = redist93_xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (excBN_uid2139_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
                1'b0 : excBN_uid2139_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= excXNaN_uid2104_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
                1'b1 : excBN_uid2139_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= excXNaN_uid2118_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
                default : excBN_uid2139_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 1'b0;
            endcase
        end
    end

    // excAN_uid2135_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2134)@55 + 1
    assign excAN_uid2135_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = redist93_xGTEy_uid2124_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (excAN_uid2135_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
                1'b0 : excAN_uid2135_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= excXNaN_uid2118_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
                1'b1 : excAN_uid2135_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= excXNaN_uid2104_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
                default : excAN_uid2135_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 1'b0;
            endcase
        end
    end

    // excRNaN2_uid2199_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2198)@56
    assign excRNaN2_uid2199_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(excAN_uid2135_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q | excBN_uid2139_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q);

    // redist72_effSub_uid2148_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6(DELAY,3396)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist72_effSub_uid2148_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6 ( .xin(effSub_uid2148_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q), .xout(redist72_effSub_uid2148_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist85_excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1(DELAY,3409)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist85_excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q <= excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
        end
    end

    // redist89_excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1(DELAY,3413)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist89_excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q <= excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
        end
    end

    // excAIBISub_uid2200_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2199)@56
    assign excAIBISub_uid2200_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(redist89_excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q & redist85_excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q & redist72_effSub_uid2148_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q);

    // excRNaN_uid2201_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2200)@56
    assign excRNaN_uid2201_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(excAIBISub_uid2200_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q | excRNaN2_uid2199_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q);

    // invExcRNaN_uid2213_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2212)@56
    assign invExcRNaN_uid2213_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(~ (excRNaN_uid2201_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q));

    // signRPostExc_uid2214_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2213)@56 + 1
    assign signRPostExc_uid2214_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_qi = invExcRNaN_uid2213_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q & signRInfRZRReg_uid2212_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signRPostExc_uid2214_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_delay ( .xin(signRPostExc_uid2214_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_qi), .xout(signRPostExc_uid2214_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist81_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_5(DELAY,3405)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist81_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_5_delay_0 <= $unsigned(redist80_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q);
            redist81_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_5_delay_1 <= redist81_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_5_delay_0;
            redist81_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_5_delay_2 <= redist81_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_5_delay_1;
            redist81_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_5_q <= $signed(redist81_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_5_delay_2);
        end
    end

    // expInc_uid2176_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(ADD,2175)@54 + 1
    assign expInc_uid2176_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a = {1'b0, redist81_expA_uid2142_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_5_q};
    assign expInc_uid2176_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = {11'b00000000000, VCC_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expInc_uid2176_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o <= $unsigned(expInc_uid2176_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a) + $unsigned(expInc_uid2176_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b);
        end
    end
    assign expInc_uid2176_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(expInc_uid2176_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o[11:0]);

    // expPostNorm_uid2177_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(SUB,2176)@55 + 1
    assign expPostNorm_uid2177_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a = $unsigned({1'b0, expInc_uid2176_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q});
    assign expPostNorm_uid2177_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $unsigned({7'b0000000, r_uid2395_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expPostNorm_uid2177_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o <= $unsigned($signed(expPostNorm_uid2177_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a) - $signed(expPostNorm_uid2177_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b));
        end
    end
    assign expPostNorm_uid2177_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(expPostNorm_uid2177_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o[12:0]);

    // leftShiftStage2Idx3Rng3_uid3223_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3222)@55
    assign leftShiftStage2Idx3Rng3_uid3223_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[52:0];
    assign leftShiftStage2Idx3Rng3_uid3223_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(leftShiftStage2Idx3Rng3_uid3223_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[52:0]);

    // leftShiftStage2Idx3_uid3224_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3223)@55
    assign leftShiftStage2Idx3_uid3224_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {leftShiftStage2Idx3Rng3_uid3223_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // leftShiftStage2Idx2Rng2_uid3220_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3219)@55
    assign leftShiftStage2Idx2Rng2_uid3220_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[53:0];
    assign leftShiftStage2Idx2Rng2_uid3220_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(leftShiftStage2Idx2Rng2_uid3220_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[53:0]);

    // leftShiftStage2Idx2_uid3221_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3220)@55
    assign leftShiftStage2Idx2_uid3221_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {leftShiftStage2Idx2Rng2_uid3220_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b, i_add_i_const_lambda_2_3818_94_vt_const_2_q};

    // leftShiftStage2Idx1Rng1_uid3217_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3216)@55
    assign leftShiftStage2Idx1Rng1_uid3217_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[54:0];
    assign leftShiftStage2Idx1Rng1_uid3217_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(leftShiftStage2Idx1Rng1_uid3217_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[54:0]);

    // leftShiftStage2Idx1_uid3218_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3217)@55
    assign leftShiftStage2Idx1_uid3218_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {leftShiftStage2Idx1Rng1_uid3217_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b, GND_q};

    // leftShiftStage1Idx3Rng12_uid3212_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3211)@55
    assign leftShiftStage1Idx3Rng12_uid3212_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[43:0];
    assign leftShiftStage1Idx3Rng12_uid3212_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(leftShiftStage1Idx3Rng12_uid3212_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[43:0]);

    // leftShiftStage1Idx3_uid3213_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3212)@55
    assign leftShiftStage1Idx3_uid3213_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {leftShiftStage1Idx3Rng12_uid3212_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b, i_and29_i_const_lambda_2_3818_27_vt_const_11_q};

    // leftShiftStage1Idx2Rng8_uid3209_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3208)@55
    assign leftShiftStage1Idx2Rng8_uid3209_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[47:0];
    assign leftShiftStage1Idx2Rng8_uid3209_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(leftShiftStage1Idx2Rng8_uid3209_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[47:0]);

    // leftShiftStage1Idx2_uid3210_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3209)@55
    assign leftShiftStage1Idx2_uid3210_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {leftShiftStage1Idx2Rng8_uid3209_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q};

    // leftShiftStage1Idx1Rng4_uid3206_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3205)@55
    assign leftShiftStage1Idx1Rng4_uid3206_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[51:0];
    assign leftShiftStage1Idx1Rng4_uid3206_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(leftShiftStage1Idx1Rng4_uid3206_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[51:0]);

    // leftShiftStage1Idx1_uid3207_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3206)@55
    assign leftShiftStage1Idx1_uid3207_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {leftShiftStage1Idx1Rng4_uid3206_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b, i_and122_i_const_lambda_2_3818_63_vt_const_3_q};

    // leftShiftStage0Idx3Rng48_uid3201_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3200)@55
    assign leftShiftStage0Idx3Rng48_uid3201_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = redist70_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_q[7:0];
    assign leftShiftStage0Idx3Rng48_uid3201_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(leftShiftStage0Idx3Rng48_uid3201_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[7:0]);

    // leftShiftStage0Idx3_uid3202_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3201)@55
    assign leftShiftStage0Idx3_uid3202_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {leftShiftStage0Idx3Rng48_uid3201_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b, leftShiftStage1Idx3Pad48_uid2643_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q};

    // redist48_vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_2(DELAY,3372)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist48_vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_2_delay_0 <= $unsigned(vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b);
            redist48_vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_2_q <= $signed(redist48_vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_2_delay_0);
        end
    end

    // leftShiftStage0Idx2_uid3199_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3198)@55
    assign leftShiftStage0Idx2_uid3199_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {redist48_vStage_uid2364_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_2_q, c_i32_0_3818_245_q};

    // leftShiftStage0Idx1Rng16_uid3195_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,3194)@55
    assign leftShiftStage0Idx1Rng16_uid3195_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = redist70_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_q[39:0];
    assign leftShiftStage0Idx1Rng16_uid3195_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(leftShiftStage0Idx1Rng16_uid3195_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[39:0]);

    // leftShiftStage0Idx1_uid3196_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,3195)@55
    assign leftShiftStage0Idx1_uid3196_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {leftShiftStage0Idx1Rng16_uid3195_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b, zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // redist70_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3(DELAY,3394)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist70_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_delay_0 <= $unsigned(redist69_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q);
            redist70_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_q <= $signed(redist70_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_delay_0);
        end
    end

    // leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,3203)@55
    assign leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = leftShiftStageSel0Dto4_uid3203_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            2'b00 : leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = redist70_fracAddResultNoSignExt_uid2171_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_3_q;
            2'b01 : leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = leftShiftStage0Idx1_uid3196_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b10 : leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = leftShiftStage0Idx2_uid3199_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b11 : leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = leftShiftStage0Idx3_uid3202_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            default : leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 56'b0;
        endcase
    end

    // leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,3214)@55
    assign leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = leftShiftStageSel0Dto4_uid3203_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c;
    always_comb 
    begin
        unique case (leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            2'b00 : leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = leftShiftStage0_uid3204_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b01 : leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = leftShiftStage1Idx1_uid3207_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b10 : leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = leftShiftStage1Idx2_uid3210_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b11 : leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = leftShiftStage1Idx3_uid3213_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            default : leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 56'b0;
        endcase
    end

    // leftShiftStageSel0Dto4_uid3203_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged(BITSELECT,3313)@55
    assign leftShiftStageSel0Dto4_uid3203_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_b = $signed(r_uid2395_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[5:4]);
    assign leftShiftStageSel0Dto4_uid3203_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_c = $signed(r_uid2395_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[3:2]);
    assign leftShiftStageSel0Dto4_uid3203_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_d = $signed(r_uid2395_lzCountVal_uid2172_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[1:0]);

    // leftShiftStage2_uid3226_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,3225)@55
    assign leftShiftStage2_uid3226_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = leftShiftStageSel0Dto4_uid3203_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_bit_select_merged_d;
    always_comb 
    begin
        unique case (leftShiftStage2_uid3226_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            2'b00 : leftShiftStage2_uid3226_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = leftShiftStage1_uid3215_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b01 : leftShiftStage2_uid3226_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = leftShiftStage2Idx1_uid3218_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b10 : leftShiftStage2_uid3226_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = leftShiftStage2Idx2_uid3221_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            2'b11 : leftShiftStage2_uid3226_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = leftShiftStage2Idx3_uid3224_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
            default : leftShiftStage2_uid3226_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 56'b0;
        endcase
    end

    // fracPostNormRndRange_uid2181_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2180)@55
    assign fracPostNormRndRange_uid2181_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = leftShiftStage2_uid3226_fracPostNorm_uid2173_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[54:0];
    assign fracPostNormRndRange_uid2181_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(fracPostNormRndRange_uid2181_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[54:2]);

    // redist67_fracPostNormRndRange_uid2181_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3391)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist67_fracPostNormRndRange_uid2181_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= fracPostNormRndRange_uid2181_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // expFracR_uid2182_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,2181)@56
    assign expFracR_uid2182_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {expPostNorm_uid2177_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q, redist67_fracPostNormRndRange_uid2181_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q};

    // expRPreExc_uid2189_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2188)@56
    assign expRPreExc_uid2189_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = expFracR_uid2182_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[63:0];
    assign expRPreExc_uid2189_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(expRPreExc_uid2189_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[63:53]);

    // redist65_expRPreExc_uid2189_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3389)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist65_expRPreExc_uid2189_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= expRPreExc_uid2189_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // expRPreExcExt_uid2184_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2183)@56
    assign expRPreExcExt_uid2184_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = expFracR_uid2182_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[65:53];

    // expOvf_uid2187_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(COMPARE,2186)@56
    assign expOvf_uid2187_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a = $unsigned({{2{expRPreExcExt_uid2184_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b[12]}}, expRPreExcExt_uid2184_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b});
    assign expOvf_uid2187_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $unsigned({4'b0000, expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q});
    assign expOvf_uid2187_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o = $unsigned($signed(expOvf_uid2187_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a) - $signed(expOvf_uid2187_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b));
    assign expOvf_uid2187_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_n[0] = ~ (expOvf_uid2187_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o[14]);

    // redist84_excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1(DELAY,3408)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist84_excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q <= excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
        end
    end

    // redist88_excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1(DELAY,3412)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist88_excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q <= excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
        end
    end

    // regInputs_uid2190_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2189)@56
    assign regInputs_uid2190_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(redist88_excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q & redist84_excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q);

    // redist87_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_7(DELAY,3411)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist87_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_7_q <= redist86_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q;
        end
    end

    // aZeroBRegFPLib_uid2194_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2193)@56
    assign aZeroBRegFPLib_uid2194_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(redist87_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_7_q & redist84_excBR_uid2140_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q);

    // redist83_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_7(DELAY,3407)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist83_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_7_q <= redist82_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q;
        end
    end

    // aRegBZeroFPLib_uid2193_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2192)@56
    assign aRegBZeroFPLib_uid2193_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(redist88_excAR_uid2136_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q & redist83_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_7_q);

    // fpLibRegInputs_uid2195_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2194)@56
    assign fpLibRegInputs_uid2195_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(aRegBZeroFPLib_uid2193_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q | aZeroBRegFPLib_uid2194_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q | regInputs_uid2190_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q);

    // rInfOvf_uid2196_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOGICAL,2195)@56
    assign rInfOvf_uid2196_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = $signed(fpLibRegInputs_uid2195_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q & expOvf_uid2187_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_n);

    // excRInfVInC_uid2197_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,2196)@56
    assign excRInfVInC_uid2197_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {rInfOvf_uid2196_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q, excBN_uid2139_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q, excAN_uid2135_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q, redist85_excBI_uid2138_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q, redist89_excAI_uid2134_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q, redist72_effSub_uid2148_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_6_q};

    // excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOOKUP,2197)@56
    always_comb 
    begin
        // Begin reserved scope level
        unique case (excRInfVInC_uid2197_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q)
            6'b000000 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b000001 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b000010 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            6'b000011 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            6'b000100 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            6'b000101 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            6'b000110 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            6'b000111 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b001000 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b001001 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b001010 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b001011 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b001100 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b001101 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b001110 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b001111 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b010000 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b010001 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b010010 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b010011 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b010100 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b010101 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b010110 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b010111 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b011000 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b011001 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b011010 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b011011 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b011100 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b011101 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b011110 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b011111 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b100000 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            6'b100001 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            6'b100010 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b100011 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b100100 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b100101 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b100110 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b100111 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b101000 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b101001 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b101010 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b101011 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b101100 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b101101 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b101110 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b101111 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b110000 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b110001 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b110010 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b110011 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b110100 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b110101 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b110110 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b110111 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b111000 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b111001 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b111010 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b111011 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b111100 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b111101 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b111110 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            6'b111111 : excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            default : begin
                          // unreachable
                          excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'bx;
                      end
        endcase
        // End reserved scope level
    end

    // redist68_aMinusA_uid2175_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1(DELAY,3392)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist68_aMinusA_uid2175_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q <= aMinusA_uid2175_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
        end
    end

    // expUdf_uid2185_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(COMPARE,2184)@56
    assign expUdf_uid2185_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a = $unsigned({14'b00000000000000, GND_q});
    assign expUdf_uid2185_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $unsigned({{2{expRPreExcExt_uid2184_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b[12]}}, expRPreExcExt_uid2184_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b});
    assign expUdf_uid2185_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o = $unsigned($signed(expUdf_uid2185_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_a) - $signed(expUdf_uid2185_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b));
    assign expUdf_uid2185_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_n[0] = ~ (expUdf_uid2185_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_o[14]);

    // excRZeroVInC_uid2191_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,2190)@56
    assign excRZeroVInC_uid2191_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {redist68_aMinusA_uid2175_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_1_q, expUdf_uid2185_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_n, regInputs_uid2190_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q, redist83_excBZ_uid2141_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_7_q, redist87_excAZ_uid2137_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q_7_q};

    // excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOOKUP,2191)@56
    always_comb 
    begin
        // Begin reserved scope level
        unique case (excRZeroVInC_uid2191_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q)
            5'b00000 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b00001 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b00010 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b00011 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            5'b00100 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b00101 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b00110 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b00111 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b01000 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b01001 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b01010 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b01011 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            5'b01100 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            5'b01101 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b01110 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b01111 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b10000 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b10001 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b10010 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b10011 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            5'b10100 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            5'b10101 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b10110 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b10111 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b11000 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b11001 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b11010 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b11011 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            5'b11100 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b1;
            5'b11101 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b11110 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            5'b11111 : excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'b0;
            default : begin
                          // unreachable
                          excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 1'bx;
                      end
        endcase
        // End reserved scope level
    end

    // concExc_uid2202_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,2201)@56
    assign concExc_uid2202_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {excRNaN_uid2201_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q, excRInf_uid2198_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q, excRZero_uid2192_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q};

    // excREnc_uid2203_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(LOOKUP,2202)@56 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid2202_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q)
                3'b000 : excREnc_uid2203_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 2'b01;
                3'b001 : excREnc_uid2203_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 2'b00;
                3'b010 : excREnc_uid2203_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 2'b10;
                3'b011 : excREnc_uid2203_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 2'b10;
                3'b100 : excREnc_uid2203_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 2'b11;
                3'b101 : excREnc_uid2203_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 2'b11;
                3'b110 : excREnc_uid2203_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 2'b11;
                3'b111 : excREnc_uid2203_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 2'b11;
                default : begin
                              // unreachable
                              excREnc_uid2203_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q <= 2'bxx;
                          end
            endcase
        end
    end

    // expRPostExc_uid2222_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2221)@57
    assign expRPostExc_uid2222_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = excREnc_uid2203_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (expRPostExc_uid2222_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            2'b00 : expRPostExc_uid2222_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q;
            2'b01 : expRPostExc_uid2222_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = redist65_expRPreExc_uid2189_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
            2'b10 : expRPostExc_uid2222_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q;
            2'b11 : expRPostExc_uid2222_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q;
            default : expRPostExc_uid2222_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 11'b0;
        endcase
    end

    // fracRPreExc_uid2188_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITSELECT,2187)@56
    assign fracRPreExc_uid2188_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in = expFracR_uid2182_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[52:0];
    assign fracRPreExc_uid2188_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b = $signed(fracRPreExc_uid2188_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_in[52:1]);

    // redist66_fracRPreExc_uid2188_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1(DELAY,3390)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist66_fracRPreExc_uid2188_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q <= fracRPreExc_uid2188_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b;
        end
    end

    // fracRPostExc_uid2218_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(MUX,2217)@57
    assign fracRPostExc_uid2218_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s = excREnc_uid2203_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (fracRPostExc_uid2218_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_s)
            2'b00 : fracRPostExc_uid2218_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            2'b01 : fracRPostExc_uid2218_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = redist66_fracRPreExc_uid2188_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_b_1_q;
            2'b10 : fracRPostExc_uid2218_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            2'b11 : fracRPostExc_uid2218_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = oneFracRPostExc2_uid891_i_conv19_i312_i_const_lambda_2_3818_208_q;
            default : fracRPostExc_uid2218_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = 52'b0;
        endcase
    end

    // R_uid2223_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0(BITJOIN,2222)@57
    assign R_uid2223_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q = {signRPostExc_uid2214_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q, expRPostExc_uid2222_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q, fracRPostExc_uid2218_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q};

    // signX_uid1152_i_conv25_i_i_const_lambda_2_3818_202(BITSELECT,1151)@57
    assign signX_uid1152_i_conv25_i_i_const_lambda_2_3818_202_b = R_uid2223_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[63:63];

    // redist236_signX_uid1152_i_conv25_i_i_const_lambda_2_3818_202_b_2(DELAY,3560)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist236_signX_uid1152_i_conv25_i_i_const_lambda_2_3818_202_b_2_delay_0 <= $unsigned(signX_uid1152_i_conv25_i_i_const_lambda_2_3818_202_b);
            redist236_signX_uid1152_i_conv25_i_i_const_lambda_2_3818_202_b_2_q <= $signed(redist236_signX_uid1152_i_conv25_i_i_const_lambda_2_3818_202_b_2_delay_0);
        end
    end

    // rndExpUpdate_uid1083_i_conv25_i318_i_const_lambda_2_3818_220_q_const(CONSTANT,2434)
    assign rndExpUpdate_uid1083_i_conv25_i318_i_const_lambda_2_3818_220_q_const_q = 36'b110010000000000000000000000000000001;

    // exp_x_uid1112_i_conv25_i_i_const_lambda_2_3818_202(BITSELECT,1111)@57
    assign exp_x_uid1112_i_conv25_i_i_const_lambda_2_3818_202_b = $signed(R_uid2223_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[62:52]);

    // frac_x_uid1113_i_conv25_i_i_const_lambda_2_3818_202(BITSELECT,1112)@57
    assign frac_x_uid1113_i_conv25_i_i_const_lambda_2_3818_202_b = $signed(R_uid2223_i_llvm_vector_reduce_fadd_v3f64_fadd_red_const_lambda_2_3818_201_vunroll_tree_2_0_q[51:0]);

    // fracXWOP1_uid1125_i_conv25_i_i_const_lambda_2_3818_202(BITSELECT,1124)@57
    assign fracXWOP1_uid1125_i_conv25_i_i_const_lambda_2_3818_202_b = $signed(frac_x_uid1113_i_conv25_i_i_const_lambda_2_3818_202_b[51:28]);

    // expXFracX_uid1126_i_conv25_i_i_const_lambda_2_3818_202(BITJOIN,1125)@57
    assign expXFracX_uid1126_i_conv25_i_i_const_lambda_2_3818_202_q = {exp_x_uid1112_i_conv25_i_i_const_lambda_2_3818_202_b, fracXWOP1_uid1125_i_conv25_i_i_const_lambda_2_3818_202_b};

    // expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202(ADD,1130)@57 + 1
    assign expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_a = $unsigned({3'b000, expXFracX_uid1126_i_conv25_i_i_const_lambda_2_3818_202_q});
    assign expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_b = $unsigned({{2{rndExpUpdate_uid1083_i_conv25_i318_i_const_lambda_2_3818_220_q_const_q[35]}}, rndExpUpdate_uid1083_i_conv25_i318_i_const_lambda_2_3818_220_q_const_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_o <= $unsigned($signed(expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_a) + $signed(expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_b));
        end
    end
    assign expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_q = $signed(expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_o[36:0]);

    // expR_uid1133_i_conv25_i_i_const_lambda_2_3818_202(BITSELECT,1132)@58
    assign expR_uid1133_i_conv25_i_i_const_lambda_2_3818_202_in = expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_q[31:0];
    assign expR_uid1133_i_conv25_i_i_const_lambda_2_3818_202_b = $signed(expR_uid1133_i_conv25_i_i_const_lambda_2_3818_202_in[31:24]);

    // redist237_expR_uid1133_i_conv25_i_i_const_lambda_2_3818_202_b_1(DELAY,3561)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist237_expR_uid1133_i_conv25_i_i_const_lambda_2_3818_202_b_1_q <= expR_uid1133_i_conv25_i_i_const_lambda_2_3818_202_b;
        end
    end

    // fracXIsZero_uid1116_i_conv25_i_i_const_lambda_2_3818_202(LOGICAL,1115)@57 + 1
    assign fracXIsZero_uid1116_i_conv25_i_i_const_lambda_2_3818_202_qi = $unsigned(i_and1_i4_const_lambda_2_3818_172_vt_const_51_q == frac_x_uid1113_i_conv25_i_i_const_lambda_2_3818_202_b ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracXIsZero_uid1116_i_conv25_i_i_const_lambda_2_3818_202_delay ( .xin(fracXIsZero_uid1116_i_conv25_i_i_const_lambda_2_3818_202_qi), .xout(fracXIsZero_uid1116_i_conv25_i_i_const_lambda_2_3818_202_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // fracXIsNotZero_uid1117_i_conv25_i_i_const_lambda_2_3818_202(LOGICAL,1116)@58
    assign fracXIsNotZero_uid1117_i_conv25_i_i_const_lambda_2_3818_202_q = $signed(~ (fracXIsZero_uid1116_i_conv25_i_i_const_lambda_2_3818_202_q));

    // expXIsMax_uid1115_i_conv25_i_i_const_lambda_2_3818_202(LOGICAL,1114)@57 + 1
    assign expXIsMax_uid1115_i_conv25_i_i_const_lambda_2_3818_202_qi = $unsigned(exp_x_uid1112_i_conv25_i_i_const_lambda_2_3818_202_b == expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid1115_i_conv25_i_i_const_lambda_2_3818_202_delay ( .xin(expXIsMax_uid1115_i_conv25_i_i_const_lambda_2_3818_202_qi), .xout(expXIsMax_uid1115_i_conv25_i_i_const_lambda_2_3818_202_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excN_x_uid1119_i_conv25_i_i_const_lambda_2_3818_202(LOGICAL,1118)@58
    assign excN_x_uid1119_i_conv25_i_i_const_lambda_2_3818_202_q = $signed(expXIsMax_uid1115_i_conv25_i_i_const_lambda_2_3818_202_q & fracXIsNotZero_uid1117_i_conv25_i_i_const_lambda_2_3818_202_q);

    // expRExt_uid1134_i_conv25_i_i_const_lambda_2_3818_202(BITSELECT,1133)@58
    assign expRExt_uid1134_i_conv25_i_i_const_lambda_2_3818_202_b = expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_q[36:24];

    // expOvf_uid1137_i_conv25_i_i_const_lambda_2_3818_202(COMPARE,1136)@58
    assign expOvf_uid1137_i_conv25_i_i_const_lambda_2_3818_202_a = $unsigned({{2{expRExt_uid1134_i_conv25_i_i_const_lambda_2_3818_202_b[12]}}, expRExt_uid1134_i_conv25_i_i_const_lambda_2_3818_202_b});
    assign expOvf_uid1137_i_conv25_i_i_const_lambda_2_3818_202_b = $unsigned({7'b0000000, cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q});
    assign expOvf_uid1137_i_conv25_i_i_const_lambda_2_3818_202_o = $unsigned($signed(expOvf_uid1137_i_conv25_i_i_const_lambda_2_3818_202_a) - $signed(expOvf_uid1137_i_conv25_i_i_const_lambda_2_3818_202_b));
    assign expOvf_uid1137_i_conv25_i_i_const_lambda_2_3818_202_n[0] = ~ (expOvf_uid1137_i_conv25_i_i_const_lambda_2_3818_202_o[14]);

    // invExpXIsMax_uid1120_i_conv25_i_i_const_lambda_2_3818_202(LOGICAL,1119)@58
    assign invExpXIsMax_uid1120_i_conv25_i_i_const_lambda_2_3818_202_q = $signed(~ (expXIsMax_uid1115_i_conv25_i_i_const_lambda_2_3818_202_q));

    // excZ_x_uid1114_i_conv25_i_i_const_lambda_2_3818_202(LOGICAL,1113)@57 + 1
    assign excZ_x_uid1114_i_conv25_i_i_const_lambda_2_3818_202_qi = $unsigned(exp_x_uid1112_i_conv25_i_i_const_lambda_2_3818_202_b == i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_x_uid1114_i_conv25_i_i_const_lambda_2_3818_202_delay ( .xin(excZ_x_uid1114_i_conv25_i_i_const_lambda_2_3818_202_qi), .xout(excZ_x_uid1114_i_conv25_i_i_const_lambda_2_3818_202_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // InvExpXIsZero_uid1121_i_conv25_i_i_const_lambda_2_3818_202(LOGICAL,1120)@58
    assign InvExpXIsZero_uid1121_i_conv25_i_i_const_lambda_2_3818_202_q = $signed(~ (excZ_x_uid1114_i_conv25_i_i_const_lambda_2_3818_202_q));

    // excR_x_uid1122_i_conv25_i_i_const_lambda_2_3818_202(LOGICAL,1121)@58
    assign excR_x_uid1122_i_conv25_i_i_const_lambda_2_3818_202_q = $signed(InvExpXIsZero_uid1121_i_conv25_i_i_const_lambda_2_3818_202_q & invExpXIsMax_uid1120_i_conv25_i_i_const_lambda_2_3818_202_q);

    // inRegAndOvf_uid1140_i_conv25_i_i_const_lambda_2_3818_202(LOGICAL,1139)@58
    assign inRegAndOvf_uid1140_i_conv25_i_i_const_lambda_2_3818_202_q = $signed(excR_x_uid1122_i_conv25_i_i_const_lambda_2_3818_202_q & expOvf_uid1137_i_conv25_i_i_const_lambda_2_3818_202_n);

    // excI_x_uid1118_i_conv25_i_i_const_lambda_2_3818_202(LOGICAL,1117)@58
    assign excI_x_uid1118_i_conv25_i_i_const_lambda_2_3818_202_q = $signed(expXIsMax_uid1115_i_conv25_i_i_const_lambda_2_3818_202_q & fracXIsZero_uid1116_i_conv25_i_i_const_lambda_2_3818_202_q);

    // excRInf_uid1141_i_conv25_i_i_const_lambda_2_3818_202(LOGICAL,1140)@58
    assign excRInf_uid1141_i_conv25_i_i_const_lambda_2_3818_202_q = $signed(excI_x_uid1118_i_conv25_i_i_const_lambda_2_3818_202_q | inRegAndOvf_uid1140_i_conv25_i_i_const_lambda_2_3818_202_q);

    // expUdf_uid1135_i_conv25_i_i_const_lambda_2_3818_202(COMPARE,1134)@58
    assign expUdf_uid1135_i_conv25_i_i_const_lambda_2_3818_202_a = $unsigned({14'b00000000000000, GND_q});
    assign expUdf_uid1135_i_conv25_i_i_const_lambda_2_3818_202_b = $unsigned({{2{expRExt_uid1134_i_conv25_i_i_const_lambda_2_3818_202_b[12]}}, expRExt_uid1134_i_conv25_i_i_const_lambda_2_3818_202_b});
    assign expUdf_uid1135_i_conv25_i_i_const_lambda_2_3818_202_o = $unsigned($signed(expUdf_uid1135_i_conv25_i_i_const_lambda_2_3818_202_a) - $signed(expUdf_uid1135_i_conv25_i_i_const_lambda_2_3818_202_b));
    assign expUdf_uid1135_i_conv25_i_i_const_lambda_2_3818_202_n[0] = ~ (expUdf_uid1135_i_conv25_i_i_const_lambda_2_3818_202_o[14]);

    // inRegAndUdf_uid1138_i_conv25_i_i_const_lambda_2_3818_202(LOGICAL,1137)@58
    assign inRegAndUdf_uid1138_i_conv25_i_i_const_lambda_2_3818_202_q = $signed(excR_x_uid1122_i_conv25_i_i_const_lambda_2_3818_202_q & expUdf_uid1135_i_conv25_i_i_const_lambda_2_3818_202_n);

    // excRZero_uid1139_i_conv25_i_i_const_lambda_2_3818_202(LOGICAL,1138)@58
    assign excRZero_uid1139_i_conv25_i_i_const_lambda_2_3818_202_q = $signed(excZ_x_uid1114_i_conv25_i_i_const_lambda_2_3818_202_q | inRegAndUdf_uid1138_i_conv25_i_i_const_lambda_2_3818_202_q);

    // concExc_uid1142_i_conv25_i_i_const_lambda_2_3818_202(BITJOIN,1141)@58
    assign concExc_uid1142_i_conv25_i_i_const_lambda_2_3818_202_q = {excN_x_uid1119_i_conv25_i_i_const_lambda_2_3818_202_q, excRInf_uid1141_i_conv25_i_i_const_lambda_2_3818_202_q, excRZero_uid1139_i_conv25_i_i_const_lambda_2_3818_202_q};

    // excREnc_uid1143_i_conv25_i_i_const_lambda_2_3818_202(LOOKUP,1142)@58 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1142_i_conv25_i_i_const_lambda_2_3818_202_q)
                3'b000 : excREnc_uid1143_i_conv25_i_i_const_lambda_2_3818_202_q <= 2'b01;
                3'b001 : excREnc_uid1143_i_conv25_i_i_const_lambda_2_3818_202_q <= 2'b00;
                3'b010 : excREnc_uid1143_i_conv25_i_i_const_lambda_2_3818_202_q <= 2'b10;
                3'b011 : excREnc_uid1143_i_conv25_i_i_const_lambda_2_3818_202_q <= 2'b00;
                3'b100 : excREnc_uid1143_i_conv25_i_i_const_lambda_2_3818_202_q <= 2'b11;
                3'b101 : excREnc_uid1143_i_conv25_i_i_const_lambda_2_3818_202_q <= 2'b00;
                3'b110 : excREnc_uid1143_i_conv25_i_i_const_lambda_2_3818_202_q <= 2'b00;
                3'b111 : excREnc_uid1143_i_conv25_i_i_const_lambda_2_3818_202_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1143_i_conv25_i_i_const_lambda_2_3818_202_q <= 2'bxx;
                          end
            endcase
        end
    end

    // expRPostExc_uid1151_i_conv25_i_i_const_lambda_2_3818_202(MUX,1150)@59
    assign expRPostExc_uid1151_i_conv25_i_i_const_lambda_2_3818_202_s = excREnc_uid1143_i_conv25_i_i_const_lambda_2_3818_202_q;
    always_comb 
    begin
        unique case (expRPostExc_uid1151_i_conv25_i_i_const_lambda_2_3818_202_s)
            2'b00 : expRPostExc_uid1151_i_conv25_i_i_const_lambda_2_3818_202_q = i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q;
            2'b01 : expRPostExc_uid1151_i_conv25_i_i_const_lambda_2_3818_202_q = redist237_expR_uid1133_i_conv25_i_i_const_lambda_2_3818_202_b_1_q;
            2'b10 : expRPostExc_uid1151_i_conv25_i_i_const_lambda_2_3818_202_q = cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            2'b11 : expRPostExc_uid1151_i_conv25_i_i_const_lambda_2_3818_202_q = cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            default : expRPostExc_uid1151_i_conv25_i_i_const_lambda_2_3818_202_q = 8'b0;
        endcase
    end

    // fracR_uid1132_i_conv25_i_i_const_lambda_2_3818_202(BITSELECT,1131)@58
    assign fracR_uid1132_i_conv25_i_i_const_lambda_2_3818_202_in = expFracR_uid1131_i_conv25_i_i_const_lambda_2_3818_202_q[23:0];
    assign fracR_uid1132_i_conv25_i_i_const_lambda_2_3818_202_b = $signed(fracR_uid1132_i_conv25_i_i_const_lambda_2_3818_202_in[23:1]);

    // redist238_fracR_uid1132_i_conv25_i_i_const_lambda_2_3818_202_b_1(DELAY,3562)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist238_fracR_uid1132_i_conv25_i_i_const_lambda_2_3818_202_b_1_q <= fracR_uid1132_i_conv25_i_i_const_lambda_2_3818_202_b;
        end
    end

    // fracRPostExc_uid1147_i_conv25_i_i_const_lambda_2_3818_202(MUX,1146)@59
    assign fracRPostExc_uid1147_i_conv25_i_i_const_lambda_2_3818_202_s = excREnc_uid1143_i_conv25_i_i_const_lambda_2_3818_202_q;
    always_comb 
    begin
        unique case (fracRPostExc_uid1147_i_conv25_i_i_const_lambda_2_3818_202_s)
            2'b00 : fracRPostExc_uid1147_i_conv25_i_i_const_lambda_2_3818_202_q = cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            2'b01 : fracRPostExc_uid1147_i_conv25_i_i_const_lambda_2_3818_202_q = redist238_fracR_uid1132_i_conv25_i_i_const_lambda_2_3818_202_b_1_q;
            2'b10 : fracRPostExc_uid1147_i_conv25_i_i_const_lambda_2_3818_202_q = cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            2'b11 : fracRPostExc_uid1147_i_conv25_i_i_const_lambda_2_3818_202_q = oneFracRPostExc2_uid1097_i_conv25_i318_i_const_lambda_2_3818_220_q;
            default : fracRPostExc_uid1147_i_conv25_i_i_const_lambda_2_3818_202_q = 23'b0;
        endcase
    end

    // fpRes_uid1153_i_conv25_i_i_const_lambda_2_3818_202(BITJOIN,1152)@59
    assign fpRes_uid1153_i_conv25_i_i_const_lambda_2_3818_202_q = {redist236_signX_uid1152_i_conv25_i_i_const_lambda_2_3818_202_b_2_q, expRPostExc_uid1151_i_conv25_i_i_const_lambda_2_3818_202_q, fracRPostExc_uid1147_i_conv25_i_i_const_lambda_2_3818_202_q};

    // redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_rdcnt(ADD,3705)
    assign redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_rdcnt_a = {1'b0, redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_wraddr_q};
    assign redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_rdcnt_b = {1'b0, redist191_fracX_uid1477_i_div_i_i_const_lambda_2_3818_189_b_16_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_rdcnt_o <= $unsigned(redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_rdcnt_a) + $unsigned(redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_rdcnt_b);
        end
    end
    assign redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_rdcnt_q = redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_rdcnt_o[4:0];

    // redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_rdcnt(ADD,3716)
    assign redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_rdcnt_a = {1'b0, redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_wraddr_q};
    assign redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_rdcnt_b = {1'b0, three2b_uid1837_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_rdcnt_o <= $unsigned(redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_rdcnt_a) + $unsigned(redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_rdcnt_b);
        end
    end
    assign redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_rdcnt_q = redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_rdcnt_o[2:0];

    // redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_inputreg0(DELAY,3711)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_inputreg0_q <= in_c0_eni6_6_tpl;
        end
    end

    // redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_wraddr(COUNTER,3714)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_wraddr_i <= $unsigned(redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_wraddr_q = $signed(redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_wraddr_i[1:0]);

    // redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem(DUALMEM,3713)
    assign redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_ia = $unsigned(redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_inputreg0_q);
    assign redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_aa = redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_wraddr_q;
    assign redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_ab = redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_aa),
        .data_a(redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_ab),
        .q_b(redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_q = $signed(redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_iq[31:0]);

    // redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_outputreg0(DELAY,3712)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_outputreg0_q <= redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_mem_q;
        end
    end

    // fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1158)@6
    assign fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b = $signed(redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_outputreg0_q[22:0]);

    // redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_inputreg0(DELAY,3700)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_inputreg0_q <= fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b;
        end
    end

    // redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_wraddr(COUNTER,3703)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_wraddr_i <= $unsigned(redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_wraddr_q = $signed(redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_wraddr_i[3:0]);

    // redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem(DUALMEM,3702)
    assign redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_ia = $unsigned(redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_inputreg0_q);
    assign redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_aa = redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_wraddr_q;
    assign redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_ab = redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(23),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(23),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_aa),
        .data_a(redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_ab),
        .q_b(redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_q = $signed(redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_iq[22:0]);

    // redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_outputreg0(DELAY,3701)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_outputreg0_q <= redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_mem_q;
        end
    end

    // fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1173)@22 + 1
    assign fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204_qi = $unsigned(cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q == redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_outputreg0_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204_delay ( .xin(fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204_qi), .xout(fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist229_fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204_q_7(DELAY,3553)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist229_fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204_q_7 ( .xin(fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204_q), .xout(redist229_fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt(ADD,3710)
    assign redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_a = {1'b0, redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_q};
    assign redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_b = {1'b0, redist192_expX_uid1476_i_div_i_i_const_lambda_2_3818_189_b_20_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_o <= $unsigned(redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_a) + $unsigned(redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_b);
        end
    end
    assign redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_q = redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_o[5:0];

    // expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1157)@6
    assign expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b = $signed(redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_outputreg0_q[30:23]);

    // redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_inputreg0(DELAY,3706)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_inputreg0_q <= expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b;
        end
    end

    // redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr(COUNTER,3708)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_i <= $unsigned(redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_q = $signed(redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_i[4:0]);

    // redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem(DUALMEM,3707)
    assign redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_ia = $unsigned(redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_inputreg0_q);
    assign redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_aa = redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_wraddr_q;
    assign redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_ab = redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_aa),
        .data_a(redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_ab),
        .q_b(redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_q = $signed(redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_iq[7:0]);

    // expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1172)@26 + 1
    assign expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_qi = $unsigned(redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_q == cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_delay ( .xin(expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_qi), .xout(expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist230_expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_q_3(DELAY,3554)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist230_expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_q_3_delay_0 <= $unsigned(expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_q);
            redist230_expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_q_3_q <= $signed(redist230_expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_q_3_delay_0);
        end
    end

    // excI_x_uid1176_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1175)@29
    assign excI_x_uid1176_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(redist230_expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_q_3_q & redist229_fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204_q_7_q);

    // excXIYI_uid1245_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1244)@29
    assign excXIYI_uid1245_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(excI_x_uid1176_i_div13_i305_i_const_lambda_2_3818_204_q & excI_y_uid1190_i_div13_i305_i_const_lambda_2_3818_204_q);

    // fracXIsNotZero_uid1175_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1174)@29
    assign fracXIsNotZero_uid1175_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(~ (redist229_fracXIsZero_uid1174_i_div13_i305_i_const_lambda_2_3818_204_q_7_q));

    // excN_x_uid1177_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1176)@29
    assign excN_x_uid1177_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(redist230_expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_q_3_q & fracXIsNotZero_uid1175_i_div13_i305_i_const_lambda_2_3818_204_q);

    // excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1171)@26 + 1
    assign excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_qi = $unsigned(redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_q == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_delay ( .xin(excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_qi), .xout(excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist231_excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_q_3(DELAY,3555)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist231_excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_q_3_delay_0 <= $unsigned(excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_q);
            redist231_excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_q_3_q <= $signed(redist231_excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_q_3_delay_0);
        end
    end

    // excXZYZ_uid1244_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1243)@29
    assign excXZYZ_uid1244_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(redist231_excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_q_3_q & redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q);

    // excRNaN_uid1246_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1245)@29
    assign excRNaN_uid1246_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(excXZYZ_uid1244_i_div13_i305_i_const_lambda_2_3818_204_q | excN_x_uid1177_i_div13_i305_i_const_lambda_2_3818_204_q | excN_y_uid1191_i_div13_i305_i_const_lambda_2_3818_204_q | excXIYI_uid1245_i_div13_i305_i_const_lambda_2_3818_204_q);

    // invExcRNaN_uid1257_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1256)@29
    assign invExcRNaN_uid1257_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(~ (excRNaN_uid1246_i_div13_i305_i_const_lambda_2_3818_204_q));

    // signX_uid1160_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1159)@6
    assign signX_uid1160_i_div13_i305_i_const_lambda_2_3818_204_b = redist262_sync_together_3818_280_aunroll_x_in_c0_eni6_6_tpl_6_outputreg0_q[31:31];

    // signR_uid1195_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1194)@6 + 1
    assign signR_uid1195_i_div13_i305_i_const_lambda_2_3818_204_qi = signX_uid1160_i_div13_i305_i_const_lambda_2_3818_204_b ^ signY_uid1163_i_div13_i305_i_const_lambda_2_3818_204_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signR_uid1195_i_div13_i305_i_const_lambda_2_3818_204_delay ( .xin(signR_uid1195_i_div13_i305_i_const_lambda_2_3818_204_qi), .xout(signR_uid1195_i_div13_i305_i_const_lambda_2_3818_204_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist225_signR_uid1195_i_div13_i305_i_const_lambda_2_3818_204_q_23(DELAY,3549)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist225_signR_uid1195_i_div13_i305_i_const_lambda_2_3818_204_q_23 ( .xin(signR_uid1195_i_div13_i305_i_const_lambda_2_3818_204_q), .xout(redist225_signR_uid1195_i_div13_i305_i_const_lambda_2_3818_204_q_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // sRPostExc_uid1258_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1257)@29 + 1
    assign sRPostExc_uid1258_i_div13_i305_i_const_lambda_2_3818_204_qi = redist225_signR_uid1195_i_div13_i305_i_const_lambda_2_3818_204_q_23_q & invExcRNaN_uid1257_i_div13_i305_i_const_lambda_2_3818_204_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    sRPostExc_uid1258_i_div13_i305_i_const_lambda_2_3818_204_delay ( .xin(sRPostExc_uid1258_i_div13_i305_i_const_lambda_2_3818_204_qi), .xout(sRPostExc_uid1258_i_div13_i305_i_const_lambda_2_3818_204_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_rdcnt(ADD,3687)
    assign redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_rdcnt_a = {1'b0, redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_wraddr_q};
    assign redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_rdcnt_b = {1'b0, two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_rdcnt_o <= $unsigned(redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_rdcnt_a) + $unsigned(redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_rdcnt_b);
        end
    end
    assign redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_rdcnt_q = redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_rdcnt_o[2:0];

    // lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204(BITJOIN,1206)@22
    assign lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q = {VCC_q, redist234_fracX_uid1159_i_div13_i305_i_const_lambda_2_3818_204_b_16_outputreg0_q};

    // redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_inputreg0(DELAY,3683)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_inputreg0_q <= lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q;
        end
    end

    // redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_wraddr(COUNTER,3685)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_wraddr_i <= $unsigned(redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_wraddr_q = $signed(redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_wraddr_i[1:0]);

    // redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem(DUALMEM,3684)
    assign redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_ia = $unsigned(redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_inputreg0_q);
    assign redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_aa = redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_wraddr_q;
    assign redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_ab = redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(24),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(24),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_aa),
        .data_a(redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_ab),
        .q_b(redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_q = $signed(redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_iq[23:0]);

    // oFracXSE_mergedSignalTM_uid1212_i_div13_i305_i_const_lambda_2_3818_204(BITJOIN,1211)@28
    assign oFracXSE_mergedSignalTM_uid1212_i_div13_i305_i_const_lambda_2_3818_204_q = {redist219_lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q_6_mem_q, i_add_i_const_lambda_2_3818_94_vt_const_2_q};

    // prodXY_uid2225_pT1_uid1600_invPolyEval_cma(CHAINMULTADD,3253)@8 + 5
    // out q@14
    assign prodXY_uid2225_pT1_uid1600_invPolyEval_cma_reset = ~ (resetn);
    assign prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ena0 = 1'b1;
    assign prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ena1 = prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ena0;
    assign prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ena2 = prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ah[0] <= yT1_uid1599_invPolyEval_b;
            prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ch[0] <= memoryC2_uid1593_invTables_lutmem_r;
        end
    end

    assign prodXY_uid2225_pT1_uid1600_invPolyEval_cma_a0 = prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ah[0];
    assign prodXY_uid2225_pT1_uid1600_invPolyEval_cma_c0 = $unsigned(prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(12),
        .ax_clken("0"),
        .ax_width(12),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(24)
    ) prodXY_uid2225_pT1_uid1600_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ena2, prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ena1, prodXY_uid2225_pT1_uid1600_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(prodXY_uid2225_pT1_uid1600_invPolyEval_cma_a0),
        .ax(prodXY_uid2225_pT1_uid1600_invPolyEval_cma_c0),
        .resulta(prodXY_uid2225_pT1_uid1600_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(24), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    prodXY_uid2225_pT1_uid1600_invPolyEval_cma_delay0 ( .xin(prodXY_uid2225_pT1_uid1600_invPolyEval_cma_s0), .xout(prodXY_uid2225_pT1_uid1600_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign prodXY_uid2225_pT1_uid1600_invPolyEval_cma_q = $unsigned(prodXY_uid2225_pT1_uid1600_invPolyEval_cma_qq0[23:0]);

    // osig_uid2226_pT1_uid1600_invPolyEval(BITSELECT,2225)@14
    assign osig_uid2226_pT1_uid1600_invPolyEval_b = prodXY_uid2225_pT1_uid1600_invPolyEval_cma_q[23:11];

    // highBBits_uid1602_invPolyEval(BITSELECT,1601)@14
    assign highBBits_uid1602_invPolyEval_b = osig_uid2226_pT1_uid1600_invPolyEval_b[12:1];

    // s1sumAHighB_uid1603_invPolyEval(ADD,1602)@14
    assign s1sumAHighB_uid1603_invPolyEval_a = $unsigned({{1{memoryC1_uid1590_invTables_lutmem_r[20]}}, memoryC1_uid1590_invTables_lutmem_r});
    assign s1sumAHighB_uid1603_invPolyEval_b = $unsigned({{10{highBBits_uid1602_invPolyEval_b[11]}}, highBBits_uid1602_invPolyEval_b});
    assign s1sumAHighB_uid1603_invPolyEval_o = $unsigned($signed(s1sumAHighB_uid1603_invPolyEval_a) + $signed(s1sumAHighB_uid1603_invPolyEval_b));
    assign s1sumAHighB_uid1603_invPolyEval_q = $signed(s1sumAHighB_uid1603_invPolyEval_o[21:0]);

    // lowRangeB_uid1601_invPolyEval(BITSELECT,1600)@14
    assign lowRangeB_uid1601_invPolyEval_in = osig_uid2226_pT1_uid1600_invPolyEval_b[0:0];
    assign lowRangeB_uid1601_invPolyEval_b = $signed(lowRangeB_uid1601_invPolyEval_in[0:0]);

    // s1_uid1604_invPolyEval(BITJOIN,1603)@14
    assign s1_uid1604_invPolyEval_q = {s1sumAHighB_uid1603_invPolyEval_q, lowRangeB_uid1601_invPolyEval_b};

    // redist178_s1_uid1604_invPolyEval_q_1(DELAY,3502)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist178_s1_uid1604_invPolyEval_q_1_q <= s1_uid1604_invPolyEval_q;
        end
    end

    // prodXY_uid2228_pT2_uid1606_invPolyEval_cma(CHAINMULTADD,3254)@15 + 5
    // out q@21
    assign prodXY_uid2228_pT2_uid1606_invPolyEval_cma_reset = ~ (resetn);
    assign prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ena0 = 1'b1;
    assign prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ena1 = prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ena0;
    assign prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ena2 = prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ah[0] <= redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_outputreg0_q;
            prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ch[0] <= redist178_s1_uid1604_invPolyEval_q_1_q;
        end
    end

    assign prodXY_uid2228_pT2_uid1606_invPolyEval_cma_a0 = prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ah[0];
    assign prodXY_uid2228_pT2_uid1606_invPolyEval_cma_c0 = $unsigned(prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(14),
        .ax_clken("0"),
        .ax_width(23),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) prodXY_uid2228_pT2_uid1606_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ena2, prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ena1, prodXY_uid2228_pT2_uid1606_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(prodXY_uid2228_pT2_uid1606_invPolyEval_cma_a0),
        .ax(prodXY_uid2228_pT2_uid1606_invPolyEval_cma_c0),
        .resulta(prodXY_uid2228_pT2_uid1606_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    prodXY_uid2228_pT2_uid1606_invPolyEval_cma_delay0 ( .xin(prodXY_uid2228_pT2_uid1606_invPolyEval_cma_s0), .xout(prodXY_uid2228_pT2_uid1606_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign prodXY_uid2228_pT2_uid1606_invPolyEval_cma_q = $unsigned(prodXY_uid2228_pT2_uid1606_invPolyEval_cma_qq0[36:0]);

    // osig_uid2229_pT2_uid1606_invPolyEval(BITSELECT,2228)@21
    assign osig_uid2229_pT2_uid1606_invPolyEval_b = prodXY_uid2228_pT2_uid1606_invPolyEval_cma_q[36:13];

    // highBBits_uid1608_invPolyEval(BITSELECT,1607)@21
    assign highBBits_uid1608_invPolyEval_b = osig_uid2229_pT2_uid1606_invPolyEval_b[23:2];

    // s2sumAHighB_uid1609_invPolyEval(ADD,1608)@21
    assign s2sumAHighB_uid1609_invPolyEval_a = $unsigned({{1{memoryC0_uid1587_invTables_lutmem_r[30]}}, memoryC0_uid1587_invTables_lutmem_r});
    assign s2sumAHighB_uid1609_invPolyEval_b = $unsigned({{10{highBBits_uid1608_invPolyEval_b[21]}}, highBBits_uid1608_invPolyEval_b});
    assign s2sumAHighB_uid1609_invPolyEval_o = $unsigned($signed(s2sumAHighB_uid1609_invPolyEval_a) + $signed(s2sumAHighB_uid1609_invPolyEval_b));
    assign s2sumAHighB_uid1609_invPolyEval_q = $signed(s2sumAHighB_uid1609_invPolyEval_o[31:0]);

    // lowRangeB_uid1607_invPolyEval(BITSELECT,1606)@21
    assign lowRangeB_uid1607_invPolyEval_in = osig_uid2229_pT2_uid1606_invPolyEval_b[1:0];
    assign lowRangeB_uid1607_invPolyEval_b = $signed(lowRangeB_uid1607_invPolyEval_in[1:0]);

    // s2_uid1610_invPolyEval(BITJOIN,1609)@21
    assign s2_uid1610_invPolyEval_q = {s2sumAHighB_uid1609_invPolyEval_q, lowRangeB_uid1607_invPolyEval_b};

    // invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged(BITSELECT,3288)@21
    assign invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_in = s2_uid1610_invPolyEval_q[31:0];
    assign invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_b = $signed(invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_in[30:5]);
    assign invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_c = $signed(invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_in[31:31]);

    // redist9_invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_b_1(DELAY,3333)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist9_invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_b_1_q <= invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_b;
        end
    end

    // prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma(CHAINMULTADD,3249)@22 + 5
    // out q@28
    assign prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_reset = ~ (resetn);
    assign prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ena0 = 1'b1;
    assign prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ena1 = prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ena0;
    assign prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ena2 = prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ah[0] <= redist9_invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_b_1_q;
            prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ch[0] <= lOAdded_uid1207_i_div13_i305_i_const_lambda_2_3818_204_q;
        end
    end

    assign prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_a0 = prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ah[0];
    assign prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_c0 = prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ch[0];
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(26),
        .ax_clken("0"),
        .ax_width(24),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(50)
    ) prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_DSP0 (
        .clk(clock),
        .ena({ prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ena2, prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ena1, prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_a0),
        .ax(prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_c0),
        .resulta(prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(50), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_delay0 ( .xin(prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_s0), .xout(prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_q = $unsigned(prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_qq0[49:0]);

    // osig_uid1613_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1612)@28
    assign osig_uid1613_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_b = $signed(prodXY_uid1612_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_cma_q[49:24]);

    // fracYPostZ_uid1205_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1204)@21 + 1
    assign fracYPostZ_uid1205_i_div13_i305_i_const_lambda_2_3818_204_qi = redist232_fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_q_15_q | invY_uid1203_i_div13_i305_i_const_lambda_2_3818_204_bit_select_merged_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracYPostZ_uid1205_i_div13_i305_i_const_lambda_2_3818_204_delay ( .xin(fracYPostZ_uid1205_i_div13_i305_i_const_lambda_2_3818_204_qi), .xout(fracYPostZ_uid1205_i_div13_i305_i_const_lambda_2_3818_204_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist220_fracYPostZ_uid1205_i_div13_i305_i_const_lambda_2_3818_204_q_7(DELAY,3544)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist220_fracYPostZ_uid1205_i_div13_i305_i_const_lambda_2_3818_204_q_7 ( .xin(fracYPostZ_uid1205_i_div13_i305_i_const_lambda_2_3818_204_q), .xout(redist220_fracYPostZ_uid1205_i_div13_i305_i_const_lambda_2_3818_204_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // divValPreNormTrunc_uid1215_i_div13_i305_i_const_lambda_2_3818_204(MUX,1214)@28
    assign divValPreNormTrunc_uid1215_i_div13_i305_i_const_lambda_2_3818_204_s = redist220_fracYPostZ_uid1205_i_div13_i305_i_const_lambda_2_3818_204_q_7_q;
    always_comb 
    begin
        unique case (divValPreNormTrunc_uid1215_i_div13_i305_i_const_lambda_2_3818_204_s)
            1'b0 : divValPreNormTrunc_uid1215_i_div13_i305_i_const_lambda_2_3818_204_q = osig_uid1613_prodDivPreNormProd_uid1209_i_div13_i305_i_const_lambda_2_3818_204_b;
            1'b1 : divValPreNormTrunc_uid1215_i_div13_i305_i_const_lambda_2_3818_204_q = oFracXSE_mergedSignalTM_uid1212_i_div13_i305_i_const_lambda_2_3818_204_q;
            default : divValPreNormTrunc_uid1215_i_div13_i305_i_const_lambda_2_3818_204_q = 26'b0;
        endcase
    end

    // norm_uid1216_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1215)@28
    assign norm_uid1216_i_div13_i305_i_const_lambda_2_3818_204_b = divValPreNormTrunc_uid1215_i_div13_i305_i_const_lambda_2_3818_204_q[25:25];

    // rndOp_uid1224_i_div13_i305_i_const_lambda_2_3818_204(BITJOIN,1223)@28
    assign rndOp_uid1224_i_div13_i305_i_const_lambda_2_3818_204_q = {norm_uid1216_i_div13_i305_i_const_lambda_2_3818_204_b, cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q, VCC_q};

    // expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204(SUB,1195)@26 + 1
    assign expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204_a = $unsigned({1'b0, redist235_expX_uid1158_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_q});
    assign expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204_b = $unsigned({1'b0, redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204_o <= $unsigned($signed(expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204_a) - $signed(expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204_b));
        end
    end
    assign expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204_o[8:0]);

    // expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_rhsMSBs_select_bit_select_merged(BITSELECT,3284)@27
    assign expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_rhsMSBs_select_bit_select_merged_b = expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204_q[8:1];
    assign expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_rhsMSBs_select_bit_select_merged_c = expXmY_uid1196_i_div13_i305_i_const_lambda_2_3818_204_q[0:0];

    // expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_MSBs_sums(ADD,2866)@27 + 1
    assign expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_MSBs_sums_a = $unsigned({3'b000, expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_lhsMSBs_select_b_const_q});
    assign expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_MSBs_sums_b = $unsigned({{2{expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_rhsMSBs_select_bit_select_merged_b[7]}}, expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_rhsMSBs_select_bit_select_merged_b});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_MSBs_sums_o <= $unsigned($signed(expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_MSBs_sums_a) + $signed(expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_MSBs_sums_b));
        end
    end
    assign expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_MSBs_sums_q = $signed(expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_MSBs_sums_o[8:0]);

    // redist13_expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_rhsMSBs_select_bit_select_merged_c_1(DELAY,3337)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_rhsMSBs_select_bit_select_merged_c_1_q <= expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_rhsMSBs_select_bit_select_merged_c;
        end
    end

    // expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_split_join(BITJOIN,2867)@28
    assign expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_split_join_q = {expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_MSBs_sums_q, redist13_expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_rhsMSBs_select_bit_select_merged_c_1_q};

    // divValPreNormHigh_uid1217_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1216)@28
    assign divValPreNormHigh_uid1217_i_div13_i305_i_const_lambda_2_3818_204_in = divValPreNormTrunc_uid1215_i_div13_i305_i_const_lambda_2_3818_204_q[24:0];
    assign divValPreNormHigh_uid1217_i_div13_i305_i_const_lambda_2_3818_204_b = $signed(divValPreNormHigh_uid1217_i_div13_i305_i_const_lambda_2_3818_204_in[24:1]);

    // divValPreNormLow_uid1218_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1217)@28
    assign divValPreNormLow_uid1218_i_div13_i305_i_const_lambda_2_3818_204_in = divValPreNormTrunc_uid1215_i_div13_i305_i_const_lambda_2_3818_204_q[23:0];
    assign divValPreNormLow_uid1218_i_div13_i305_i_const_lambda_2_3818_204_b = $signed(divValPreNormLow_uid1218_i_div13_i305_i_const_lambda_2_3818_204_in[23:0]);

    // normFracRnd_uid1219_i_div13_i305_i_const_lambda_2_3818_204(MUX,1218)@28
    assign normFracRnd_uid1219_i_div13_i305_i_const_lambda_2_3818_204_s = norm_uid1216_i_div13_i305_i_const_lambda_2_3818_204_b;
    always_comb 
    begin
        unique case (normFracRnd_uid1219_i_div13_i305_i_const_lambda_2_3818_204_s)
            1'b0 : normFracRnd_uid1219_i_div13_i305_i_const_lambda_2_3818_204_q = divValPreNormLow_uid1218_i_div13_i305_i_const_lambda_2_3818_204_b;
            1'b1 : normFracRnd_uid1219_i_div13_i305_i_const_lambda_2_3818_204_q = divValPreNormHigh_uid1217_i_div13_i305_i_const_lambda_2_3818_204_b;
            default : normFracRnd_uid1219_i_div13_i305_i_const_lambda_2_3818_204_q = 24'b0;
        endcase
    end

    // expFracRnd_uid1220_i_div13_i305_i_const_lambda_2_3818_204(BITJOIN,1219)@28
    assign expFracRnd_uid1220_i_div13_i305_i_const_lambda_2_3818_204_q = {expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_split_join_q, normFracRnd_uid1219_i_div13_i305_i_const_lambda_2_3818_204_q};

    // expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204(ADD,1224)@28 + 1
    assign expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_a = $unsigned({{2{expFracRnd_uid1220_i_div13_i305_i_const_lambda_2_3818_204_q[33]}}, expFracRnd_uid1220_i_div13_i305_i_const_lambda_2_3818_204_q});
    assign expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_b = $unsigned({11'b00000000000, rndOp_uid1224_i_div13_i305_i_const_lambda_2_3818_204_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_o <= $unsigned($signed(expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_a) + $signed(expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_b));
        end
    end
    assign expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_o[34:0]);

    // excRPreExc_uid1228_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1227)@29
    assign excRPreExc_uid1228_i_div13_i305_i_const_lambda_2_3818_204_in = expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_q[31:0];
    assign excRPreExc_uid1228_i_div13_i305_i_const_lambda_2_3818_204_b = $signed(excRPreExc_uid1228_i_div13_i305_i_const_lambda_2_3818_204_in[31:24]);

    // redist217_excRPreExc_uid1228_i_div13_i305_i_const_lambda_2_3818_204_b_1(DELAY,3541)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist217_excRPreExc_uid1228_i_div13_i305_i_const_lambda_2_3818_204_b_1_q <= excRPreExc_uid1228_i_div13_i305_i_const_lambda_2_3818_204_b;
        end
    end

    // excXIYR_uid1242_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1241)@29
    assign excXIYR_uid1242_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(excI_x_uid1176_i_div13_i305_i_const_lambda_2_3818_204_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q);

    // excXIYZ_uid1241_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1240)@29
    assign excXIYZ_uid1241_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(excI_x_uid1176_i_div13_i305_i_const_lambda_2_3818_204_q & redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q);

    // expRExt_uid1229_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1228)@29
    assign expRExt_uid1229_i_div13_i305_i_const_lambda_2_3818_204_b = expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_q[34:24];

    // expOvf_uid1233_i_div13_i305_i_const_lambda_2_3818_204(COMPARE,1232)@29
    assign expOvf_uid1233_i_div13_i305_i_const_lambda_2_3818_204_a = $unsigned({{2{expRExt_uid1229_i_div13_i305_i_const_lambda_2_3818_204_b[10]}}, expRExt_uid1229_i_div13_i305_i_const_lambda_2_3818_204_b});
    assign expOvf_uid1233_i_div13_i305_i_const_lambda_2_3818_204_b = $unsigned({5'b00000, cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q});
    assign expOvf_uid1233_i_div13_i305_i_const_lambda_2_3818_204_o = $unsigned($signed(expOvf_uid1233_i_div13_i305_i_const_lambda_2_3818_204_a) - $signed(expOvf_uid1233_i_div13_i305_i_const_lambda_2_3818_204_b));
    assign expOvf_uid1233_i_div13_i305_i_const_lambda_2_3818_204_n[0] = ~ (expOvf_uid1233_i_div13_i305_i_const_lambda_2_3818_204_o[12]);

    // invExpXIsMax_uid1178_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1177)@29
    assign invExpXIsMax_uid1178_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(~ (redist230_expXIsMax_uid1173_i_div13_i305_i_const_lambda_2_3818_204_q_3_q));

    // InvExpXIsZero_uid1179_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1178)@29
    assign InvExpXIsZero_uid1179_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(~ (redist231_excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_q_3_q));

    // excR_x_uid1180_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1179)@29
    assign excR_x_uid1180_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(InvExpXIsZero_uid1179_i_div13_i305_i_const_lambda_2_3818_204_q & invExpXIsMax_uid1178_i_div13_i305_i_const_lambda_2_3818_204_q);

    // excXRYROvf_uid1240_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1239)@29
    assign excXRYROvf_uid1240_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(excR_x_uid1180_i_div13_i305_i_const_lambda_2_3818_204_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q & expOvf_uid1233_i_div13_i305_i_const_lambda_2_3818_204_n);

    // excXRYZ_uid1239_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1238)@29
    assign excXRYZ_uid1239_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(excR_x_uid1180_i_div13_i305_i_const_lambda_2_3818_204_q & redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q);

    // excRInf_uid1243_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1242)@29
    assign excRInf_uid1243_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(excXRYZ_uid1239_i_div13_i305_i_const_lambda_2_3818_204_q | excXRYROvf_uid1240_i_div13_i305_i_const_lambda_2_3818_204_q | excXIYZ_uid1241_i_div13_i305_i_const_lambda_2_3818_204_q | excXIYR_uid1242_i_div13_i305_i_const_lambda_2_3818_204_q);

    // xRegOrZero_uid1236_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1235)@29
    assign xRegOrZero_uid1236_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(excR_x_uid1180_i_div13_i305_i_const_lambda_2_3818_204_q | redist231_excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_q_3_q);

    // regOrZeroOverInf_uid1237_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1236)@29
    assign regOrZeroOverInf_uid1237_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(xRegOrZero_uid1236_i_div13_i305_i_const_lambda_2_3818_204_q & excI_y_uid1190_i_div13_i305_i_const_lambda_2_3818_204_q);

    // expUdf_uid1230_i_div13_i305_i_const_lambda_2_3818_204(COMPARE,1229)@29
    assign expUdf_uid1230_i_div13_i305_i_const_lambda_2_3818_204_a = $unsigned({12'b000000000000, GND_q});
    assign expUdf_uid1230_i_div13_i305_i_const_lambda_2_3818_204_b = $unsigned({{2{expRExt_uid1229_i_div13_i305_i_const_lambda_2_3818_204_b[10]}}, expRExt_uid1229_i_div13_i305_i_const_lambda_2_3818_204_b});
    assign expUdf_uid1230_i_div13_i305_i_const_lambda_2_3818_204_o = $unsigned($signed(expUdf_uid1230_i_div13_i305_i_const_lambda_2_3818_204_a) - $signed(expUdf_uid1230_i_div13_i305_i_const_lambda_2_3818_204_b));
    assign expUdf_uid1230_i_div13_i305_i_const_lambda_2_3818_204_n[0] = ~ (expUdf_uid1230_i_div13_i305_i_const_lambda_2_3818_204_o[12]);

    // regOverRegWithUf_uid1235_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1234)@29
    assign regOverRegWithUf_uid1235_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(expUdf_uid1230_i_div13_i305_i_const_lambda_2_3818_204_n & excR_x_uid1180_i_div13_i305_i_const_lambda_2_3818_204_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q);

    // zeroOverReg_uid1234_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1233)@29
    assign zeroOverReg_uid1234_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(redist231_excZ_x_uid1172_i_div13_i305_i_const_lambda_2_3818_204_q_3_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q);

    // excRZero_uid1238_i_div13_i305_i_const_lambda_2_3818_204(LOGICAL,1237)@29
    assign excRZero_uid1238_i_div13_i305_i_const_lambda_2_3818_204_q = $signed(zeroOverReg_uid1234_i_div13_i305_i_const_lambda_2_3818_204_q | regOverRegWithUf_uid1235_i_div13_i305_i_const_lambda_2_3818_204_q | regOrZeroOverInf_uid1237_i_div13_i305_i_const_lambda_2_3818_204_q);

    // concExc_uid1247_i_div13_i305_i_const_lambda_2_3818_204(BITJOIN,1246)@29
    assign concExc_uid1247_i_div13_i305_i_const_lambda_2_3818_204_q = {excRNaN_uid1246_i_div13_i305_i_const_lambda_2_3818_204_q, excRInf_uid1243_i_div13_i305_i_const_lambda_2_3818_204_q, excRZero_uid1238_i_div13_i305_i_const_lambda_2_3818_204_q};

    // excREnc_uid1248_i_div13_i305_i_const_lambda_2_3818_204(LOOKUP,1247)@29 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1247_i_div13_i305_i_const_lambda_2_3818_204_q)
                3'b000 : excREnc_uid1248_i_div13_i305_i_const_lambda_2_3818_204_q <= 2'b01;
                3'b001 : excREnc_uid1248_i_div13_i305_i_const_lambda_2_3818_204_q <= 2'b00;
                3'b010 : excREnc_uid1248_i_div13_i305_i_const_lambda_2_3818_204_q <= 2'b10;
                3'b011 : excREnc_uid1248_i_div13_i305_i_const_lambda_2_3818_204_q <= 2'b00;
                3'b100 : excREnc_uid1248_i_div13_i305_i_const_lambda_2_3818_204_q <= 2'b11;
                3'b101 : excREnc_uid1248_i_div13_i305_i_const_lambda_2_3818_204_q <= 2'b00;
                3'b110 : excREnc_uid1248_i_div13_i305_i_const_lambda_2_3818_204_q <= 2'b00;
                3'b111 : excREnc_uid1248_i_div13_i305_i_const_lambda_2_3818_204_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1248_i_div13_i305_i_const_lambda_2_3818_204_q <= 2'bxx;
                          end
            endcase
        end
    end

    // expRPostExc_uid1256_i_div13_i305_i_const_lambda_2_3818_204(MUX,1255)@30
    assign expRPostExc_uid1256_i_div13_i305_i_const_lambda_2_3818_204_s = excREnc_uid1248_i_div13_i305_i_const_lambda_2_3818_204_q;
    always_comb 
    begin
        unique case (expRPostExc_uid1256_i_div13_i305_i_const_lambda_2_3818_204_s)
            2'b00 : expRPostExc_uid1256_i_div13_i305_i_const_lambda_2_3818_204_q = i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q;
            2'b01 : expRPostExc_uid1256_i_div13_i305_i_const_lambda_2_3818_204_q = redist217_excRPreExc_uid1228_i_div13_i305_i_const_lambda_2_3818_204_b_1_q;
            2'b10 : expRPostExc_uid1256_i_div13_i305_i_const_lambda_2_3818_204_q = cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            2'b11 : expRPostExc_uid1256_i_div13_i305_i_const_lambda_2_3818_204_q = cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            default : expRPostExc_uid1256_i_div13_i305_i_const_lambda_2_3818_204_q = 8'b0;
        endcase
    end

    // fracRPreExc_uid1227_i_div13_i305_i_const_lambda_2_3818_204(BITSELECT,1226)@29
    assign fracRPreExc_uid1227_i_div13_i305_i_const_lambda_2_3818_204_in = expFracPostRnd_uid1225_i_div13_i305_i_const_lambda_2_3818_204_q[23:0];
    assign fracRPreExc_uid1227_i_div13_i305_i_const_lambda_2_3818_204_b = $signed(fracRPreExc_uid1227_i_div13_i305_i_const_lambda_2_3818_204_in[23:1]);

    // redist218_fracRPreExc_uid1227_i_div13_i305_i_const_lambda_2_3818_204_b_1(DELAY,3542)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist218_fracRPreExc_uid1227_i_div13_i305_i_const_lambda_2_3818_204_b_1_q <= fracRPreExc_uid1227_i_div13_i305_i_const_lambda_2_3818_204_b;
        end
    end

    // fracRPostExc_uid1252_i_div13_i305_i_const_lambda_2_3818_204(MUX,1251)@30
    assign fracRPostExc_uid1252_i_div13_i305_i_const_lambda_2_3818_204_s = excREnc_uid1248_i_div13_i305_i_const_lambda_2_3818_204_q;
    always_comb 
    begin
        unique case (fracRPostExc_uid1252_i_div13_i305_i_const_lambda_2_3818_204_s)
            2'b00 : fracRPostExc_uid1252_i_div13_i305_i_const_lambda_2_3818_204_q = cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            2'b01 : fracRPostExc_uid1252_i_div13_i305_i_const_lambda_2_3818_204_q = redist218_fracRPreExc_uid1227_i_div13_i305_i_const_lambda_2_3818_204_b_1_q;
            2'b10 : fracRPostExc_uid1252_i_div13_i305_i_const_lambda_2_3818_204_q = cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            2'b11 : fracRPostExc_uid1252_i_div13_i305_i_const_lambda_2_3818_204_q = oneFracRPostExc2_uid1097_i_conv25_i318_i_const_lambda_2_3818_220_q;
            default : fracRPostExc_uid1252_i_div13_i305_i_const_lambda_2_3818_204_q = 23'b0;
        endcase
    end

    // divR_uid1259_i_div13_i305_i_const_lambda_2_3818_204(BITJOIN,1258)@30
    assign divR_uid1259_i_div13_i305_i_const_lambda_2_3818_204_q = {sRPostExc_uid1258_i_div13_i305_i_const_lambda_2_3818_204_q, expRPostExc_uid1256_i_div13_i305_i_const_lambda_2_3818_204_q, fracRPostExc_uid1252_i_div13_i305_i_const_lambda_2_3818_204_q};

    // i_unnamed_const_lambda_2_3818_209_impl(FPCOLUMN,2611)@30 + 3
    assign i_unnamed_const_lambda_2_3818_209_impl_ay0 = divR_uid1259_i_div13_i305_i_const_lambda_2_3818_204_q;
    assign i_unnamed_const_lambda_2_3818_209_impl_az0 = divR_uid1259_i_div13_i305_i_const_lambda_2_3818_204_q;
    assign i_unnamed_const_lambda_2_3818_209_impl_reset0 = 1'b0;
    assign i_unnamed_const_lambda_2_3818_209_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_unnamed_const_lambda_2_3818_209_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_unnamed_const_lambda_2_3818_209_impl_ena0 }),
        .clr({ i_unnamed_const_lambda_2_3818_209_impl_reset0, i_unnamed_const_lambda_2_3818_209_impl_reset0 }),
        .fp32_mult_a(i_unnamed_const_lambda_2_3818_209_impl_ay0),
        .fp32_mult_b(i_unnamed_const_lambda_2_3818_209_impl_az0),
        .fp32_result(i_unnamed_const_lambda_2_3818_209_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist33_i_unnamed_const_lambda_2_3818_209_impl_q0_1(DELAY,3357)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist33_i_unnamed_const_lambda_2_3818_209_impl_q0_1_q <= i_unnamed_const_lambda_2_3818_209_impl_q0;
        end
    end

    // i_mul22_i315_i_const_lambda_2_3818_210_impl(FPCOLUMN,2562)@34 + 3
    assign i_mul22_i315_i_const_lambda_2_3818_210_impl_ay0 = c_float_0x401DA6CF40000000_3818_275_q_const_q;
    assign i_mul22_i315_i_const_lambda_2_3818_210_impl_az0 = redist33_i_unnamed_const_lambda_2_3818_209_impl_q0_1_q;
    assign i_mul22_i315_i_const_lambda_2_3818_210_impl_reset0 = 1'b0;
    assign i_mul22_i315_i_const_lambda_2_3818_210_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_mul22_i315_i_const_lambda_2_3818_210_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_mul22_i315_i_const_lambda_2_3818_210_impl_ena0 }),
        .clr({ i_mul22_i315_i_const_lambda_2_3818_210_impl_reset0, i_mul22_i315_i_const_lambda_2_3818_210_impl_reset0 }),
        .fp32_mult_a(i_mul22_i315_i_const_lambda_2_3818_210_impl_ay0),
        .fp32_mult_b(i_mul22_i315_i_const_lambda_2_3818_210_impl_az0),
        .fp32_result(i_mul22_i315_i_const_lambda_2_3818_210_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signX_uid999_i_conv23_i316_i_const_lambda_2_3818_211(BITSELECT,998)@37
    assign signX_uid999_i_conv23_i316_i_const_lambda_2_3818_211_b = i_mul22_i315_i_const_lambda_2_3818_210_impl_q0[31:31];

    // redist248_signX_uid999_i_conv23_i316_i_const_lambda_2_3818_211_b_2(DELAY,3572)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist248_signX_uid999_i_conv23_i316_i_const_lambda_2_3818_211_b_2_delay_0 <= $unsigned(signX_uid999_i_conv23_i316_i_const_lambda_2_3818_211_b);
            redist248_signX_uid999_i_conv23_i316_i_const_lambda_2_3818_211_b_2_q <= $signed(redist248_signX_uid999_i_conv23_i316_i_const_lambda_2_3818_211_b_2_delay_0);
        end
    end

    // exp_x_uid965_i_conv23_i316_i_const_lambda_2_3818_211(BITSELECT,964)@37
    assign exp_x_uid965_i_conv23_i316_i_const_lambda_2_3818_211_b = $signed(i_mul22_i315_i_const_lambda_2_3818_210_impl_q0[30:23]);

    // expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_rhsMSBs_select_bit_select_merged(BITSELECT,3282)@37
    assign expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_rhsMSBs_select_bit_select_merged_b = $signed(exp_x_uid965_i_conv23_i316_i_const_lambda_2_3818_211_b[7:7]);
    assign expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_rhsMSBs_select_bit_select_merged_c = $signed(exp_x_uid965_i_conv23_i316_i_const_lambda_2_3818_211_b[6:0]);

    // expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_MSBs_sums(ADD,2856)@37 + 1
    assign expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_MSBs_sums_a = $unsigned({{2{expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_lhsMSBs_select_b_const_q[4]}}, expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_lhsMSBs_select_b_const_q});
    assign expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_MSBs_sums_b = $unsigned({6'b000000, expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_rhsMSBs_select_bit_select_merged_b});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_MSBs_sums_o <= $unsigned($signed(expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_MSBs_sums_a) + $signed(expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_MSBs_sums_b));
        end
    end
    assign expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_MSBs_sums_q = $signed(expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_MSBs_sums_o[5:0]);

    // redist15_expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_rhsMSBs_select_bit_select_merged_c_1(DELAY,3339)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist15_expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_rhsMSBs_select_bit_select_merged_c_1_q <= expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_rhsMSBs_select_bit_select_merged_c;
        end
    end

    // expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_split_join(BITJOIN,2857)@38
    assign expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_split_join_q = {expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_MSBs_sums_q, redist15_expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_rhsMSBs_select_bit_select_merged_c_1_q};

    // expR_uid981_i_conv23_i316_i_const_lambda_2_3818_211(BITSELECT,980)@38
    assign expR_uid981_i_conv23_i316_i_const_lambda_2_3818_211_in = expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_split_join_q[10:0];
    assign expR_uid981_i_conv23_i316_i_const_lambda_2_3818_211_b = $signed(expR_uid981_i_conv23_i316_i_const_lambda_2_3818_211_in[10:0]);

    // redist249_expR_uid981_i_conv23_i316_i_const_lambda_2_3818_211_b_1(DELAY,3573)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist249_expR_uid981_i_conv23_i316_i_const_lambda_2_3818_211_b_1_q <= expR_uid981_i_conv23_i316_i_const_lambda_2_3818_211_b;
        end
    end

    // frac_x_uid966_i_conv23_i316_i_const_lambda_2_3818_211(BITSELECT,965)@37
    assign frac_x_uid966_i_conv23_i316_i_const_lambda_2_3818_211_b = $signed(i_mul22_i315_i_const_lambda_2_3818_210_impl_q0[22:0]);

    // redist250_frac_x_uid966_i_conv23_i316_i_const_lambda_2_3818_211_b_1(DELAY,3574)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist250_frac_x_uid966_i_conv23_i316_i_const_lambda_2_3818_211_b_1_q <= frac_x_uid966_i_conv23_i316_i_const_lambda_2_3818_211_b;
        end
    end

    // fracXIsZero_uid969_i_conv23_i316_i_const_lambda_2_3818_211(LOGICAL,968)@38
    assign fracXIsZero_uid969_i_conv23_i316_i_const_lambda_2_3818_211_q = cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q == redist250_frac_x_uid966_i_conv23_i316_i_const_lambda_2_3818_211_b_1_q ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid970_i_conv23_i316_i_const_lambda_2_3818_211(LOGICAL,969)@38
    assign fracXIsNotZero_uid970_i_conv23_i316_i_const_lambda_2_3818_211_q = $signed(~ (fracXIsZero_uid969_i_conv23_i316_i_const_lambda_2_3818_211_q));

    // expXIsMax_uid968_i_conv23_i316_i_const_lambda_2_3818_211(LOGICAL,967)@37 + 1
    assign expXIsMax_uid968_i_conv23_i316_i_const_lambda_2_3818_211_qi = $unsigned(exp_x_uid965_i_conv23_i316_i_const_lambda_2_3818_211_b == cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid968_i_conv23_i316_i_const_lambda_2_3818_211_delay ( .xin(expXIsMax_uid968_i_conv23_i316_i_const_lambda_2_3818_211_qi), .xout(expXIsMax_uid968_i_conv23_i316_i_const_lambda_2_3818_211_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excN_x_uid972_i_conv23_i316_i_const_lambda_2_3818_211(LOGICAL,971)@38
    assign excN_x_uid972_i_conv23_i316_i_const_lambda_2_3818_211_q = $signed(expXIsMax_uid968_i_conv23_i316_i_const_lambda_2_3818_211_q & fracXIsNotZero_uid970_i_conv23_i316_i_const_lambda_2_3818_211_q);

    // expOvf_uid984_i_conv23_i316_i_const_lambda_2_3818_211(COMPARE,983)@38
    assign expOvf_uid984_i_conv23_i316_i_const_lambda_2_3818_211_a = $unsigned({{2{expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_split_join_q[12]}}, expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_split_join_q});
    assign expOvf_uid984_i_conv23_i316_i_const_lambda_2_3818_211_b = $unsigned({4'b0000, expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q});
    assign expOvf_uid984_i_conv23_i316_i_const_lambda_2_3818_211_o = $unsigned($signed(expOvf_uid984_i_conv23_i316_i_const_lambda_2_3818_211_a) - $signed(expOvf_uid984_i_conv23_i316_i_const_lambda_2_3818_211_b));
    assign expOvf_uid984_i_conv23_i316_i_const_lambda_2_3818_211_n[0] = ~ (expOvf_uid984_i_conv23_i316_i_const_lambda_2_3818_211_o[14]);

    // invExpXIsMax_uid973_i_conv23_i316_i_const_lambda_2_3818_211(LOGICAL,972)@38
    assign invExpXIsMax_uid973_i_conv23_i316_i_const_lambda_2_3818_211_q = $signed(~ (expXIsMax_uid968_i_conv23_i316_i_const_lambda_2_3818_211_q));

    // excZ_x_uid967_i_conv23_i316_i_const_lambda_2_3818_211(LOGICAL,966)@37 + 1
    assign excZ_x_uid967_i_conv23_i316_i_const_lambda_2_3818_211_qi = $unsigned(exp_x_uid965_i_conv23_i316_i_const_lambda_2_3818_211_b == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_x_uid967_i_conv23_i316_i_const_lambda_2_3818_211_delay ( .xin(excZ_x_uid967_i_conv23_i316_i_const_lambda_2_3818_211_qi), .xout(excZ_x_uid967_i_conv23_i316_i_const_lambda_2_3818_211_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // InvExpXIsZero_uid974_i_conv23_i316_i_const_lambda_2_3818_211(LOGICAL,973)@38
    assign InvExpXIsZero_uid974_i_conv23_i316_i_const_lambda_2_3818_211_q = $signed(~ (excZ_x_uid967_i_conv23_i316_i_const_lambda_2_3818_211_q));

    // excR_x_uid975_i_conv23_i316_i_const_lambda_2_3818_211(LOGICAL,974)@38
    assign excR_x_uid975_i_conv23_i316_i_const_lambda_2_3818_211_q = $signed(InvExpXIsZero_uid974_i_conv23_i316_i_const_lambda_2_3818_211_q & invExpXIsMax_uid973_i_conv23_i316_i_const_lambda_2_3818_211_q);

    // inRegAndOvf_uid987_i_conv23_i316_i_const_lambda_2_3818_211(LOGICAL,986)@38
    assign inRegAndOvf_uid987_i_conv23_i316_i_const_lambda_2_3818_211_q = $signed(excR_x_uid975_i_conv23_i316_i_const_lambda_2_3818_211_q & expOvf_uid984_i_conv23_i316_i_const_lambda_2_3818_211_n);

    // excI_x_uid971_i_conv23_i316_i_const_lambda_2_3818_211(LOGICAL,970)@38
    assign excI_x_uid971_i_conv23_i316_i_const_lambda_2_3818_211_q = $signed(expXIsMax_uid968_i_conv23_i316_i_const_lambda_2_3818_211_q & fracXIsZero_uid969_i_conv23_i316_i_const_lambda_2_3818_211_q);

    // excRInf_uid988_i_conv23_i316_i_const_lambda_2_3818_211(LOGICAL,987)@38
    assign excRInf_uid988_i_conv23_i316_i_const_lambda_2_3818_211_q = $signed(excI_x_uid971_i_conv23_i316_i_const_lambda_2_3818_211_q | inRegAndOvf_uid987_i_conv23_i316_i_const_lambda_2_3818_211_q);

    // expUdf_uid982_i_conv23_i316_i_const_lambda_2_3818_211(COMPARE,981)@38
    assign expUdf_uid982_i_conv23_i316_i_const_lambda_2_3818_211_a = $unsigned({14'b00000000000000, GND_q});
    assign expUdf_uid982_i_conv23_i316_i_const_lambda_2_3818_211_b = $unsigned({{2{expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_split_join_q[12]}}, expRExt_uid980_i_conv23_i316_i_const_lambda_2_3818_211_split_join_q});
    assign expUdf_uid982_i_conv23_i316_i_const_lambda_2_3818_211_o = $unsigned($signed(expUdf_uid982_i_conv23_i316_i_const_lambda_2_3818_211_a) - $signed(expUdf_uid982_i_conv23_i316_i_const_lambda_2_3818_211_b));
    assign expUdf_uid982_i_conv23_i316_i_const_lambda_2_3818_211_n[0] = ~ (expUdf_uid982_i_conv23_i316_i_const_lambda_2_3818_211_o[14]);

    // inRegAndUdf_uid985_i_conv23_i316_i_const_lambda_2_3818_211(LOGICAL,984)@38
    assign inRegAndUdf_uid985_i_conv23_i316_i_const_lambda_2_3818_211_q = $signed(excR_x_uid975_i_conv23_i316_i_const_lambda_2_3818_211_q & expUdf_uid982_i_conv23_i316_i_const_lambda_2_3818_211_n);

    // excRZero_uid986_i_conv23_i316_i_const_lambda_2_3818_211(LOGICAL,985)@38
    assign excRZero_uid986_i_conv23_i316_i_const_lambda_2_3818_211_q = $signed(excZ_x_uid967_i_conv23_i316_i_const_lambda_2_3818_211_q | inRegAndUdf_uid985_i_conv23_i316_i_const_lambda_2_3818_211_q);

    // concExc_uid989_i_conv23_i316_i_const_lambda_2_3818_211(BITJOIN,988)@38
    assign concExc_uid989_i_conv23_i316_i_const_lambda_2_3818_211_q = {excN_x_uid972_i_conv23_i316_i_const_lambda_2_3818_211_q, excRInf_uid988_i_conv23_i316_i_const_lambda_2_3818_211_q, excRZero_uid986_i_conv23_i316_i_const_lambda_2_3818_211_q};

    // excREnc_uid990_i_conv23_i316_i_const_lambda_2_3818_211(LOOKUP,989)@38 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid989_i_conv23_i316_i_const_lambda_2_3818_211_q)
                3'b000 : excREnc_uid990_i_conv23_i316_i_const_lambda_2_3818_211_q <= 2'b01;
                3'b001 : excREnc_uid990_i_conv23_i316_i_const_lambda_2_3818_211_q <= 2'b00;
                3'b010 : excREnc_uid990_i_conv23_i316_i_const_lambda_2_3818_211_q <= 2'b10;
                3'b011 : excREnc_uid990_i_conv23_i316_i_const_lambda_2_3818_211_q <= 2'b00;
                3'b100 : excREnc_uid990_i_conv23_i316_i_const_lambda_2_3818_211_q <= 2'b11;
                3'b101 : excREnc_uid990_i_conv23_i316_i_const_lambda_2_3818_211_q <= 2'b00;
                3'b110 : excREnc_uid990_i_conv23_i316_i_const_lambda_2_3818_211_q <= 2'b00;
                3'b111 : excREnc_uid990_i_conv23_i316_i_const_lambda_2_3818_211_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid990_i_conv23_i316_i_const_lambda_2_3818_211_q <= 2'bxx;
                          end
            endcase
        end
    end

    // expRPostExc_uid998_i_conv23_i316_i_const_lambda_2_3818_211(MUX,997)@39
    assign expRPostExc_uid998_i_conv23_i316_i_const_lambda_2_3818_211_s = excREnc_uid990_i_conv23_i316_i_const_lambda_2_3818_211_q;
    always_comb 
    begin
        unique case (expRPostExc_uid998_i_conv23_i316_i_const_lambda_2_3818_211_s)
            2'b00 : expRPostExc_uid998_i_conv23_i316_i_const_lambda_2_3818_211_q = i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q;
            2'b01 : expRPostExc_uid998_i_conv23_i316_i_const_lambda_2_3818_211_q = redist249_expR_uid981_i_conv23_i316_i_const_lambda_2_3818_211_b_1_q;
            2'b10 : expRPostExc_uid998_i_conv23_i316_i_const_lambda_2_3818_211_q = expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q;
            2'b11 : expRPostExc_uid998_i_conv23_i316_i_const_lambda_2_3818_211_q = expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q;
            default : expRPostExc_uid998_i_conv23_i316_i_const_lambda_2_3818_211_q = 11'b0;
        endcase
    end

    // redist251_frac_x_uid966_i_conv23_i316_i_const_lambda_2_3818_211_b_2(DELAY,3575)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist251_frac_x_uid966_i_conv23_i316_i_const_lambda_2_3818_211_b_2_q <= redist250_frac_x_uid966_i_conv23_i316_i_const_lambda_2_3818_211_b_1_q;
        end
    end

    // fracR_uid979_i_conv23_i316_i_const_lambda_2_3818_211(BITJOIN,978)@39
    assign fracR_uid979_i_conv23_i316_i_const_lambda_2_3818_211_q = {redist251_frac_x_uid966_i_conv23_i316_i_const_lambda_2_3818_211_b_2_q, i_and147_i_const_lambda_2_3818_69_vt_const_31_q};

    // fracRPostExc_uid994_i_conv23_i316_i_const_lambda_2_3818_211(MUX,993)@39
    assign fracRPostExc_uid994_i_conv23_i316_i_const_lambda_2_3818_211_s = excREnc_uid990_i_conv23_i316_i_const_lambda_2_3818_211_q;
    always_comb 
    begin
        unique case (fracRPostExc_uid994_i_conv23_i316_i_const_lambda_2_3818_211_s)
            2'b00 : fracRPostExc_uid994_i_conv23_i316_i_const_lambda_2_3818_211_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            2'b01 : fracRPostExc_uid994_i_conv23_i316_i_const_lambda_2_3818_211_q = fracR_uid979_i_conv23_i316_i_const_lambda_2_3818_211_q;
            2'b10 : fracRPostExc_uid994_i_conv23_i316_i_const_lambda_2_3818_211_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            2'b11 : fracRPostExc_uid994_i_conv23_i316_i_const_lambda_2_3818_211_q = oneFracRPostExc2_uid891_i_conv19_i312_i_const_lambda_2_3818_208_q;
            default : fracRPostExc_uid994_i_conv23_i316_i_const_lambda_2_3818_211_q = 52'b0;
        endcase
    end

    // fpRes_uid1000_i_conv23_i316_i_const_lambda_2_3818_211(BITJOIN,999)@39
    assign fpRes_uid1000_i_conv23_i316_i_const_lambda_2_3818_211_q = {redist248_signX_uid999_i_conv23_i316_i_const_lambda_2_3818_211_b_2_q, expRPostExc_uid998_i_conv23_i316_i_const_lambda_2_3818_211_q, fracRPostExc_uid994_i_conv23_i316_i_const_lambda_2_3818_211_q};

    // sx_uid1002_i_conv23_i316_i_neg_const_lambda_2_3818_212(BITSELECT,1001)@39
    assign sx_uid1002_i_conv23_i316_i_neg_const_lambda_2_3818_212_b = fpRes_uid1000_i_conv23_i316_i_const_lambda_2_3818_211_q[63:63];

    // invSX_uid1008_i_conv23_i316_i_neg_const_lambda_2_3818_212(LOGICAL,1007)@39
    assign invSX_uid1008_i_conv23_i316_i_neg_const_lambda_2_3818_212_q = $signed(~ (sx_uid1002_i_conv23_i316_i_neg_const_lambda_2_3818_212_b));

    // expX_uid1004_i_conv23_i316_i_neg_const_lambda_2_3818_212(BITSELECT,1003)@39
    assign expX_uid1004_i_conv23_i316_i_neg_const_lambda_2_3818_212_b = $signed(fpRes_uid1000_i_conv23_i316_i_const_lambda_2_3818_211_q[62:52]);

    // fracX_uid1003_i_conv23_i316_i_neg_const_lambda_2_3818_212(BITSELECT,1002)@39
    assign fracX_uid1003_i_conv23_i316_i_neg_const_lambda_2_3818_212_b = $signed(fpRes_uid1000_i_conv23_i316_i_const_lambda_2_3818_211_q[51:0]);

    // expFracX_uid1005_i_conv23_i316_i_neg_const_lambda_2_3818_212(BITJOIN,1004)@39
    assign expFracX_uid1005_i_conv23_i316_i_neg_const_lambda_2_3818_212_q = {expX_uid1004_i_conv23_i316_i_neg_const_lambda_2_3818_212_b, fracX_uid1003_i_conv23_i316_i_neg_const_lambda_2_3818_212_b};

    // negResult_uid1009_i_conv23_i316_i_neg_const_lambda_2_3818_212(BITJOIN,1008)@39
    assign negResult_uid1009_i_conv23_i316_i_neg_const_lambda_2_3818_212_q = {invSX_uid1008_i_conv23_i316_i_neg_const_lambda_2_3818_212_q, expFracX_uid1005_i_conv23_i316_i_neg_const_lambda_2_3818_212_q};

    // redist247_negResult_uid1009_i_conv23_i316_i_neg_const_lambda_2_3818_212_q_1(DELAY,3571)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist247_negResult_uid1009_i_conv23_i316_i_neg_const_lambda_2_3818_212_q_1_q <= negResult_uid1009_i_conv23_i316_i_neg_const_lambda_2_3818_212_q;
        end
    end

    // expFracX_uid1699_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1698)@39
    assign expFracX_uid1699_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(negResult_uid1009_i_conv23_i316_i_neg_const_lambda_2_3818_212_q[62:0]);

    // xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(COMPARE,1700)@39 + 1
    assign xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a = {2'b00, expFracX_uid1699_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b};
    assign xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = {2'b00, expFracY_uid1700_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o <= $unsigned(xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a) - $unsigned(xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b);
        end
    end
    assign xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_n[0] = ~ (xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o[64]);

    // bSig_uid1710_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,1709)@40
    assign bSig_uid1710_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_n;
    always_comb 
    begin
        unique case (bSig_uid1710_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
            1'b0 : bSig_uid1710_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = redist247_negResult_uid1009_i_conv23_i316_i_neg_const_lambda_2_3818_212_q_1_q;
            1'b1 : bSig_uid1710_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = ypn_uid1705_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            default : bSig_uid1710_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 64'b0;
        endcase
    end

    // frac_bSig_uid1729_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1728)@40
    assign frac_bSig_uid1729_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = bSig_uid1710_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[51:0];
    assign frac_bSig_uid1729_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(frac_bSig_uid1729_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[51:0]);

    // redist167_frac_bSig_uid1729_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1(DELAY,3491)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist167_frac_bSig_uid1729_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q <= frac_bSig_uid1729_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
        end
    end

    // fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1731)@41 + 1
    assign fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi = $unsigned(i_and1_i4_const_lambda_2_3818_172_vt_const_51_q == redist167_frac_bSig_uid1729_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_delay ( .xin(fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi), .xout(fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5(DELAY,3488)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_0 <= $unsigned(fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);
            redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_1 <= redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_0;
            redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_2 <= redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_1;
            redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_q <= $signed(redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_2);
        end
    end

    // fracXIsNotZero_uid1733_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1732)@46
    assign fracXIsNotZero_uid1733_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(~ (redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_q));

    // exp_bSig_uid1728_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1727)@40
    assign exp_bSig_uid1728_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = bSig_uid1710_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[62:0];
    assign exp_bSig_uid1728_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(exp_bSig_uid1728_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[62:52]);

    // expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1730)@40 + 1
    assign expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi = $unsigned(exp_bSig_uid1728_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b == expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_delay ( .xin(expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi), .xout(expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6(DELAY,3489)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_0 <= $unsigned(expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);
            redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_1 <= redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_0;
            redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_2 <= redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_1;
            redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_3 <= redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_2;
            redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q <= $signed(redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_3);
        end
    end

    // excN_bSig_uid1735_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1734)@46 + 1
    assign excN_bSig_uid1735_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi = redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q & fracXIsNotZero_uid1733_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excN_bSig_uid1735_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_delay ( .xin(excN_bSig_uid1735_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi), .xout(excN_bSig_uid1735_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // aSig_uid1709_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,1708)@40
    assign aSig_uid1709_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = xGTEy_uid1701_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_n;
    always_comb 
    begin
        unique case (aSig_uid1709_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
            1'b0 : aSig_uid1709_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = ypn_uid1705_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            1'b1 : aSig_uid1709_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = redist247_negResult_uid1009_i_conv23_i316_i_neg_const_lambda_2_3818_212_q_1_q;
            default : aSig_uid1709_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 64'b0;
        endcase
    end

    // frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1714)@40
    assign frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = aSig_uid1709_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[51:0];
    assign frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[51:0]);

    // redist170_frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3(DELAY,3494)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist170_frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_delay_0 <= $unsigned(frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b);
            redist170_frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_delay_1 <= redist170_frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_delay_0;
            redist170_frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_q <= $signed(redist170_frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_delay_1);
        end
    end

    // fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1717)@43 + 1
    assign fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi = $unsigned(i_and1_i4_const_lambda_2_3818_172_vt_const_51_q == redist170_frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_delay ( .xin(fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi), .xout(fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist169_fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_3(DELAY,3493)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist169_fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_3_delay_0 <= $unsigned(fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);
            redist169_fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_3_q <= $signed(redist169_fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_3_delay_0);
        end
    end

    // fracXIsNotZero_uid1719_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1718)@46
    assign fracXIsNotZero_uid1719_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(~ (redist169_fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_3_q));

    // redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_rdcnt(ADD,3634)
    assign redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_rdcnt_a = {1'b0, redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_wraddr_q};
    assign redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_rdcnt_b = {1'b0, two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_rdcnt_o <= $unsigned(redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_rdcnt_a) + $unsigned(redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_rdcnt_b);
        end
    end
    assign redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_rdcnt_q = redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_rdcnt_o[2:0];

    // exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1713)@40
    assign exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = aSig_uid1709_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[62:0];
    assign exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[62:52]);

    // redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_wraddr(COUNTER,3632)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_wraddr_i <= $unsigned(redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_wraddr_q = $signed(redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_wraddr_i[1:0]);

    // redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem(DUALMEM,3631)
    assign redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_ia = $unsigned(exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b);
    assign redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_aa = redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_wraddr_q;
    assign redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_ab = redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(11),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(11),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_aa),
        .data_a(redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_ab),
        .q_b(redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_q = $signed(redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_iq[10:0]);

    // expXIsMax_uid1717_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1716)@45 + 1
    assign expXIsMax_uid1717_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi = $unsigned(redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_q == expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid1717_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_delay ( .xin(expXIsMax_uid1717_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi), .xout(expXIsMax_uid1717_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excN_aSig_uid1721_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1720)@46 + 1
    assign excN_aSig_uid1721_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi = expXIsMax_uid1717_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q & fracXIsNotZero_uid1719_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excN_aSig_uid1721_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_delay ( .xin(excN_aSig_uid1721_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi), .xout(excN_aSig_uid1721_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excRNaN2_uid1791_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1790)@47
    assign excRNaN2_uid1791_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(excN_aSig_uid1721_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q | excN_bSig_uid1735_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);

    // sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1743)@40
    assign sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = bSig_uid1710_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[63:63];

    // redist158_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1(DELAY,3482)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist158_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q <= sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
        end
    end

    // sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1742)@40
    assign sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = aSig_uid1709_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[63:63];

    // redist160_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1(DELAY,3484)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist160_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q <= sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
        end
    end

    // effSub_uid1745_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1744)@41
    assign effSub_uid1745_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(redist160_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q ^ redist158_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q);

    // redist157_effSub_uid1745_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6(DELAY,3481)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist157_effSub_uid1745_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6 ( .xin(effSub_uid1745_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q), .xout(redist157_effSub_uid1745_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excI_bSig_uid1734_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1733)@46
    assign excI_bSig_uid1734_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q & redist164_fracXIsZero_uid1732_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_q);

    // redist163_excI_bSig_uid1734_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1(DELAY,3487)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist163_excI_bSig_uid1734_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q <= excI_bSig_uid1734_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
        end
    end

    // excI_aSig_uid1720_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1719)@46
    assign excI_aSig_uid1720_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(expXIsMax_uid1717_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q & redist169_fracXIsZero_uid1718_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_3_q);

    // redist168_excI_aSig_uid1720_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1(DELAY,3492)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist168_excI_aSig_uid1720_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q <= excI_aSig_uid1720_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
        end
    end

    // excAIBISub_uid1792_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1791)@47
    assign excAIBISub_uid1792_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(redist168_excI_aSig_uid1720_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q & redist163_excI_bSig_uid1734_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q & redist157_effSub_uid1745_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q);

    // excRNaN_uid1793_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1792)@47
    assign excRNaN_uid1793_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(excAIBISub_uid1792_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q | excRNaN2_uid1791_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);

    // oFracA_uid1757_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,1756)@43
    assign oFracA_uid1757_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {VCC_q, redist170_frac_aSig_uid1715_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_q};

    // oFracAE_uid1758_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,1757)@43
    assign oFracAE_uid1758_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {GND_q, oFracA_uid1757_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, GND_q, GND_q};

    // fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_lhsMSBs_select(BITSELECT,2937)@43
    assign fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_lhsMSBs_select_b = oFracAE_uid1758_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[55:2];

    // fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_MSBs_sums(ADD,2938)@43
    assign fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_MSBs_sums_a = $unsigned({{1{fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_lhsMSBs_select_b[53]}}, fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_lhsMSBs_select_b});
    assign fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_MSBs_sums_b = $unsigned({{1{fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_b[53]}}, fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_b});
    assign fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_MSBs_sums_o = $unsigned($signed(fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_MSBs_sums_a) + $signed(fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_MSBs_sums_b));
    assign fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_MSBs_sums_q = $signed(fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_MSBs_sums_o[54:0]);

    // excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1729)@40 + 1
    assign excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi = $unsigned(exp_bSig_uid1728_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b == i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_delay ( .xin(excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi), .xout(excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1736)@41
    assign InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(~ (excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q));

    // fracBz_uid1749_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,1748)@41
    assign fracBz_uid1749_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    always_comb 
    begin
        unique case (fracBz_uid1749_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
            1'b0 : fracBz_uid1749_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = redist167_frac_bSig_uid1729_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
            1'b1 : fracBz_uid1749_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            default : fracBz_uid1749_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 52'b0;
        endcase
    end

    // oFracB_uid1752_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,1751)@41
    assign oFracB_uid1752_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, fracBz_uid1749_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // oFracBR_uid1760_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,1759)@41
    assign oFracBR_uid1760_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {GND_q, oFracB_uid1752_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, GND_q, GND_q};

    // oFracBREX_uid1761_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1760)@41
    assign oFracBREX_uid1761_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $unsigned({{55{effSub_uid1745_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[0]}}, effSub_uid1745_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q});
    assign oFracBREX_uid1761_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(oFracBR_uid1760_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q ^ oFracBREX_uid1761_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b);

    // oFracBREXC2_uid1762_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(ADD,1761)@41
    assign oFracBREXC2_uid1762_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a = {1'b0, oFracBREX_uid1761_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};
    assign oFracBREXC2_uid1762_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = {56'b00000000000000000000000000000000000000000000000000000000, effSub_uid1745_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};
    assign oFracBREXC2_uid1762_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o = $unsigned(oFracBREXC2_uid1762_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a) + $unsigned(oFracBREXC2_uid1762_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b);
    assign oFracBREXC2_uid1762_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(oFracBREXC2_uid1762_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o[56:0]);

    // oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1762)@41
    assign oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = $unsigned(oFracBREXC2_uid1762_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[55:0]);
    assign oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[55:0];

    // redist156_oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1(DELAY,3480)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist156_oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q <= oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
        end
    end

    // xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2895)@42
    assign xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = redist156_oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q[55:55];

    // shiftOutConstant_to56_uid2932(BITSELECT,2931)@42
    assign shiftOutConstant_to56_uid2932_in = $unsigned({{55{xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b[0]}}, xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b});
    assign shiftOutConstant_to56_uid2932_b = shiftOutConstant_to56_uid2932_in[55:0];

    // seMsb_to48_uid2927(BITSELECT,2926)@42
    assign seMsb_to48_uid2927_in = $unsigned({{47{xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b[0]}}, xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b});
    assign seMsb_to48_uid2927_b = seMsb_to48_uid2927_in[47:0];

    // rightShiftStage2Idx3Rng48_uid2928_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2927)@42
    assign rightShiftStage2Idx3Rng48_uid2928_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[55:48];

    // rightShiftStage2Idx3_uid2929_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2928)@42
    assign rightShiftStage2Idx3_uid2929_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {seMsb_to48_uid2927_b, rightShiftStage2Idx3Rng48_uid2928_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b};

    // seMsb_to32_uid2924(BITSELECT,2923)@42
    assign seMsb_to32_uid2924_in = $unsigned({{31{xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b[0]}}, xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b});
    assign seMsb_to32_uid2924_b = seMsb_to32_uid2924_in[31:0];

    // rightShiftStage2Idx2Rng32_uid2925_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2924)@42
    assign rightShiftStage2Idx2Rng32_uid2925_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[55:32];

    // rightShiftStage2Idx2_uid2926_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2925)@42
    assign rightShiftStage2Idx2_uid2926_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {seMsb_to32_uid2924_b, rightShiftStage2Idx2Rng32_uid2925_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b};

    // seMsb_to16_uid2921(BITSELECT,2920)@42
    assign seMsb_to16_uid2921_in = $unsigned({{15{xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b[0]}}, xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b});
    assign seMsb_to16_uid2921_b = seMsb_to16_uid2921_in[15:0];

    // rightShiftStage2Idx1Rng16_uid2922_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2921)@42
    assign rightShiftStage2Idx1Rng16_uid2922_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[55:16];

    // rightShiftStage2Idx1_uid2923_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2922)@42
    assign rightShiftStage2Idx1_uid2923_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {seMsb_to16_uid2921_b, rightShiftStage2Idx1Rng16_uid2922_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b};

    // seMsb_to12_uid2916(BITSELECT,2915)@42
    assign seMsb_to12_uid2916_in = $unsigned({{11{xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b[0]}}, xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b});
    assign seMsb_to12_uid2916_b = seMsb_to12_uid2916_in[11:0];

    // rightShiftStage1Idx3Rng12_uid2917_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2916)@42
    assign rightShiftStage1Idx3Rng12_uid2917_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[55:12];

    // rightShiftStage1Idx3_uid2918_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2917)@42
    assign rightShiftStage1Idx3_uid2918_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {seMsb_to12_uid2916_b, rightShiftStage1Idx3Rng12_uid2917_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b};

    // seMsb_to8_uid2913(BITSELECT,2912)@42
    assign seMsb_to8_uid2913_in = $unsigned({{7{xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b[0]}}, xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b});
    assign seMsb_to8_uid2913_b = seMsb_to8_uid2913_in[7:0];

    // rightShiftStage1Idx2Rng8_uid2914_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2913)@42
    assign rightShiftStage1Idx2Rng8_uid2914_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[55:8];

    // rightShiftStage1Idx2_uid2915_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2914)@42
    assign rightShiftStage1Idx2_uid2915_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {seMsb_to8_uid2913_b, rightShiftStage1Idx2Rng8_uid2914_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b};

    // seMsb_to4_uid2910(BITSELECT,2909)@42
    assign seMsb_to4_uid2910_in = $unsigned({{3{xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b[0]}}, xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b});
    assign seMsb_to4_uid2910_b = seMsb_to4_uid2910_in[3:0];

    // rightShiftStage1Idx1Rng4_uid2911_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2910)@42
    assign rightShiftStage1Idx1Rng4_uid2911_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[55:4];

    // rightShiftStage1Idx1_uid2912_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2911)@42
    assign rightShiftStage1Idx1_uid2912_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {seMsb_to4_uid2910_b, rightShiftStage1Idx1Rng4_uid2911_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b};

    // seMsb_to3_uid2905(BITSELECT,2904)@42
    assign seMsb_to3_uid2905_in = $unsigned({{2{xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b[0]}}, xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b});
    assign seMsb_to3_uid2905_b = seMsb_to3_uid2905_in[2:0];

    // rightShiftStage0Idx3Rng3_uid2906_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2905)@42
    assign rightShiftStage0Idx3Rng3_uid2906_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = redist156_oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q[55:3];

    // rightShiftStage0Idx3_uid2907_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2906)@42
    assign rightShiftStage0Idx3_uid2907_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {seMsb_to3_uid2905_b, rightShiftStage0Idx3Rng3_uid2906_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b};

    // seMsb_to2_uid2902(BITSELECT,2901)@42
    assign seMsb_to2_uid2902_in = $unsigned({{1{xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b[0]}}, xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b});
    assign seMsb_to2_uid2902_b = seMsb_to2_uid2902_in[1:0];

    // rightShiftStage0Idx2Rng2_uid2903_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2902)@42
    assign rightShiftStage0Idx2Rng2_uid2903_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = redist156_oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q[55:2];

    // rightShiftStage0Idx2_uid2904_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2903)@42
    assign rightShiftStage0Idx2_uid2904_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {seMsb_to2_uid2902_b, rightShiftStage0Idx2Rng2_uid2903_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b};

    // rightShiftStage0Idx1Rng1_uid2900_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2899)@42
    assign rightShiftStage0Idx1Rng1_uid2900_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = redist156_oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q[55:1];

    // rightShiftStage0Idx1_uid2901_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2900)@42
    assign rightShiftStage0Idx1_uid2901_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {xMSB_uid2896_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b, rightShiftStage0Idx1Rng1_uid2900_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b};

    // expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(SUB,1752)@40 + 1
    assign expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a = $unsigned({1'b0, exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b});
    assign expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $unsigned({1'b0, exp_bSig_uid1728_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o <= $unsigned($signed(expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a) - $signed(expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b));
        end
    end
    assign expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o[11:0]);

    // rightShiftStageSel0Dto0_uid2908_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2907)@41
    assign rightShiftStageSel0Dto0_uid2908_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[1:0];
    assign rightShiftStageSel0Dto0_uid2908_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(rightShiftStageSel0Dto0_uid2908_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[1:0]);

    // redist32_rightShiftStageSel0Dto0_uid2908_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1(DELAY,3356)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist32_rightShiftStageSel0Dto0_uid2908_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q <= rightShiftStageSel0Dto0_uid2908_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
        end
    end

    // rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,2908)@42
    assign rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = redist32_rightShiftStageSel0Dto0_uid2908_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    always_comb 
    begin
        unique case (rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
            2'b00 : rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = redist156_oFracBREXC2_uid1763_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
            2'b01 : rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rightShiftStage0Idx1_uid2901_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b10 : rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rightShiftStage0Idx2_uid2904_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b11 : rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rightShiftStage0Idx3_uid2907_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            default : rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 56'b0;
        endcase
    end

    // rightShiftStageSel2Dto2_uid2919_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2918)@41
    assign rightShiftStageSel2Dto2_uid2919_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[3:0];
    assign rightShiftStageSel2Dto2_uid2919_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(rightShiftStageSel2Dto2_uid2919_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[3:2]);

    // redist31_rightShiftStageSel2Dto2_uid2919_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1(DELAY,3355)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist31_rightShiftStageSel2Dto2_uid2919_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q <= rightShiftStageSel2Dto2_uid2919_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
        end
    end

    // rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,2919)@42
    assign rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = redist31_rightShiftStageSel2Dto2_uid2919_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    always_comb 
    begin
        unique case (rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
            2'b00 : rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rightShiftStage0_uid2909_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b01 : rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rightShiftStage1Idx1_uid2912_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b10 : rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rightShiftStage1Idx2_uid2915_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b11 : rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rightShiftStage1Idx3_uid2918_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            default : rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 56'b0;
        endcase
    end

    // rightShiftStageSel4Dto4_uid2930_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2929)@41
    assign rightShiftStageSel4Dto4_uid2930_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[5:0];
    assign rightShiftStageSel4Dto4_uid2930_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(rightShiftStageSel4Dto4_uid2930_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[5:4]);

    // redist30_rightShiftStageSel4Dto4_uid2930_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1(DELAY,3354)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist30_rightShiftStageSel4Dto4_uid2930_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q <= rightShiftStageSel4Dto4_uid2930_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
        end
    end

    // rightShiftStage2_uid2931_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,2930)@42
    assign rightShiftStage2_uid2931_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = redist30_rightShiftStageSel4Dto4_uid2930_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q;
    always_comb 
    begin
        unique case (rightShiftStage2_uid2931_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
            2'b00 : rightShiftStage2_uid2931_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rightShiftStage1_uid2920_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b01 : rightShiftStage2_uid2931_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rightShiftStage2Idx1_uid2923_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b10 : rightShiftStage2_uid2931_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rightShiftStage2Idx2_uid2926_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b11 : rightShiftStage2_uid2931_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rightShiftStage2Idx3_uid2929_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            default : rightShiftStage2_uid2931_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 56'b0;
        endcase
    end

    // shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_top_X_trz_3229(BITSELECT,3228)@41
    assign shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_top_X_trz_3229_b = $signed(expAmExpB_uid1753_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[11:3]);

    // shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_trz_3230(COMPARE,3229)@41 + 1
    assign shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_trz_3230_a = {2'b00, shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_top_X_trz_3229_b};
    assign shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_trz_3230_b = {8'b00000000, shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_const_trz_3228_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_trz_3230_o <= $unsigned(shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_trz_3230_a) - $unsigned(shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_trz_3230_b);
        end
    end
    assign shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_trz_3230_n[0] = ~ (shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_trz_3230_o[10]);

    // r_uid2934_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,2933)@42 + 1
    assign r_uid2934_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_trz_3230_n;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (r_uid2934_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
                1'b0 : r_uid2934_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= rightShiftStage2_uid2931_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
                1'b1 : r_uid2934_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= shiftOutConstant_to56_uid2932_b;
                default : r_uid2934_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 56'b0;
            endcase
        end
    end

    // fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged(BITSELECT,3316)@43
    assign fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_b = r_uid2934_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[55:2];
    assign fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_c = r_uid2934_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[1:0];

    // fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_split_join(BITJOIN,2939)@43
    assign fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_split_join_q = {fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_MSBs_sums_q, fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_rhsMSBs_select_bit_select_merged_c};

    // fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1765)@43
    assign fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = fracAddResult_uid1765_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_split_join_q[55:0];
    assign fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[55:0]);

    // redist154_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1(DELAY,3478)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist154_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q <= fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
        end
    end

    // rVStage_uid2250_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2249)@44
    assign rVStage_uid2250_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(redist154_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q[55:24]);

    // vCount_uid2251_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,2250)@44
    assign vCount_uid2251_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rVStage_uid2250_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b == c_i32_0_3818_245_q ? 1'b1 : 1'b0;

    // redist64_vCount_uid2251_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2(DELAY,3388)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist64_vCount_uid2251_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2_delay_0 <= $unsigned(vCount_uid2251_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);
            redist64_vCount_uid2251_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2_q <= $signed(redist64_vCount_uid2251_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2_delay_0);
        end
    end

    // vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2252)@44
    assign vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = redist154_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q[23:0];
    assign vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[23:0]);

    // cStage_uid2254_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2253)@44
    assign cStage_uid2254_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b, mO_uid2252_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // vStagei_uid2256_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,2255)@44
    assign vStagei_uid2256_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = vCount_uid2251_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2256_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
            1'b0 : vStagei_uid2256_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rVStage_uid2250_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b;
            1'b1 : vStagei_uid2256_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = cStage_uid2254_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            default : vStagei_uid2256_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 32'b0;
        endcase
    end

    // rVStage_uid2258_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged(BITSELECT,3294)@44
    assign rVStage_uid2258_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b = $signed(vStagei_uid2256_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[31:16]);
    assign rVStage_uid2258_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c = $signed(vStagei_uid2256_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[15:0]);

    // vCount_uid2259_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,2258)@44
    assign vCount_uid2259_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rVStage_uid2258_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b == zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q ? 1'b1 : 1'b0;

    // redist62_vCount_uid2259_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2(DELAY,3386)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist62_vCount_uid2259_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2_delay_0 <= $unsigned(vCount_uid2259_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);
            redist62_vCount_uid2259_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2_q <= $signed(redist62_vCount_uid2259_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2_delay_0);
        end
    end

    // vStagei_uid2262_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,2261)@44 + 1
    assign vStagei_uid2262_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = vCount_uid2259_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (vStagei_uid2262_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
                1'b0 : vStagei_uid2262_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= rVStage_uid2258_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b;
                1'b1 : vStagei_uid2262_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= rVStage_uid2258_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c;
                default : vStagei_uid2262_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 16'b0;
            endcase
        end
    end

    // rVStage_uid2264_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged(BITSELECT,3295)@45
    assign rVStage_uid2264_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b = $signed(vStagei_uid2262_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[15:8]);
    assign rVStage_uid2264_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c = $signed(vStagei_uid2262_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[7:0]);

    // vCount_uid2265_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,2264)@45
    assign vCount_uid2265_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rVStage_uid2264_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0;

    // redist61_vCount_uid2265_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1(DELAY,3385)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist61_vCount_uid2265_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q <= vCount_uid2265_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
        end
    end

    // vStagei_uid2268_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,2267)@45
    assign vStagei_uid2268_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = vCount_uid2265_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2268_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
            1'b0 : vStagei_uid2268_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rVStage_uid2264_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b;
            1'b1 : vStagei_uid2268_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rVStage_uid2264_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c;
            default : vStagei_uid2268_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 8'b0;
        endcase
    end

    // rVStage_uid2270_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged(BITSELECT,3296)@45
    assign rVStage_uid2270_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b = $signed(vStagei_uid2268_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[7:4]);
    assign rVStage_uid2270_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c = $signed(vStagei_uid2268_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[3:0]);

    // vCount_uid2271_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,2270)@45
    assign vCount_uid2271_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rVStage_uid2270_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b == i_and122_i_const_lambda_2_3818_63_vt_const_3_q ? 1'b1 : 1'b0;

    // redist60_vCount_uid2271_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1(DELAY,3384)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist60_vCount_uid2271_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q <= vCount_uid2271_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
        end
    end

    // vStagei_uid2274_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,2273)@45
    assign vStagei_uid2274_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = vCount_uid2271_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2274_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
            1'b0 : vStagei_uid2274_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rVStage_uid2270_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b;
            1'b1 : vStagei_uid2274_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rVStage_uid2270_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c;
            default : vStagei_uid2274_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 4'b0;
        endcase
    end

    // rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged(BITSELECT,3297)@45
    assign rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b = $signed(vStagei_uid2274_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[3:2]);
    assign rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c = $signed(vStagei_uid2274_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[1:0]);

    // vCount_uid2277_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,2276)@45 + 1
    assign vCount_uid2277_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi = $unsigned(rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b == i_add_i_const_lambda_2_3818_94_vt_const_2_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    vCount_uid2277_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_delay ( .xin(vCount_uid2277_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi), .xout(vCount_uid2277_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist3_rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c_1(DELAY,3327)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist3_rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c_1_q <= rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c;
        end
    end

    // redist2_rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b_1(DELAY,3326)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist2_rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b_1_q <= rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b;
        end
    end

    // vStagei_uid2280_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,2279)@46
    assign vStagei_uid2280_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = vCount_uid2277_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2280_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
            1'b0 : vStagei_uid2280_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = redist2_rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b_1_q;
            1'b1 : vStagei_uid2280_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = redist3_rVStage_uid2276_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c_1_q;
            default : vStagei_uid2280_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 2'b0;
        endcase
    end

    // rVStage_uid2282_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2281)@46
    assign rVStage_uid2282_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(vStagei_uid2280_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[1:1]);

    // vCount_uid2283_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,2282)@46
    assign vCount_uid2283_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = rVStage_uid2282_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b == GND_q ? 1'b1 : 1'b0;

    // r_uid2284_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2283)@46
    assign r_uid2284_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {redist64_vCount_uid2251_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2_q, redist62_vCount_uid2259_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_2_q, redist61_vCount_uid2265_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q, redist60_vCount_uid2271_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q, vCount_uid2277_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, vCount_uid2283_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // expInc_uid1771_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(ADD,1770)@45 + 1
    assign expInc_uid1771_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a = {1'b0, redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_q};
    assign expInc_uid1771_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = {11'b00000000000, VCC_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expInc_uid1771_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o <= $unsigned(expInc_uid1771_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a) + $unsigned(expInc_uid1771_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b);
        end
    end
    assign expInc_uid1771_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(expInc_uid1771_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o[11:0]);

    // expPostNorm_uid1772_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(SUB,1771)@46
    assign expPostNorm_uid1772_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a = $unsigned({1'b0, expInc_uid1771_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q});
    assign expPostNorm_uid1772_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $unsigned({7'b0000000, r_uid2284_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q});
    assign expPostNorm_uid1772_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o = $unsigned($signed(expPostNorm_uid1772_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_a) - $signed(expPostNorm_uid1772_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b));
    assign expPostNorm_uid1772_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(expPostNorm_uid1772_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_o[12:0]);

    // leftShiftStage2Idx3Rng3_uid2972_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2971)@46
    assign leftShiftStage2Idx3Rng3_uid2972_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[52:0];
    assign leftShiftStage2Idx3Rng3_uid2972_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(leftShiftStage2Idx3Rng3_uid2972_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[52:0]);

    // leftShiftStage2Idx3_uid2973_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2972)@46
    assign leftShiftStage2Idx3_uid2973_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {leftShiftStage2Idx3Rng3_uid2972_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // leftShiftStage2Idx2Rng2_uid2969_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2968)@46
    assign leftShiftStage2Idx2Rng2_uid2969_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[53:0];
    assign leftShiftStage2Idx2Rng2_uid2969_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(leftShiftStage2Idx2Rng2_uid2969_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[53:0]);

    // leftShiftStage2Idx2_uid2970_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2969)@46
    assign leftShiftStage2Idx2_uid2970_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {leftShiftStage2Idx2Rng2_uid2969_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b, i_add_i_const_lambda_2_3818_94_vt_const_2_q};

    // leftShiftStage2Idx1Rng1_uid2966_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2965)@46
    assign leftShiftStage2Idx1Rng1_uid2966_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[54:0];
    assign leftShiftStage2Idx1Rng1_uid2966_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(leftShiftStage2Idx1Rng1_uid2966_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[54:0]);

    // leftShiftStage2Idx1_uid2967_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2966)@46
    assign leftShiftStage2Idx1_uid2967_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {leftShiftStage2Idx1Rng1_uid2966_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b, GND_q};

    // leftShiftStage1Idx3Rng12_uid2961_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2960)@46
    assign leftShiftStage1Idx3Rng12_uid2961_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[43:0];
    assign leftShiftStage1Idx3Rng12_uid2961_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(leftShiftStage1Idx3Rng12_uid2961_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[43:0]);

    // leftShiftStage1Idx3_uid2962_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2961)@46
    assign leftShiftStage1Idx3_uid2962_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {leftShiftStage1Idx3Rng12_uid2961_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b, i_and29_i_const_lambda_2_3818_27_vt_const_11_q};

    // leftShiftStage1Idx2Rng8_uid2958_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2957)@46
    assign leftShiftStage1Idx2Rng8_uid2958_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[47:0];
    assign leftShiftStage1Idx2Rng8_uid2958_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(leftShiftStage1Idx2Rng8_uid2958_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[47:0]);

    // leftShiftStage1Idx2_uid2959_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2958)@46
    assign leftShiftStage1Idx2_uid2959_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {leftShiftStage1Idx2Rng8_uid2958_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q};

    // leftShiftStage1Idx1Rng4_uid2955_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2954)@46
    assign leftShiftStage1Idx1Rng4_uid2955_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[51:0];
    assign leftShiftStage1Idx1Rng4_uid2955_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(leftShiftStage1Idx1Rng4_uid2955_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[51:0]);

    // leftShiftStage1Idx1_uid2956_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2955)@46
    assign leftShiftStage1Idx1_uid2956_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {leftShiftStage1Idx1Rng4_uid2955_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b, i_and122_i_const_lambda_2_3818_63_vt_const_3_q};

    // leftShiftStage0Idx3Rng48_uid2950_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2949)@46
    assign leftShiftStage0Idx3Rng48_uid2950_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = redist155_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_q[7:0];
    assign leftShiftStage0Idx3Rng48_uid2950_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(leftShiftStage0Idx3Rng48_uid2950_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[7:0]);

    // leftShiftStage0Idx3_uid2951_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2950)@46
    assign leftShiftStage0Idx3_uid2951_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {leftShiftStage0Idx3Rng48_uid2950_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b, leftShiftStage1Idx3Pad48_uid2643_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q};

    // redist63_vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2(DELAY,3387)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist63_vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_delay_0 <= $unsigned(vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b);
            redist63_vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_q <= $signed(redist63_vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_delay_0);
        end
    end

    // leftShiftStage0Idx2_uid2948_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2947)@46
    assign leftShiftStage0Idx2_uid2948_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {redist63_vStage_uid2253_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_q, c_i32_0_3818_245_q};

    // leftShiftStage0Idx1Rng16_uid2944_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,2943)@46
    assign leftShiftStage0Idx1Rng16_uid2944_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = redist155_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_q[39:0];
    assign leftShiftStage0Idx1Rng16_uid2944_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(leftShiftStage0Idx1Rng16_uid2944_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[39:0]);

    // leftShiftStage0Idx1_uid2945_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,2944)@46
    assign leftShiftStage0Idx1_uid2945_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {leftShiftStage0Idx1Rng16_uid2944_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b, zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // redist155_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3(DELAY,3479)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist155_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_delay_0 <= $unsigned(redist154_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q);
            redist155_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_q <= $signed(redist155_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_delay_0);
        end
    end

    // leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,2952)@46
    assign leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = leftShiftStageSel0Dto4_uid2952_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
            2'b00 : leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = redist155_fracAddResultNoSignExt_uid1766_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_3_q;
            2'b01 : leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = leftShiftStage0Idx1_uid2945_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b10 : leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = leftShiftStage0Idx2_uid2948_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b11 : leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = leftShiftStage0Idx3_uid2951_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            default : leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 56'b0;
        endcase
    end

    // leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,2963)@46
    assign leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = leftShiftStageSel0Dto4_uid2952_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c;
    always_comb 
    begin
        unique case (leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
            2'b00 : leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = leftShiftStage0_uid2953_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b01 : leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = leftShiftStage1Idx1_uid2956_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b10 : leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = leftShiftStage1Idx2_uid2959_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b11 : leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = leftShiftStage1Idx3_uid2962_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            default : leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 56'b0;
        endcase
    end

    // leftShiftStageSel0Dto4_uid2952_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged(BITSELECT,3298)@46
    assign leftShiftStageSel0Dto4_uid2952_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_b = $signed(r_uid2284_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[5:4]);
    assign leftShiftStageSel0Dto4_uid2952_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_c = $signed(r_uid2284_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[3:2]);
    assign leftShiftStageSel0Dto4_uid2952_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_d = $signed(r_uid2284_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[1:0]);

    // leftShiftStage2_uid2975_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(MUX,2974)@46
    assign leftShiftStage2_uid2975_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s = leftShiftStageSel0Dto4_uid2952_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_bit_select_merged_d;
    always_comb 
    begin
        unique case (leftShiftStage2_uid2975_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_s)
            2'b00 : leftShiftStage2_uid2975_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = leftShiftStage1_uid2964_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b01 : leftShiftStage2_uid2975_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = leftShiftStage2Idx1_uid2967_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b10 : leftShiftStage2_uid2975_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = leftShiftStage2Idx2_uid2970_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            2'b11 : leftShiftStage2_uid2975_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = leftShiftStage2Idx3_uid2973_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
            default : leftShiftStage2_uid2975_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 56'b0;
        endcase
    end

    // fracPostNormRndRange_uid1776_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1775)@46
    assign fracPostNormRndRange_uid1776_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = leftShiftStage2_uid2975_fracPostNorm_uid1768_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[54:0];
    assign fracPostNormRndRange_uid1776_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(fracPostNormRndRange_uid1776_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[54:2]);

    // expFracR_uid1777_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,1776)@46
    assign expFracR_uid1777_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {expPostNorm_uid1772_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, fracPostNormRndRange_uid1776_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b};

    // expRPreExcExt_uid1779_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1778)@46
    assign expRPreExcExt_uid1779_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = expFracR_uid1777_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[65:53];

    // expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged(BITSELECT,3292)@46
    assign expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_in = $unsigned({{1{expRPreExcExt_uid1779_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b[12]}}, expRPreExcExt_uid1779_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b});
    assign expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_b = expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_in[13:13];
    assign expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_c = expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_in[12:11];

    // expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_logic_op_top_X_3234(LOGICAL,3233)@46 + 1
    assign expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_logic_op_top_X_3234_qi = $unsigned(expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_c != 2'b00 ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_logic_op_top_X_3234_delay ( .xin(expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_logic_op_top_X_3234_qi), .xout(expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_logic_op_top_X_3234_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist5_expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_b_1(DELAY,3329)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist5_expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_b_1_q <= expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_b;
        end
    end

    // expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_not_msb_X_3233(LOGICAL,3232)@47
    assign expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_not_msb_X_3233_q = $signed(~ (redist5_expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_bit_select_msb_X_3231_bit_select_merged_b_1_q));

    // expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_logic_op2_3235(LOGICAL,3234)@47
    assign expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_logic_op2_3235_q = $signed(expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_not_msb_X_3233_q & expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_logic_op_top_X_3234_q);

    // invExpXIsMax_uid1736_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1735)@46
    assign invExpXIsMax_uid1736_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(~ (redist165_expXIsMax_uid1731_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q));

    // redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5(DELAY,3486)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_0 <= $unsigned(InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);
            redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_1 <= redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_0;
            redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_2 <= redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_1;
            redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_3 <= redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_2;
            redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_q <= $signed(redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_delay_3);
        end
    end

    // excR_bSig_uid1738_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1737)@46
    assign excR_bSig_uid1738_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(redist162_InvExpXIsZero_uid1737_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_5_q & invExpXIsMax_uid1736_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);

    // invExpXIsMax_uid1722_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1721)@46
    assign invExpXIsMax_uid1722_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(~ (expXIsMax_uid1717_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q));

    // excZ_aSig_uid1709_uid1716_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1715)@45 + 1
    assign excZ_aSig_uid1709_uid1716_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi = $unsigned(redist171_exp_aSig_uid1714_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_5_mem_q == i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_aSig_uid1709_uid1716_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_delay ( .xin(excZ_aSig_uid1709_uid1716_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi), .xout(excZ_aSig_uid1709_uid1716_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // InvExpXIsZero_uid1723_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1722)@46
    assign InvExpXIsZero_uid1723_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(~ (excZ_aSig_uid1709_uid1716_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q));

    // excR_aSig_uid1724_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1723)@46
    assign excR_aSig_uid1724_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(InvExpXIsZero_uid1723_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q & invExpXIsMax_uid1722_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);

    // regInputs_uid1785_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1784)@46
    assign regInputs_uid1785_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(excR_aSig_uid1724_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q & excR_bSig_uid1738_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);

    // redist151_regInputs_uid1785_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1(DELAY,3475)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist151_regInputs_uid1785_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q <= regInputs_uid1785_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
        end
    end

    // rInfOvf_uid1788_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1787)@47
    assign rInfOvf_uid1788_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(redist151_regInputs_uid1785_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q & expOvf_uid1782_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_compare_tro_2980_logic_op2_3235_q);

    // excRInfVInC_uid1789_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,1788)@47
    assign excRInfVInC_uid1789_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {rInfOvf_uid1788_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, excN_bSig_uid1735_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, excN_aSig_uid1721_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, redist163_excI_bSig_uid1734_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q, redist168_excI_aSig_uid1720_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_1_q, redist157_effSub_uid1745_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q};

    // excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOOKUP,1789)@47
    always_comb 
    begin
        // Begin reserved scope level
        unique case (excRInfVInC_uid1789_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q)
            6'b000000 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b000001 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b000010 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b1;
            6'b000011 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b1;
            6'b000100 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b1;
            6'b000101 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b1;
            6'b000110 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b1;
            6'b000111 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b001000 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b001001 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b001010 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b001011 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b001100 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b001101 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b001110 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b001111 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b010000 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b010001 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b010010 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b010011 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b010100 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b010101 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b010110 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b010111 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b011000 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b011001 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b011010 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b011011 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b011100 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b011101 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b011110 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b011111 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b100000 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b1;
            6'b100001 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b100010 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b100011 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b100100 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b100101 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b100110 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b100111 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b101000 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b101001 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b101010 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b101011 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b101100 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b101101 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b101110 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b101111 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b110000 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b110001 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b110010 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b110011 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b110100 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b110101 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b110110 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b110111 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b111000 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b111001 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b111010 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b111011 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b111100 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b111101 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b111110 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            6'b111111 : excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'b0;
            default : begin
                          // unreachable
                          excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = 1'bx;
                      end
        endcase
        // End reserved scope level
    end

    // aMinusA_uid1770_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1769)@46
    assign aMinusA_uid1770_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = r_uid2284_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q == cAmA_uid1769_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q ? 1'b1 : 1'b0;

    // expUdf_uid1780_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_cmp_sign(LOGICAL,2976)@46
    assign expUdf_uid1780_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_cmp_sign_q = expRPreExcExt_uid1779_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b[12:12];

    // redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6(DELAY,3490)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_0 <= $unsigned(excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);
            redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_1 <= redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_0;
            redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_2 <= redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_1;
            redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_3 <= redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_2;
            redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q <= $signed(redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_delay_3);
        end
    end

    // excRZeroVInC_uid1786_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,1785)@46
    assign excRZeroVInC_uid1786_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {aMinusA_uid1770_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, expUdf_uid1780_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_cmp_sign_q, regInputs_uid1785_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q, excZ_aSig_uid1709_uid1716_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOOKUP,1786)@46 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (excRZeroVInC_uid1786_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q)
                5'b00000 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b00001 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b00010 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b00011 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b1;
                5'b00100 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b00101 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b00110 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b00111 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b01000 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b01001 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b01010 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b01011 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b1;
                5'b01100 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b1;
                5'b01101 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b01110 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b01111 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b10000 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b10001 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b10010 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b10011 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b1;
                5'b10100 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b1;
                5'b10101 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b10110 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b10111 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b11000 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b11001 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b11010 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b11011 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b1;
                5'b11100 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b1;
                5'b11101 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b11110 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                5'b11111 : excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'b0;
                default : begin
                              // unreachable
                              excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 1'bx;
                          end
            endcase
        end
    end

    // concExc_uid1794_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,1793)@47
    assign concExc_uid1794_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {excRNaN_uid1793_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, excRInf_uid1790_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, excRZero_uid1787_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // excREnc_uid1795_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOOKUP,1794)@47 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1794_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q)
                3'b000 : excREnc_uid1795_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 2'b01;
                3'b001 : excREnc_uid1795_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 2'b00;
                3'b010 : excREnc_uid1795_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 2'b10;
                3'b011 : excREnc_uid1795_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 2'b10;
                3'b100 : excREnc_uid1795_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 2'b11;
                3'b101 : excREnc_uid1795_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 2'b11;
                3'b110 : excREnc_uid1795_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 2'b11;
                3'b111 : excREnc_uid1795_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 2'b11;
                default : begin
                              // unreachable
                              excREnc_uid1795_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q <= 2'bxx;
                          end
            endcase
        end
    end

    // invAMinusA_uid1796_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1795)@46
    assign invAMinusA_uid1796_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(~ (aMinusA_uid1770_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q));

    // redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6(DELAY,3485)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_0 <= $unsigned(redist160_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q);
            redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_1 <= redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_0;
            redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_2 <= redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_1;
            redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_3 <= redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_2;
            redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_q <= $signed(redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_3);
        end
    end

    // signRReg_uid1797_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1796)@46
    assign signRReg_uid1797_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(excR_aSig_uid1724_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q & excR_bSig_uid1738_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q & redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_q & invAMinusA_uid1796_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);

    // redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6(DELAY,3483)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_0 <= $unsigned(redist158_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_1_q);
            redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_1 <= redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_0;
            redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_2 <= redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_1;
            redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_3 <= redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_2;
            redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_q <= $signed(redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_delay_3);
        end
    end

    // excAZBZSigASigB_uid1801_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1800)@46
    assign excAZBZSigASigB_uid1801_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(excZ_aSig_uid1709_uid1716_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q & redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q & redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_q & redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_q);

    // excBZARSigA_uid1802_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1801)@46
    assign excBZARSigA_uid1802_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(redist166_excZ_bSig_uid1710_uid1730_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q_6_q & excR_aSig_uid1724_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q & redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_q);

    // signRZero_uid1803_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1802)@46
    assign signRZero_uid1803_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(excBZARSigA_uid1802_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q | excAZBZSigASigB_uid1801_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);

    // sigBBInf_uid1798_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1797)@46
    assign sigBBInf_uid1798_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(redist159_sigB_uid1744_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_q & excI_bSig_uid1734_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);

    // sigAAInf_uid1799_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1798)@46
    assign sigAAInf_uid1799_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(redist161_sigA_uid1743_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_6_q & excI_aSig_uid1720_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);

    // signRInf_uid1800_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1799)@46
    assign signRInf_uid1800_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(sigAAInf_uid1799_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q | sigBBInf_uid1798_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q);

    // signRInfRZRReg_uid1804_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1803)@46 + 1
    assign signRInfRZRReg_uid1804_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi = signRInf_uid1800_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q | signRZero_uid1803_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q | signRReg_uid1797_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signRInfRZRReg_uid1804_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_delay ( .xin(signRInfRZRReg_uid1804_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi), .xout(signRInfRZRReg_uid1804_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // invExcRNaN_uid1805_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1804)@47
    assign invExcRNaN_uid1805_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = $signed(~ (excRNaN_uid1793_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q));

    // signRPostExc_uid1806_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(LOGICAL,1805)@47 + 1
    assign signRPostExc_uid1806_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi = invExcRNaN_uid1805_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q & signRInfRZRReg_uid1804_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signRPostExc_uid1806_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_delay ( .xin(signRPostExc_uid1806_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_qi), .xout(signRPostExc_uid1806_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1783)@46
    assign expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = expFracR_uid1777_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[63:0];
    assign expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[63:53]);

    // redist152_expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2(DELAY,3476)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist152_expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_delay_0 <= $unsigned(expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b);
            redist152_expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_q <= $signed(redist152_expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_delay_0);
        end
    end

    // fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITSELECT,1782)@46
    assign fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in = expFracR_uid1777_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[52:0];
    assign fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b = $signed(fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_in[52:1]);

    // redist153_fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2(DELAY,3477)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist153_fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_delay_0 <= $unsigned(fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b);
            redist153_fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_q <= $signed(redist153_fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_delay_0);
        end
    end

    // R_uid1807_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0(BITJOIN,1806)@48
    assign R_uid1807_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q = {excREnc_uid1795_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, signRPostExc_uid1806_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q, redist152_expRPreExc_uid1784_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_q, redist153_fracRPreExc_uid1783_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_b_2_q};

    // xMuxRange_uid1867_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1866)@48
    assign xMuxRange_uid1867_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = R_uid1807_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[63:0];
    assign xMuxRange_uid1867_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(xMuxRange_uid1867_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[63:0]);

    // redist142_xMuxRange_uid1867_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3466)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist142_xMuxRange_uid1867_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= xMuxRange_uid1867_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_rdcnt(ADD,3661)
    assign redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_rdcnt_a = {1'b0, redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_wraddr_q};
    assign redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_rdcnt_b = {1'b0, redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_rdcnt_o <= $unsigned(redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_rdcnt_a) + $unsigned(redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_rdcnt_b);
        end
    end
    assign redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_rdcnt_q = redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_rdcnt_o[5:0];

    // fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203(BITSELECT,1370)@0
    assign fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b = $signed(in_c0_eni6_5_tpl[22:0]);

    // redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_inputreg0(DELAY,3656)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_inputreg0_q <= fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b;
        end
    end

    // redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_wraddr(COUNTER,3659)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_wraddr_i <= $unsigned(redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_wraddr_q = $signed(redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_wraddr_i[4:0]);

    // redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem(DUALMEM,3658)
    assign redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_ia = $unsigned(redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_inputreg0_q);
    assign redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_aa = redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_wraddr_q;
    assign redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_ab = redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(23),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(23),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_aa),
        .data_a(redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_ab),
        .q_b(redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_q = $signed(redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_iq[22:0]);

    // redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_outputreg0(DELAY,3657)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_outputreg0_q <= redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_mem_q;
        end
    end

    // fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1385)@22 + 1
    assign fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203_qi = $unsigned(cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q == redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_outputreg0_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203_delay ( .xin(fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203_qi), .xout(fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist201_fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203_q_7(DELAY,3525)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist201_fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203_q_7 ( .xin(fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203_q), .xout(redist201_fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_offset(CONSTANT,3665)
    assign redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_offset_q = 5'b01010;

    // redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_rdcnt(ADD,3666)
    assign redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_rdcnt_a = {1'b0, redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_wraddr_q};
    assign redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_rdcnt_b = {1'b0, redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_rdcnt_o <= $unsigned(redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_rdcnt_a) + $unsigned(redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_rdcnt_b);
        end
    end
    assign redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_rdcnt_q = redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_rdcnt_o[5:0];

    // expX_uid1370_i_div_i304_i_const_lambda_2_3818_203(BITSELECT,1369)@0
    assign expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b = $signed(in_c0_eni6_5_tpl[30:23]);

    // redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_inputreg0(DELAY,3662)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_inputreg0_q <= expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b;
        end
    end

    // redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_wraddr(COUNTER,3664)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_wraddr_i <= $unsigned(redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_wraddr_q = $signed(redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_wraddr_i[4:0]);

    // redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem(DUALMEM,3663)
    assign redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_ia = $unsigned(redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_inputreg0_q);
    assign redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_aa = redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_wraddr_q;
    assign redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_ab = redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(8),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(8),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_aa),
        .data_a(redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_ab),
        .q_b(redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_q = $signed(redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_iq[7:0]);

    // expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1384)@26 + 1
    assign expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_qi = $unsigned(redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_q == cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_delay ( .xin(expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_qi), .xout(expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist202_expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_q_3(DELAY,3526)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist202_expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_q_3_delay_0 <= $unsigned(expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_q);
            redist202_expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_q_3_q <= $signed(redist202_expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_q_3_delay_0);
        end
    end

    // excI_x_uid1388_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1387)@29
    assign excI_x_uid1388_i_div_i304_i_const_lambda_2_3818_203_q = $signed(redist202_expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_q_3_q & redist201_fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203_q_7_q);

    // excXIYI_uid1457_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1456)@29
    assign excXIYI_uid1457_i_div_i304_i_const_lambda_2_3818_203_q = $signed(excI_x_uid1388_i_div_i304_i_const_lambda_2_3818_203_q & excI_y_uid1190_i_div13_i305_i_const_lambda_2_3818_204_q);

    // fracXIsNotZero_uid1387_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1386)@29
    assign fracXIsNotZero_uid1387_i_div_i304_i_const_lambda_2_3818_203_q = $signed(~ (redist201_fracXIsZero_uid1386_i_div_i304_i_const_lambda_2_3818_203_q_7_q));

    // excN_x_uid1389_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1388)@29
    assign excN_x_uid1389_i_div_i304_i_const_lambda_2_3818_203_q = $signed(redist202_expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_q_3_q & fracXIsNotZero_uid1387_i_div_i304_i_const_lambda_2_3818_203_q);

    // excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1383)@26 + 1
    assign excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_qi = $unsigned(redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_q == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_delay ( .xin(excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_qi), .xout(excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist203_excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_q_3(DELAY,3527)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist203_excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_q_3_delay_0 <= $unsigned(excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_q);
            redist203_excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_q_3_q <= $signed(redist203_excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_q_3_delay_0);
        end
    end

    // excXZYZ_uid1456_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1455)@29
    assign excXZYZ_uid1456_i_div_i304_i_const_lambda_2_3818_203_q = $signed(redist203_excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_q_3_q & redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q);

    // excRNaN_uid1458_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1457)@29
    assign excRNaN_uid1458_i_div_i304_i_const_lambda_2_3818_203_q = $signed(excXZYZ_uid1456_i_div_i304_i_const_lambda_2_3818_203_q | excN_x_uid1389_i_div_i304_i_const_lambda_2_3818_203_q | excN_y_uid1191_i_div13_i305_i_const_lambda_2_3818_204_q | excXIYI_uid1457_i_div_i304_i_const_lambda_2_3818_203_q);

    // invExcRNaN_uid1469_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1468)@29
    assign invExcRNaN_uid1469_i_div_i304_i_const_lambda_2_3818_203_q = $signed(~ (excRNaN_uid1458_i_div_i304_i_const_lambda_2_3818_203_q));

    // signX_uid1372_i_div_i304_i_const_lambda_2_3818_203(BITSELECT,1371)@0
    assign signX_uid1372_i_div_i304_i_const_lambda_2_3818_203_b = in_c0_eni6_5_tpl[31:31];

    // redist204_signX_uid1372_i_div_i304_i_const_lambda_2_3818_203_b_6(DELAY,3528)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist204_signX_uid1372_i_div_i304_i_const_lambda_2_3818_203_b_6 ( .xin(signX_uid1372_i_div_i304_i_const_lambda_2_3818_203_b), .xout(redist204_signX_uid1372_i_div_i304_i_const_lambda_2_3818_203_b_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // signR_uid1407_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1406)@6 + 1
    assign signR_uid1407_i_div_i304_i_const_lambda_2_3818_203_qi = redist204_signX_uid1372_i_div_i304_i_const_lambda_2_3818_203_b_6_q ^ signY_uid1163_i_div13_i305_i_const_lambda_2_3818_204_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signR_uid1407_i_div_i304_i_const_lambda_2_3818_203_delay ( .xin(signR_uid1407_i_div_i304_i_const_lambda_2_3818_203_qi), .xout(signR_uid1407_i_div_i304_i_const_lambda_2_3818_203_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist200_signR_uid1407_i_div_i304_i_const_lambda_2_3818_203_q_23(DELAY,3524)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist200_signR_uid1407_i_div_i304_i_const_lambda_2_3818_203_q_23 ( .xin(signR_uid1407_i_div_i304_i_const_lambda_2_3818_203_q), .xout(redist200_signR_uid1407_i_div_i304_i_const_lambda_2_3818_203_q_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1469)@29 + 1
    assign sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_qi = redist200_signR_uid1407_i_div_i304_i_const_lambda_2_3818_203_q_23_q & invExcRNaN_uid1469_i_div_i304_i_const_lambda_2_3818_203_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_delay ( .xin(sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_qi), .xout(sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist193_sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q_5(DELAY,3517)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist193_sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q_5_delay_0 <= $unsigned(sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q);
            redist193_sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q_5_delay_1 <= redist193_sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q_5_delay_0;
            redist193_sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q_5_delay_2 <= redist193_sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q_5_delay_1;
            redist193_sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q_5_q <= $signed(redist193_sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q_5_delay_2);
        end
    end

    // redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_rdcnt(ADD,3655)
    assign redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_rdcnt_a = {1'b0, redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_wraddr_q};
    assign redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_rdcnt_b = {1'b0, two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_rdcnt_o <= $unsigned(redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_rdcnt_a) + $unsigned(redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_rdcnt_b);
        end
    end
    assign redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_rdcnt_q = redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_rdcnt_o[2:0];

    // lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203(BITJOIN,1418)@22
    assign lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q = {VCC_q, redist205_fracX_uid1371_i_div_i304_i_const_lambda_2_3818_203_b_22_outputreg0_q};

    // redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_inputreg0(DELAY,3651)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_inputreg0_q <= lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q;
        end
    end

    // redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_wraddr(COUNTER,3653)
    // low=0, high=3, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_wraddr_i <= $unsigned(redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_wraddr_q = $signed(redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_wraddr_i[1:0]);

    // redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem(DUALMEM,3652)
    assign redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_ia = $unsigned(redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_inputreg0_q);
    assign redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_aa = redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_wraddr_q;
    assign redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_ab = redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(24),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(24),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_aa),
        .data_a(redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_ab),
        .q_b(redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_q = $signed(redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_iq[23:0]);

    // oFracXSE_mergedSignalTM_uid1424_i_div_i304_i_const_lambda_2_3818_203(BITJOIN,1423)@28
    assign oFracXSE_mergedSignalTM_uid1424_i_div_i304_i_const_lambda_2_3818_203_q = {redist198_lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q_6_mem_q, i_add_i_const_lambda_2_3818_94_vt_const_2_q};

    // prodXY_uid2237_pT1_uid1656_invPolyEval_cma(CHAINMULTADD,3257)@8 + 5
    // out q@14
    assign prodXY_uid2237_pT1_uid1656_invPolyEval_cma_reset = ~ (resetn);
    assign prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ena0 = 1'b1;
    assign prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ena1 = prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ena0;
    assign prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ena2 = prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ah[0] <= yT1_uid1599_invPolyEval_b;
            prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ch[0] <= memoryC2_uid1593_invTables_lutmem_r;
        end
    end

    assign prodXY_uid2237_pT1_uid1656_invPolyEval_cma_a0 = prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ah[0];
    assign prodXY_uid2237_pT1_uid1656_invPolyEval_cma_c0 = $unsigned(prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(12),
        .ax_clken("0"),
        .ax_width(12),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(24)
    ) prodXY_uid2237_pT1_uid1656_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ena2, prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ena1, prodXY_uid2237_pT1_uid1656_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(prodXY_uid2237_pT1_uid1656_invPolyEval_cma_a0),
        .ax(prodXY_uid2237_pT1_uid1656_invPolyEval_cma_c0),
        .resulta(prodXY_uid2237_pT1_uid1656_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(24), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    prodXY_uid2237_pT1_uid1656_invPolyEval_cma_delay0 ( .xin(prodXY_uid2237_pT1_uid1656_invPolyEval_cma_s0), .xout(prodXY_uid2237_pT1_uid1656_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign prodXY_uid2237_pT1_uid1656_invPolyEval_cma_q = $unsigned(prodXY_uid2237_pT1_uid1656_invPolyEval_cma_qq0[23:0]);

    // osig_uid2238_pT1_uid1656_invPolyEval(BITSELECT,2237)@14
    assign osig_uid2238_pT1_uid1656_invPolyEval_b = prodXY_uid2237_pT1_uid1656_invPolyEval_cma_q[23:11];

    // highBBits_uid1658_invPolyEval(BITSELECT,1657)@14
    assign highBBits_uid1658_invPolyEval_b = osig_uid2238_pT1_uid1656_invPolyEval_b[12:1];

    // s1sumAHighB_uid1659_invPolyEval(ADD,1658)@14
    assign s1sumAHighB_uid1659_invPolyEval_a = $unsigned({{1{memoryC1_uid1590_invTables_lutmem_r[20]}}, memoryC1_uid1590_invTables_lutmem_r});
    assign s1sumAHighB_uid1659_invPolyEval_b = $unsigned({{10{highBBits_uid1658_invPolyEval_b[11]}}, highBBits_uid1658_invPolyEval_b});
    assign s1sumAHighB_uid1659_invPolyEval_o = $unsigned($signed(s1sumAHighB_uid1659_invPolyEval_a) + $signed(s1sumAHighB_uid1659_invPolyEval_b));
    assign s1sumAHighB_uid1659_invPolyEval_q = $signed(s1sumAHighB_uid1659_invPolyEval_o[21:0]);

    // lowRangeB_uid1657_invPolyEval(BITSELECT,1656)@14
    assign lowRangeB_uid1657_invPolyEval_in = osig_uid2238_pT1_uid1656_invPolyEval_b[0:0];
    assign lowRangeB_uid1657_invPolyEval_b = $signed(lowRangeB_uid1657_invPolyEval_in[0:0]);

    // s1_uid1660_invPolyEval(BITJOIN,1659)@14
    assign s1_uid1660_invPolyEval_q = {s1sumAHighB_uid1659_invPolyEval_q, lowRangeB_uid1657_invPolyEval_b};

    // redist176_s1_uid1660_invPolyEval_q_1(DELAY,3500)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist176_s1_uid1660_invPolyEval_q_1_q <= s1_uid1660_invPolyEval_q;
        end
    end

    // prodXY_uid2240_pT2_uid1662_invPolyEval_cma(CHAINMULTADD,3258)@15 + 5
    // out q@21
    assign prodXY_uid2240_pT2_uid1662_invPolyEval_cma_reset = ~ (resetn);
    assign prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ena0 = 1'b1;
    assign prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ena1 = prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ena0;
    assign prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ena2 = prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ah[0] <= redist222_yPE_uid1201_i_div13_i305_i_const_lambda_2_3818_204_b_9_outputreg0_q;
            prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ch[0] <= redist176_s1_uid1660_invPolyEval_q_1_q;
        end
    end

    assign prodXY_uid2240_pT2_uid1662_invPolyEval_cma_a0 = prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ah[0];
    assign prodXY_uid2240_pT2_uid1662_invPolyEval_cma_c0 = $unsigned(prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(14),
        .ax_clken("0"),
        .ax_width(23),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) prodXY_uid2240_pT2_uid1662_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ena2, prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ena1, prodXY_uid2240_pT2_uid1662_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(prodXY_uid2240_pT2_uid1662_invPolyEval_cma_a0),
        .ax(prodXY_uid2240_pT2_uid1662_invPolyEval_cma_c0),
        .resulta(prodXY_uid2240_pT2_uid1662_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    prodXY_uid2240_pT2_uid1662_invPolyEval_cma_delay0 ( .xin(prodXY_uid2240_pT2_uid1662_invPolyEval_cma_s0), .xout(prodXY_uid2240_pT2_uid1662_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign prodXY_uid2240_pT2_uid1662_invPolyEval_cma_q = $unsigned(prodXY_uid2240_pT2_uid1662_invPolyEval_cma_qq0[36:0]);

    // osig_uid2241_pT2_uid1662_invPolyEval(BITSELECT,2240)@21
    assign osig_uid2241_pT2_uid1662_invPolyEval_b = prodXY_uid2240_pT2_uid1662_invPolyEval_cma_q[36:13];

    // highBBits_uid1664_invPolyEval(BITSELECT,1663)@21
    assign highBBits_uid1664_invPolyEval_b = osig_uid2241_pT2_uid1662_invPolyEval_b[23:2];

    // s2sumAHighB_uid1665_invPolyEval(ADD,1664)@21
    assign s2sumAHighB_uid1665_invPolyEval_a = $unsigned({{1{memoryC0_uid1587_invTables_lutmem_r[30]}}, memoryC0_uid1587_invTables_lutmem_r});
    assign s2sumAHighB_uid1665_invPolyEval_b = $unsigned({{10{highBBits_uid1664_invPolyEval_b[21]}}, highBBits_uid1664_invPolyEval_b});
    assign s2sumAHighB_uid1665_invPolyEval_o = $unsigned($signed(s2sumAHighB_uid1665_invPolyEval_a) + $signed(s2sumAHighB_uid1665_invPolyEval_b));
    assign s2sumAHighB_uid1665_invPolyEval_q = $signed(s2sumAHighB_uid1665_invPolyEval_o[31:0]);

    // lowRangeB_uid1663_invPolyEval(BITSELECT,1662)@21
    assign lowRangeB_uid1663_invPolyEval_in = osig_uid2241_pT2_uid1662_invPolyEval_b[1:0];
    assign lowRangeB_uid1663_invPolyEval_b = $signed(lowRangeB_uid1663_invPolyEval_in[1:0]);

    // s2_uid1666_invPolyEval(BITJOIN,1665)@21
    assign s2_uid1666_invPolyEval_q = {s2sumAHighB_uid1665_invPolyEval_q, lowRangeB_uid1663_invPolyEval_b};

    // invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged(BITSELECT,3290)@21
    assign invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_in = s2_uid1666_invPolyEval_q[31:0];
    assign invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_b = $signed(invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_in[30:5]);
    assign invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_c = $signed(invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_in[31:31]);

    // redist7_invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_b_1(DELAY,3331)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist7_invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_b_1_q <= invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_b;
        end
    end

    // prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma(CHAINMULTADD,3251)@22 + 5
    // out q@28
    assign prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_reset = ~ (resetn);
    assign prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ena0 = 1'b1;
    assign prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ena1 = prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ena0;
    assign prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ena2 = prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ah[0] <= redist7_invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_b_1_q;
            prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ch[0] <= lOAdded_uid1419_i_div_i304_i_const_lambda_2_3818_203_q;
        end
    end

    assign prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_a0 = prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ah[0];
    assign prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_c0 = prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ch[0];
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(26),
        .ax_clken("0"),
        .ax_width(24),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(50)
    ) prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_DSP0 (
        .clk(clock),
        .ena({ prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ena2, prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ena1, prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_a0),
        .ax(prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_c0),
        .resulta(prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(50), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_delay0 ( .xin(prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_s0), .xout(prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_q = $unsigned(prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_qq0[49:0]);

    // osig_uid1669_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203(BITSELECT,1668)@28
    assign osig_uid1669_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_b = $signed(prodXY_uid1668_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_cma_q[49:24]);

    // fracYPostZ_uid1417_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1416)@21 + 1
    assign fracYPostZ_uid1417_i_div_i304_i_const_lambda_2_3818_203_qi = redist232_fracYZero_uid1164_i_div13_i305_i_const_lambda_2_3818_204_q_15_q | invY_uid1415_i_div_i304_i_const_lambda_2_3818_203_bit_select_merged_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracYPostZ_uid1417_i_div_i304_i_const_lambda_2_3818_203_delay ( .xin(fracYPostZ_uid1417_i_div_i304_i_const_lambda_2_3818_203_qi), .xout(fracYPostZ_uid1417_i_div_i304_i_const_lambda_2_3818_203_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist199_fracYPostZ_uid1417_i_div_i304_i_const_lambda_2_3818_203_q_7(DELAY,3523)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist199_fracYPostZ_uid1417_i_div_i304_i_const_lambda_2_3818_203_q_7 ( .xin(fracYPostZ_uid1417_i_div_i304_i_const_lambda_2_3818_203_q), .xout(redist199_fracYPostZ_uid1417_i_div_i304_i_const_lambda_2_3818_203_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // divValPreNormTrunc_uid1427_i_div_i304_i_const_lambda_2_3818_203(MUX,1426)@28
    assign divValPreNormTrunc_uid1427_i_div_i304_i_const_lambda_2_3818_203_s = redist199_fracYPostZ_uid1417_i_div_i304_i_const_lambda_2_3818_203_q_7_q;
    always_comb 
    begin
        unique case (divValPreNormTrunc_uid1427_i_div_i304_i_const_lambda_2_3818_203_s)
            1'b0 : divValPreNormTrunc_uid1427_i_div_i304_i_const_lambda_2_3818_203_q = osig_uid1669_prodDivPreNormProd_uid1421_i_div_i304_i_const_lambda_2_3818_203_b;
            1'b1 : divValPreNormTrunc_uid1427_i_div_i304_i_const_lambda_2_3818_203_q = oFracXSE_mergedSignalTM_uid1424_i_div_i304_i_const_lambda_2_3818_203_q;
            default : divValPreNormTrunc_uid1427_i_div_i304_i_const_lambda_2_3818_203_q = 26'b0;
        endcase
    end

    // norm_uid1428_i_div_i304_i_const_lambda_2_3818_203(BITSELECT,1427)@28
    assign norm_uid1428_i_div_i304_i_const_lambda_2_3818_203_b = divValPreNormTrunc_uid1427_i_div_i304_i_const_lambda_2_3818_203_q[25:25];

    // rndOp_uid1436_i_div_i304_i_const_lambda_2_3818_203(BITJOIN,1435)@28
    assign rndOp_uid1436_i_div_i304_i_const_lambda_2_3818_203_q = {norm_uid1428_i_div_i304_i_const_lambda_2_3818_203_b, cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q, VCC_q};

    // expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203(SUB,1407)@26 + 1
    assign expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203_a = $unsigned({1'b0, redist206_expX_uid1370_i_div_i304_i_const_lambda_2_3818_203_b_26_mem_q});
    assign expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203_b = $unsigned({1'b0, redist233_expY_uid1161_i_div13_i305_i_const_lambda_2_3818_204_b_20_mem_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203_o <= $unsigned($signed(expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203_a) - $signed(expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203_b));
        end
    end
    assign expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203_q = $signed(expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203_o[8:0]);

    // expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_rhsMSBs_select_bit_select_merged(BITSELECT,3286)@27
    assign expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_rhsMSBs_select_bit_select_merged_b = expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203_q[8:1];
    assign expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_rhsMSBs_select_bit_select_merged_c = expXmY_uid1408_i_div_i304_i_const_lambda_2_3818_203_q[0:0];

    // expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_MSBs_sums(ADD,2876)@27 + 1
    assign expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_MSBs_sums_a = $unsigned({3'b000, expR_uid1197_i_div13_i305_i_const_lambda_2_3818_204_lhsMSBs_select_b_const_q});
    assign expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_MSBs_sums_b = $unsigned({{2{expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_rhsMSBs_select_bit_select_merged_b[7]}}, expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_rhsMSBs_select_bit_select_merged_b});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_MSBs_sums_o <= $unsigned($signed(expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_MSBs_sums_a) + $signed(expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_MSBs_sums_b));
        end
    end
    assign expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_MSBs_sums_q = $signed(expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_MSBs_sums_o[8:0]);

    // redist11_expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_rhsMSBs_select_bit_select_merged_c_1(DELAY,3335)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist11_expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_rhsMSBs_select_bit_select_merged_c_1_q <= expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_rhsMSBs_select_bit_select_merged_c;
        end
    end

    // expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_split_join(BITJOIN,2877)@28
    assign expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_split_join_q = {expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_MSBs_sums_q, redist11_expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_rhsMSBs_select_bit_select_merged_c_1_q};

    // divValPreNormHigh_uid1429_i_div_i304_i_const_lambda_2_3818_203(BITSELECT,1428)@28
    assign divValPreNormHigh_uid1429_i_div_i304_i_const_lambda_2_3818_203_in = divValPreNormTrunc_uid1427_i_div_i304_i_const_lambda_2_3818_203_q[24:0];
    assign divValPreNormHigh_uid1429_i_div_i304_i_const_lambda_2_3818_203_b = $signed(divValPreNormHigh_uid1429_i_div_i304_i_const_lambda_2_3818_203_in[24:1]);

    // divValPreNormLow_uid1430_i_div_i304_i_const_lambda_2_3818_203(BITSELECT,1429)@28
    assign divValPreNormLow_uid1430_i_div_i304_i_const_lambda_2_3818_203_in = divValPreNormTrunc_uid1427_i_div_i304_i_const_lambda_2_3818_203_q[23:0];
    assign divValPreNormLow_uid1430_i_div_i304_i_const_lambda_2_3818_203_b = $signed(divValPreNormLow_uid1430_i_div_i304_i_const_lambda_2_3818_203_in[23:0]);

    // normFracRnd_uid1431_i_div_i304_i_const_lambda_2_3818_203(MUX,1430)@28
    assign normFracRnd_uid1431_i_div_i304_i_const_lambda_2_3818_203_s = norm_uid1428_i_div_i304_i_const_lambda_2_3818_203_b;
    always_comb 
    begin
        unique case (normFracRnd_uid1431_i_div_i304_i_const_lambda_2_3818_203_s)
            1'b0 : normFracRnd_uid1431_i_div_i304_i_const_lambda_2_3818_203_q = divValPreNormLow_uid1430_i_div_i304_i_const_lambda_2_3818_203_b;
            1'b1 : normFracRnd_uid1431_i_div_i304_i_const_lambda_2_3818_203_q = divValPreNormHigh_uid1429_i_div_i304_i_const_lambda_2_3818_203_b;
            default : normFracRnd_uid1431_i_div_i304_i_const_lambda_2_3818_203_q = 24'b0;
        endcase
    end

    // expFracRnd_uid1432_i_div_i304_i_const_lambda_2_3818_203(BITJOIN,1431)@28
    assign expFracRnd_uid1432_i_div_i304_i_const_lambda_2_3818_203_q = {expR_uid1409_i_div_i304_i_const_lambda_2_3818_203_split_join_q, normFracRnd_uid1431_i_div_i304_i_const_lambda_2_3818_203_q};

    // expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203(ADD,1436)@28 + 1
    assign expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_a = $unsigned({{2{expFracRnd_uid1432_i_div_i304_i_const_lambda_2_3818_203_q[33]}}, expFracRnd_uid1432_i_div_i304_i_const_lambda_2_3818_203_q});
    assign expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_b = $unsigned({11'b00000000000, rndOp_uid1436_i_div_i304_i_const_lambda_2_3818_203_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_o <= $unsigned($signed(expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_a) + $signed(expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_b));
        end
    end
    assign expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_q = $signed(expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_o[34:0]);

    // excRPreExc_uid1440_i_div_i304_i_const_lambda_2_3818_203(BITSELECT,1439)@29
    assign excRPreExc_uid1440_i_div_i304_i_const_lambda_2_3818_203_in = expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_q[31:0];
    assign excRPreExc_uid1440_i_div_i304_i_const_lambda_2_3818_203_b = $signed(excRPreExc_uid1440_i_div_i304_i_const_lambda_2_3818_203_in[31:24]);

    // redist196_excRPreExc_uid1440_i_div_i304_i_const_lambda_2_3818_203_b_1(DELAY,3520)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist196_excRPreExc_uid1440_i_div_i304_i_const_lambda_2_3818_203_b_1_q <= excRPreExc_uid1440_i_div_i304_i_const_lambda_2_3818_203_b;
        end
    end

    // excXIYR_uid1454_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1453)@29
    assign excXIYR_uid1454_i_div_i304_i_const_lambda_2_3818_203_q = $signed(excI_x_uid1388_i_div_i304_i_const_lambda_2_3818_203_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q);

    // excXIYZ_uid1453_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1452)@29
    assign excXIYZ_uid1453_i_div_i304_i_const_lambda_2_3818_203_q = $signed(excI_x_uid1388_i_div_i304_i_const_lambda_2_3818_203_q & redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q);

    // expRExt_uid1441_i_div_i304_i_const_lambda_2_3818_203(BITSELECT,1440)@29
    assign expRExt_uid1441_i_div_i304_i_const_lambda_2_3818_203_b = expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_q[34:24];

    // expOvf_uid1445_i_div_i304_i_const_lambda_2_3818_203(COMPARE,1444)@29
    assign expOvf_uid1445_i_div_i304_i_const_lambda_2_3818_203_a = $unsigned({{2{expRExt_uid1441_i_div_i304_i_const_lambda_2_3818_203_b[10]}}, expRExt_uid1441_i_div_i304_i_const_lambda_2_3818_203_b});
    assign expOvf_uid1445_i_div_i304_i_const_lambda_2_3818_203_b = $unsigned({5'b00000, cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q});
    assign expOvf_uid1445_i_div_i304_i_const_lambda_2_3818_203_o = $unsigned($signed(expOvf_uid1445_i_div_i304_i_const_lambda_2_3818_203_a) - $signed(expOvf_uid1445_i_div_i304_i_const_lambda_2_3818_203_b));
    assign expOvf_uid1445_i_div_i304_i_const_lambda_2_3818_203_n[0] = ~ (expOvf_uid1445_i_div_i304_i_const_lambda_2_3818_203_o[12]);

    // invExpXIsMax_uid1390_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1389)@29
    assign invExpXIsMax_uid1390_i_div_i304_i_const_lambda_2_3818_203_q = $signed(~ (redist202_expXIsMax_uid1385_i_div_i304_i_const_lambda_2_3818_203_q_3_q));

    // InvExpXIsZero_uid1391_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1390)@29
    assign InvExpXIsZero_uid1391_i_div_i304_i_const_lambda_2_3818_203_q = $signed(~ (redist203_excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_q_3_q));

    // excR_x_uid1392_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1391)@29
    assign excR_x_uid1392_i_div_i304_i_const_lambda_2_3818_203_q = $signed(InvExpXIsZero_uid1391_i_div_i304_i_const_lambda_2_3818_203_q & invExpXIsMax_uid1390_i_div_i304_i_const_lambda_2_3818_203_q);

    // excXRYROvf_uid1452_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1451)@29
    assign excXRYROvf_uid1452_i_div_i304_i_const_lambda_2_3818_203_q = $signed(excR_x_uid1392_i_div_i304_i_const_lambda_2_3818_203_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q & expOvf_uid1445_i_div_i304_i_const_lambda_2_3818_203_n);

    // excXRYZ_uid1451_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1450)@29
    assign excXRYZ_uid1451_i_div_i304_i_const_lambda_2_3818_203_q = $signed(excR_x_uid1392_i_div_i304_i_const_lambda_2_3818_203_q & redist228_excZ_y_uid1186_i_div13_i305_i_const_lambda_2_3818_204_q_3_q);

    // excRInf_uid1455_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1454)@29
    assign excRInf_uid1455_i_div_i304_i_const_lambda_2_3818_203_q = $signed(excXRYZ_uid1451_i_div_i304_i_const_lambda_2_3818_203_q | excXRYROvf_uid1452_i_div_i304_i_const_lambda_2_3818_203_q | excXIYZ_uid1453_i_div_i304_i_const_lambda_2_3818_203_q | excXIYR_uid1454_i_div_i304_i_const_lambda_2_3818_203_q);

    // xRegOrZero_uid1448_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1447)@29
    assign xRegOrZero_uid1448_i_div_i304_i_const_lambda_2_3818_203_q = $signed(excR_x_uid1392_i_div_i304_i_const_lambda_2_3818_203_q | redist203_excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_q_3_q);

    // regOrZeroOverInf_uid1449_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1448)@29
    assign regOrZeroOverInf_uid1449_i_div_i304_i_const_lambda_2_3818_203_q = $signed(xRegOrZero_uid1448_i_div_i304_i_const_lambda_2_3818_203_q & excI_y_uid1190_i_div13_i305_i_const_lambda_2_3818_204_q);

    // expUdf_uid1442_i_div_i304_i_const_lambda_2_3818_203(COMPARE,1441)@29
    assign expUdf_uid1442_i_div_i304_i_const_lambda_2_3818_203_a = $unsigned({12'b000000000000, GND_q});
    assign expUdf_uid1442_i_div_i304_i_const_lambda_2_3818_203_b = $unsigned({{2{expRExt_uid1441_i_div_i304_i_const_lambda_2_3818_203_b[10]}}, expRExt_uid1441_i_div_i304_i_const_lambda_2_3818_203_b});
    assign expUdf_uid1442_i_div_i304_i_const_lambda_2_3818_203_o = $unsigned($signed(expUdf_uid1442_i_div_i304_i_const_lambda_2_3818_203_a) - $signed(expUdf_uid1442_i_div_i304_i_const_lambda_2_3818_203_b));
    assign expUdf_uid1442_i_div_i304_i_const_lambda_2_3818_203_n[0] = ~ (expUdf_uid1442_i_div_i304_i_const_lambda_2_3818_203_o[12]);

    // regOverRegWithUf_uid1447_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1446)@29
    assign regOverRegWithUf_uid1447_i_div_i304_i_const_lambda_2_3818_203_q = $signed(expUdf_uid1442_i_div_i304_i_const_lambda_2_3818_203_n & excR_x_uid1392_i_div_i304_i_const_lambda_2_3818_203_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q);

    // zeroOverReg_uid1446_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1445)@29
    assign zeroOverReg_uid1446_i_div_i304_i_const_lambda_2_3818_203_q = $signed(redist203_excZ_x_uid1384_i_div_i304_i_const_lambda_2_3818_203_q_3_q & excR_y_uid1194_i_div13_i305_i_const_lambda_2_3818_204_q);

    // excRZero_uid1450_i_div_i304_i_const_lambda_2_3818_203(LOGICAL,1449)@29
    assign excRZero_uid1450_i_div_i304_i_const_lambda_2_3818_203_q = $signed(zeroOverReg_uid1446_i_div_i304_i_const_lambda_2_3818_203_q | regOverRegWithUf_uid1447_i_div_i304_i_const_lambda_2_3818_203_q | regOrZeroOverInf_uid1449_i_div_i304_i_const_lambda_2_3818_203_q);

    // concExc_uid1459_i_div_i304_i_const_lambda_2_3818_203(BITJOIN,1458)@29
    assign concExc_uid1459_i_div_i304_i_const_lambda_2_3818_203_q = {excRNaN_uid1458_i_div_i304_i_const_lambda_2_3818_203_q, excRInf_uid1455_i_div_i304_i_const_lambda_2_3818_203_q, excRZero_uid1450_i_div_i304_i_const_lambda_2_3818_203_q};

    // excREnc_uid1460_i_div_i304_i_const_lambda_2_3818_203(LOOKUP,1459)@29 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1459_i_div_i304_i_const_lambda_2_3818_203_q)
                3'b000 : excREnc_uid1460_i_div_i304_i_const_lambda_2_3818_203_q <= 2'b01;
                3'b001 : excREnc_uid1460_i_div_i304_i_const_lambda_2_3818_203_q <= 2'b00;
                3'b010 : excREnc_uid1460_i_div_i304_i_const_lambda_2_3818_203_q <= 2'b10;
                3'b011 : excREnc_uid1460_i_div_i304_i_const_lambda_2_3818_203_q <= 2'b00;
                3'b100 : excREnc_uid1460_i_div_i304_i_const_lambda_2_3818_203_q <= 2'b11;
                3'b101 : excREnc_uid1460_i_div_i304_i_const_lambda_2_3818_203_q <= 2'b00;
                3'b110 : excREnc_uid1460_i_div_i304_i_const_lambda_2_3818_203_q <= 2'b00;
                3'b111 : excREnc_uid1460_i_div_i304_i_const_lambda_2_3818_203_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1460_i_div_i304_i_const_lambda_2_3818_203_q <= 2'bxx;
                          end
            endcase
        end
    end

    // expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203(MUX,1467)@30 + 1
    assign expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_s = excREnc_uid1460_i_div_i304_i_const_lambda_2_3818_203_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_s)
                2'b00 : expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q <= i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q;
                2'b01 : expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q <= redist196_excRPreExc_uid1440_i_div_i304_i_const_lambda_2_3818_203_b_1_q;
                2'b10 : expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q <= cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q;
                2'b11 : expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q <= cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q;
                default : expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q <= 8'b0;
            endcase
        end
    end

    // redist194_expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q_4(DELAY,3518)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist194_expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q_4_delay_0 <= $unsigned(expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q);
            redist194_expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q_4_delay_1 <= redist194_expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q_4_delay_0;
            redist194_expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q_4_q <= $signed(redist194_expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q_4_delay_1);
        end
    end

    // fracRPreExc_uid1439_i_div_i304_i_const_lambda_2_3818_203(BITSELECT,1438)@29
    assign fracRPreExc_uid1439_i_div_i304_i_const_lambda_2_3818_203_in = expFracPostRnd_uid1437_i_div_i304_i_const_lambda_2_3818_203_q[23:0];
    assign fracRPreExc_uid1439_i_div_i304_i_const_lambda_2_3818_203_b = $signed(fracRPreExc_uid1439_i_div_i304_i_const_lambda_2_3818_203_in[23:1]);

    // redist197_fracRPreExc_uid1439_i_div_i304_i_const_lambda_2_3818_203_b_1(DELAY,3521)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist197_fracRPreExc_uid1439_i_div_i304_i_const_lambda_2_3818_203_b_1_q <= fracRPreExc_uid1439_i_div_i304_i_const_lambda_2_3818_203_b;
        end
    end

    // fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203(MUX,1463)@30 + 1
    assign fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_s = excREnc_uid1460_i_div_i304_i_const_lambda_2_3818_203_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_s)
                2'b00 : fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q <= cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q;
                2'b01 : fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q <= redist197_fracRPreExc_uid1439_i_div_i304_i_const_lambda_2_3818_203_b_1_q;
                2'b10 : fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q <= cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q;
                2'b11 : fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q <= oneFracRPostExc2_uid1097_i_conv25_i318_i_const_lambda_2_3818_220_q;
                default : fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q <= 23'b0;
            endcase
        end
    end

    // redist195_fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q_4(DELAY,3519)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist195_fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q_4_delay_0 <= $unsigned(fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q);
            redist195_fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q_4_delay_1 <= redist195_fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q_4_delay_0;
            redist195_fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q_4_q <= $signed(redist195_fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q_4_delay_1);
        end
    end

    // divR_uid1471_i_div_i304_i_const_lambda_2_3818_203(BITJOIN,1470)@34
    assign divR_uid1471_i_div_i304_i_const_lambda_2_3818_203_q = {redist193_sRPostExc_uid1470_i_div_i304_i_const_lambda_2_3818_203_q_5_q, redist194_expRPostExc_uid1468_i_div_i304_i_const_lambda_2_3818_203_q_4_q, redist195_fracRPostExc_uid1464_i_div_i304_i_const_lambda_2_3818_203_q_4_q};

    // i_sub_i306_i_const_lambda_2_3818_205_impl(FPCOLUMN,2598)@34 + 3
    assign i_sub_i306_i_const_lambda_2_3818_205_impl_ax0 = $unsigned(c_float_0xBFD7F8F480000000_3818_276_q_const_q);
    assign i_sub_i306_i_const_lambda_2_3818_205_impl_ay0 = divR_uid1471_i_div_i304_i_const_lambda_2_3818_203_q;
    assign i_sub_i306_i_const_lambda_2_3818_205_impl_reset0 = 1'b0;
    assign i_sub_i306_i_const_lambda_2_3818_205_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_sub_i306_i_const_lambda_2_3818_205_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_sub_i306_i_const_lambda_2_3818_205_impl_ena0 }),
        .clr({ i_sub_i306_i_const_lambda_2_3818_205_impl_reset0, i_sub_i306_i_const_lambda_2_3818_205_impl_reset0 }),
        .fp32_adder_a(i_sub_i306_i_const_lambda_2_3818_205_impl_ax0),
        .fp32_adder_b(i_sub_i306_i_const_lambda_2_3818_205_impl_ay0),
        .fp32_result(i_sub_i306_i_const_lambda_2_3818_205_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist38_i_sub_i306_i_const_lambda_2_3818_205_impl_q0_1(DELAY,3362)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist38_i_sub_i306_i_const_lambda_2_3818_205_impl_q0_1_q <= i_sub_i306_i_const_lambda_2_3818_205_impl_q0;
        end
    end

    // i_unnamed_const_lambda_2_3818_206_impl(FPCOLUMN,2608)@38 + 3
    assign i_unnamed_const_lambda_2_3818_206_impl_ay0 = redist38_i_sub_i306_i_const_lambda_2_3818_205_impl_q0_1_q;
    assign i_unnamed_const_lambda_2_3818_206_impl_az0 = redist38_i_sub_i306_i_const_lambda_2_3818_205_impl_q0_1_q;
    assign i_unnamed_const_lambda_2_3818_206_impl_reset0 = 1'b0;
    assign i_unnamed_const_lambda_2_3818_206_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_unnamed_const_lambda_2_3818_206_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_unnamed_const_lambda_2_3818_206_impl_ena0 }),
        .clr({ i_unnamed_const_lambda_2_3818_206_impl_reset0, i_unnamed_const_lambda_2_3818_206_impl_reset0 }),
        .fp32_mult_a(i_unnamed_const_lambda_2_3818_206_impl_ay0),
        .fp32_mult_b(i_unnamed_const_lambda_2_3818_206_impl_az0),
        .fp32_result(i_unnamed_const_lambda_2_3818_206_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist34_i_unnamed_const_lambda_2_3818_206_impl_q0_1(DELAY,3358)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist34_i_unnamed_const_lambda_2_3818_206_impl_q0_1_q <= i_unnamed_const_lambda_2_3818_206_impl_q0;
        end
    end

    // i_mul18_i311_i_const_lambda_2_3818_207_impl(FPCOLUMN,2556)@42 + 3
    assign i_mul18_i311_i_const_lambda_2_3818_207_impl_ay0 = c_float_0x4053C30200000000_3818_277_q_const_q;
    assign i_mul18_i311_i_const_lambda_2_3818_207_impl_az0 = redist34_i_unnamed_const_lambda_2_3818_206_impl_q0_1_q;
    assign i_mul18_i311_i_const_lambda_2_3818_207_impl_reset0 = 1'b0;
    assign i_mul18_i311_i_const_lambda_2_3818_207_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_mul18_i311_i_const_lambda_2_3818_207_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_mul18_i311_i_const_lambda_2_3818_207_impl_ena0 }),
        .clr({ i_mul18_i311_i_const_lambda_2_3818_207_impl_reset0, i_mul18_i311_i_const_lambda_2_3818_207_impl_reset0 }),
        .fp32_mult_a(i_mul18_i311_i_const_lambda_2_3818_207_impl_ay0),
        .fp32_mult_b(i_mul18_i311_i_const_lambda_2_3818_207_impl_az0),
        .fp32_result(i_mul18_i311_i_const_lambda_2_3818_207_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // signX_uid899_i_conv19_i312_i_const_lambda_2_3818_208(BITSELECT,898)@45
    assign signX_uid899_i_conv19_i312_i_const_lambda_2_3818_208_b = i_mul18_i311_i_const_lambda_2_3818_207_impl_q0[31:31];

    // redist258_signX_uid899_i_conv19_i312_i_const_lambda_2_3818_208_b_2(DELAY,3582)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist258_signX_uid899_i_conv19_i312_i_const_lambda_2_3818_208_b_2_delay_0 <= $unsigned(signX_uid899_i_conv19_i312_i_const_lambda_2_3818_208_b);
            redist258_signX_uid899_i_conv19_i312_i_const_lambda_2_3818_208_b_2_q <= $signed(redist258_signX_uid899_i_conv19_i312_i_const_lambda_2_3818_208_b_2_delay_0);
        end
    end

    // exp_x_uid865_i_conv19_i312_i_const_lambda_2_3818_208(BITSELECT,864)@45
    assign exp_x_uid865_i_conv19_i312_i_const_lambda_2_3818_208_b = $signed(i_mul18_i311_i_const_lambda_2_3818_207_impl_q0[30:23]);

    // expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_rhsMSBs_select_bit_select_merged(BITSELECT,3278)@45
    assign expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_rhsMSBs_select_bit_select_merged_b = $signed(exp_x_uid865_i_conv19_i312_i_const_lambda_2_3818_208_b[7:7]);
    assign expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_rhsMSBs_select_bit_select_merged_c = $signed(exp_x_uid865_i_conv19_i312_i_const_lambda_2_3818_208_b[6:0]);

    // expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_MSBs_sums(ADD,2846)@45 + 1
    assign expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_MSBs_sums_a = $unsigned({{2{expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_lhsMSBs_select_b_const_q[4]}}, expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_lhsMSBs_select_b_const_q});
    assign expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_MSBs_sums_b = $unsigned({6'b000000, expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_rhsMSBs_select_bit_select_merged_b});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_MSBs_sums_o <= $unsigned($signed(expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_MSBs_sums_a) + $signed(expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_MSBs_sums_b));
        end
    end
    assign expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_MSBs_sums_q = $signed(expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_MSBs_sums_o[5:0]);

    // redist17_expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_rhsMSBs_select_bit_select_merged_c_1(DELAY,3341)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist17_expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_rhsMSBs_select_bit_select_merged_c_1_q <= expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_rhsMSBs_select_bit_select_merged_c;
        end
    end

    // expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_split_join(BITJOIN,2847)@46
    assign expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_split_join_q = {expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_MSBs_sums_q, redist17_expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_rhsMSBs_select_bit_select_merged_c_1_q};

    // expR_uid881_i_conv19_i312_i_const_lambda_2_3818_208(BITSELECT,880)@46
    assign expR_uid881_i_conv19_i312_i_const_lambda_2_3818_208_in = expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_split_join_q[10:0];
    assign expR_uid881_i_conv19_i312_i_const_lambda_2_3818_208_b = $signed(expR_uid881_i_conv19_i312_i_const_lambda_2_3818_208_in[10:0]);

    // redist259_expR_uid881_i_conv19_i312_i_const_lambda_2_3818_208_b_1(DELAY,3583)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist259_expR_uid881_i_conv19_i312_i_const_lambda_2_3818_208_b_1_q <= expR_uid881_i_conv19_i312_i_const_lambda_2_3818_208_b;
        end
    end

    // frac_x_uid866_i_conv19_i312_i_const_lambda_2_3818_208(BITSELECT,865)@45
    assign frac_x_uid866_i_conv19_i312_i_const_lambda_2_3818_208_b = $signed(i_mul18_i311_i_const_lambda_2_3818_207_impl_q0[22:0]);

    // redist260_frac_x_uid866_i_conv19_i312_i_const_lambda_2_3818_208_b_1(DELAY,3584)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist260_frac_x_uid866_i_conv19_i312_i_const_lambda_2_3818_208_b_1_q <= frac_x_uid866_i_conv19_i312_i_const_lambda_2_3818_208_b;
        end
    end

    // fracXIsZero_uid869_i_conv19_i312_i_const_lambda_2_3818_208(LOGICAL,868)@46
    assign fracXIsZero_uid869_i_conv19_i312_i_const_lambda_2_3818_208_q = cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q == redist260_frac_x_uid866_i_conv19_i312_i_const_lambda_2_3818_208_b_1_q ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid870_i_conv19_i312_i_const_lambda_2_3818_208(LOGICAL,869)@46
    assign fracXIsNotZero_uid870_i_conv19_i312_i_const_lambda_2_3818_208_q = $signed(~ (fracXIsZero_uid869_i_conv19_i312_i_const_lambda_2_3818_208_q));

    // expXIsMax_uid868_i_conv19_i312_i_const_lambda_2_3818_208(LOGICAL,867)@45 + 1
    assign expXIsMax_uid868_i_conv19_i312_i_const_lambda_2_3818_208_qi = $unsigned(exp_x_uid865_i_conv19_i312_i_const_lambda_2_3818_208_b == cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid868_i_conv19_i312_i_const_lambda_2_3818_208_delay ( .xin(expXIsMax_uid868_i_conv19_i312_i_const_lambda_2_3818_208_qi), .xout(expXIsMax_uid868_i_conv19_i312_i_const_lambda_2_3818_208_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excN_x_uid872_i_conv19_i312_i_const_lambda_2_3818_208(LOGICAL,871)@46
    assign excN_x_uid872_i_conv19_i312_i_const_lambda_2_3818_208_q = $signed(expXIsMax_uid868_i_conv19_i312_i_const_lambda_2_3818_208_q & fracXIsNotZero_uid870_i_conv19_i312_i_const_lambda_2_3818_208_q);

    // expOvf_uid884_i_conv19_i312_i_const_lambda_2_3818_208(COMPARE,883)@46
    assign expOvf_uid884_i_conv19_i312_i_const_lambda_2_3818_208_a = $unsigned({{2{expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_split_join_q[12]}}, expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_split_join_q});
    assign expOvf_uid884_i_conv19_i312_i_const_lambda_2_3818_208_b = $unsigned({4'b0000, expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q});
    assign expOvf_uid884_i_conv19_i312_i_const_lambda_2_3818_208_o = $unsigned($signed(expOvf_uid884_i_conv19_i312_i_const_lambda_2_3818_208_a) - $signed(expOvf_uid884_i_conv19_i312_i_const_lambda_2_3818_208_b));
    assign expOvf_uid884_i_conv19_i312_i_const_lambda_2_3818_208_n[0] = ~ (expOvf_uid884_i_conv19_i312_i_const_lambda_2_3818_208_o[14]);

    // invExpXIsMax_uid873_i_conv19_i312_i_const_lambda_2_3818_208(LOGICAL,872)@46
    assign invExpXIsMax_uid873_i_conv19_i312_i_const_lambda_2_3818_208_q = $signed(~ (expXIsMax_uid868_i_conv19_i312_i_const_lambda_2_3818_208_q));

    // excZ_x_uid867_i_conv19_i312_i_const_lambda_2_3818_208(LOGICAL,866)@45 + 1
    assign excZ_x_uid867_i_conv19_i312_i_const_lambda_2_3818_208_qi = $unsigned(exp_x_uid865_i_conv19_i312_i_const_lambda_2_3818_208_b == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_x_uid867_i_conv19_i312_i_const_lambda_2_3818_208_delay ( .xin(excZ_x_uid867_i_conv19_i312_i_const_lambda_2_3818_208_qi), .xout(excZ_x_uid867_i_conv19_i312_i_const_lambda_2_3818_208_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // InvExpXIsZero_uid874_i_conv19_i312_i_const_lambda_2_3818_208(LOGICAL,873)@46
    assign InvExpXIsZero_uid874_i_conv19_i312_i_const_lambda_2_3818_208_q = $signed(~ (excZ_x_uid867_i_conv19_i312_i_const_lambda_2_3818_208_q));

    // excR_x_uid875_i_conv19_i312_i_const_lambda_2_3818_208(LOGICAL,874)@46
    assign excR_x_uid875_i_conv19_i312_i_const_lambda_2_3818_208_q = $signed(InvExpXIsZero_uid874_i_conv19_i312_i_const_lambda_2_3818_208_q & invExpXIsMax_uid873_i_conv19_i312_i_const_lambda_2_3818_208_q);

    // inRegAndOvf_uid887_i_conv19_i312_i_const_lambda_2_3818_208(LOGICAL,886)@46
    assign inRegAndOvf_uid887_i_conv19_i312_i_const_lambda_2_3818_208_q = $signed(excR_x_uid875_i_conv19_i312_i_const_lambda_2_3818_208_q & expOvf_uid884_i_conv19_i312_i_const_lambda_2_3818_208_n);

    // excI_x_uid871_i_conv19_i312_i_const_lambda_2_3818_208(LOGICAL,870)@46
    assign excI_x_uid871_i_conv19_i312_i_const_lambda_2_3818_208_q = $signed(expXIsMax_uid868_i_conv19_i312_i_const_lambda_2_3818_208_q & fracXIsZero_uid869_i_conv19_i312_i_const_lambda_2_3818_208_q);

    // excRInf_uid888_i_conv19_i312_i_const_lambda_2_3818_208(LOGICAL,887)@46
    assign excRInf_uid888_i_conv19_i312_i_const_lambda_2_3818_208_q = $signed(excI_x_uid871_i_conv19_i312_i_const_lambda_2_3818_208_q | inRegAndOvf_uid887_i_conv19_i312_i_const_lambda_2_3818_208_q);

    // expUdf_uid882_i_conv19_i312_i_const_lambda_2_3818_208(COMPARE,881)@46
    assign expUdf_uid882_i_conv19_i312_i_const_lambda_2_3818_208_a = $unsigned({14'b00000000000000, GND_q});
    assign expUdf_uid882_i_conv19_i312_i_const_lambda_2_3818_208_b = $unsigned({{2{expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_split_join_q[12]}}, expRExt_uid880_i_conv19_i312_i_const_lambda_2_3818_208_split_join_q});
    assign expUdf_uid882_i_conv19_i312_i_const_lambda_2_3818_208_o = $unsigned($signed(expUdf_uid882_i_conv19_i312_i_const_lambda_2_3818_208_a) - $signed(expUdf_uid882_i_conv19_i312_i_const_lambda_2_3818_208_b));
    assign expUdf_uid882_i_conv19_i312_i_const_lambda_2_3818_208_n[0] = ~ (expUdf_uid882_i_conv19_i312_i_const_lambda_2_3818_208_o[14]);

    // inRegAndUdf_uid885_i_conv19_i312_i_const_lambda_2_3818_208(LOGICAL,884)@46
    assign inRegAndUdf_uid885_i_conv19_i312_i_const_lambda_2_3818_208_q = $signed(excR_x_uid875_i_conv19_i312_i_const_lambda_2_3818_208_q & expUdf_uid882_i_conv19_i312_i_const_lambda_2_3818_208_n);

    // excRZero_uid886_i_conv19_i312_i_const_lambda_2_3818_208(LOGICAL,885)@46
    assign excRZero_uid886_i_conv19_i312_i_const_lambda_2_3818_208_q = $signed(excZ_x_uid867_i_conv19_i312_i_const_lambda_2_3818_208_q | inRegAndUdf_uid885_i_conv19_i312_i_const_lambda_2_3818_208_q);

    // concExc_uid889_i_conv19_i312_i_const_lambda_2_3818_208(BITJOIN,888)@46
    assign concExc_uid889_i_conv19_i312_i_const_lambda_2_3818_208_q = {excN_x_uid872_i_conv19_i312_i_const_lambda_2_3818_208_q, excRInf_uid888_i_conv19_i312_i_const_lambda_2_3818_208_q, excRZero_uid886_i_conv19_i312_i_const_lambda_2_3818_208_q};

    // excREnc_uid890_i_conv19_i312_i_const_lambda_2_3818_208(LOOKUP,889)@46 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid889_i_conv19_i312_i_const_lambda_2_3818_208_q)
                3'b000 : excREnc_uid890_i_conv19_i312_i_const_lambda_2_3818_208_q <= 2'b01;
                3'b001 : excREnc_uid890_i_conv19_i312_i_const_lambda_2_3818_208_q <= 2'b00;
                3'b010 : excREnc_uid890_i_conv19_i312_i_const_lambda_2_3818_208_q <= 2'b10;
                3'b011 : excREnc_uid890_i_conv19_i312_i_const_lambda_2_3818_208_q <= 2'b00;
                3'b100 : excREnc_uid890_i_conv19_i312_i_const_lambda_2_3818_208_q <= 2'b11;
                3'b101 : excREnc_uid890_i_conv19_i312_i_const_lambda_2_3818_208_q <= 2'b00;
                3'b110 : excREnc_uid890_i_conv19_i312_i_const_lambda_2_3818_208_q <= 2'b00;
                3'b111 : excREnc_uid890_i_conv19_i312_i_const_lambda_2_3818_208_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid890_i_conv19_i312_i_const_lambda_2_3818_208_q <= 2'bxx;
                          end
            endcase
        end
    end

    // expRPostExc_uid898_i_conv19_i312_i_const_lambda_2_3818_208(MUX,897)@47
    assign expRPostExc_uid898_i_conv19_i312_i_const_lambda_2_3818_208_s = excREnc_uid890_i_conv19_i312_i_const_lambda_2_3818_208_q;
    always_comb 
    begin
        unique case (expRPostExc_uid898_i_conv19_i312_i_const_lambda_2_3818_208_s)
            2'b00 : expRPostExc_uid898_i_conv19_i312_i_const_lambda_2_3818_208_q = i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q;
            2'b01 : expRPostExc_uid898_i_conv19_i312_i_const_lambda_2_3818_208_q = redist259_expR_uid881_i_conv19_i312_i_const_lambda_2_3818_208_b_1_q;
            2'b10 : expRPostExc_uid898_i_conv19_i312_i_const_lambda_2_3818_208_q = expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q;
            2'b11 : expRPostExc_uid898_i_conv19_i312_i_const_lambda_2_3818_208_q = expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q;
            default : expRPostExc_uid898_i_conv19_i312_i_const_lambda_2_3818_208_q = 11'b0;
        endcase
    end

    // redist261_frac_x_uid866_i_conv19_i312_i_const_lambda_2_3818_208_b_2(DELAY,3585)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist261_frac_x_uid866_i_conv19_i312_i_const_lambda_2_3818_208_b_2_q <= redist260_frac_x_uid866_i_conv19_i312_i_const_lambda_2_3818_208_b_1_q;
        end
    end

    // fracR_uid879_i_conv19_i312_i_const_lambda_2_3818_208(BITJOIN,878)@47
    assign fracR_uid879_i_conv19_i312_i_const_lambda_2_3818_208_q = {redist261_frac_x_uid866_i_conv19_i312_i_const_lambda_2_3818_208_b_2_q, i_and147_i_const_lambda_2_3818_69_vt_const_31_q};

    // fracRPostExc_uid894_i_conv19_i312_i_const_lambda_2_3818_208(MUX,893)@47
    assign fracRPostExc_uid894_i_conv19_i312_i_const_lambda_2_3818_208_s = excREnc_uid890_i_conv19_i312_i_const_lambda_2_3818_208_q;
    always_comb 
    begin
        unique case (fracRPostExc_uid894_i_conv19_i312_i_const_lambda_2_3818_208_s)
            2'b00 : fracRPostExc_uid894_i_conv19_i312_i_const_lambda_2_3818_208_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            2'b01 : fracRPostExc_uid894_i_conv19_i312_i_const_lambda_2_3818_208_q = fracR_uid879_i_conv19_i312_i_const_lambda_2_3818_208_q;
            2'b10 : fracRPostExc_uid894_i_conv19_i312_i_const_lambda_2_3818_208_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            2'b11 : fracRPostExc_uid894_i_conv19_i312_i_const_lambda_2_3818_208_q = oneFracRPostExc2_uid891_i_conv19_i312_i_const_lambda_2_3818_208_q;
            default : fracRPostExc_uid894_i_conv19_i312_i_const_lambda_2_3818_208_q = 52'b0;
        endcase
    end

    // fpRes_uid900_i_conv19_i312_i_const_lambda_2_3818_208(BITJOIN,899)@47
    assign fpRes_uid900_i_conv19_i312_i_const_lambda_2_3818_208_q = {redist258_signX_uid899_i_conv19_i312_i_const_lambda_2_3818_208_b_2_q, expRPostExc_uid898_i_conv19_i312_i_const_lambda_2_3818_208_q, fracRPostExc_uid894_i_conv19_i312_i_const_lambda_2_3818_208_q};

    // sx_uid902_i_conv19_i312_i_neg_const_lambda_2_3818_213(BITSELECT,901)@47
    assign sx_uid902_i_conv19_i312_i_neg_const_lambda_2_3818_213_b = fpRes_uid900_i_conv19_i312_i_const_lambda_2_3818_208_q[63:63];

    // invSX_uid908_i_conv19_i312_i_neg_const_lambda_2_3818_213(LOGICAL,907)@47
    assign invSX_uid908_i_conv19_i312_i_neg_const_lambda_2_3818_213_q = $signed(~ (sx_uid902_i_conv19_i312_i_neg_const_lambda_2_3818_213_b));

    // expX_uid904_i_conv19_i312_i_neg_const_lambda_2_3818_213(BITSELECT,903)@47
    assign expX_uid904_i_conv19_i312_i_neg_const_lambda_2_3818_213_b = $signed(fpRes_uid900_i_conv19_i312_i_const_lambda_2_3818_208_q[62:52]);

    // fracX_uid903_i_conv19_i312_i_neg_const_lambda_2_3818_213(BITSELECT,902)@47
    assign fracX_uid903_i_conv19_i312_i_neg_const_lambda_2_3818_213_b = $signed(fpRes_uid900_i_conv19_i312_i_const_lambda_2_3818_208_q[51:0]);

    // expFracX_uid905_i_conv19_i312_i_neg_const_lambda_2_3818_213(BITJOIN,904)@47
    assign expFracX_uid905_i_conv19_i312_i_neg_const_lambda_2_3818_213_q = {expX_uid904_i_conv19_i312_i_neg_const_lambda_2_3818_213_b, fracX_uid903_i_conv19_i312_i_neg_const_lambda_2_3818_213_b};

    // negResult_uid909_i_conv19_i312_i_neg_const_lambda_2_3818_213(BITJOIN,908)@47
    assign negResult_uid909_i_conv19_i312_i_neg_const_lambda_2_3818_213_q = {invSX_uid908_i_conv19_i312_i_neg_const_lambda_2_3818_213_q, expFracX_uid905_i_conv19_i312_i_neg_const_lambda_2_3818_213_q};

    // exp_x_uid1812_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_bit_select_merged(BITSELECT,3279)@47
    assign exp_x_uid1812_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_bit_select_merged_b = negResult_uid909_i_conv19_i312_i_neg_const_lambda_2_3818_213_q[62:52];
    assign exp_x_uid1812_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_bit_select_merged_c = negResult_uid909_i_conv19_i312_i_neg_const_lambda_2_3818_213_q[51:0];

    // fracXIsZero_uid1816_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2(LOGICAL,1815)@47
    assign fracXIsZero_uid1816_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q == exp_x_uid1812_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_bit_select_merged_c ? 1'b1 : 1'b0;

    // fracXIsNotZero_uid1817_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2(LOGICAL,1816)@47
    assign fracXIsNotZero_uid1817_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = $signed(~ (fracXIsZero_uid1816_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q));

    // expXIsMax_uid1815_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2(LOGICAL,1814)@47
    assign expXIsMax_uid1815_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = exp_x_uid1812_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_bit_select_merged_b == expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q ? 1'b1 : 1'b0;

    // excN_x_uid1819_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2(LOGICAL,1818)@47 + 1
    assign excN_x_uid1819_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_qi = expXIsMax_uid1815_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q & fracXIsNotZero_uid1817_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excN_x_uid1819_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_delay ( .xin(excN_x_uid1819_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_qi), .xout(excN_x_uid1819_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excI_x_uid1818_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2(LOGICAL,1817)@47 + 1
    assign excI_x_uid1818_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_qi = expXIsMax_uid1815_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q & fracXIsZero_uid1816_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excI_x_uid1818_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_delay ( .xin(excI_x_uid1818_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_qi), .xout(excI_x_uid1818_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excZ_x_uid1814_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2(LOGICAL,1813)@47 + 1
    assign excZ_x_uid1814_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_qi = $unsigned(exp_x_uid1812_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_bit_select_merged_b == i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_x_uid1814_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_delay ( .xin(excZ_x_uid1814_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_qi), .xout(excZ_x_uid1814_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // concExc_uid1823_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2(BITJOIN,1822)@48
    assign concExc_uid1823_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = {excN_x_uid1819_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q, excI_x_uid1818_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q, excZ_x_uid1814_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q};

    // excXEnc_uid1824_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2(LOOKUP,1823)@48
    always_comb 
    begin
        // Begin reserved scope level
        unique case (concExc_uid1823_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q)
            3'b000 : excXEnc_uid1824_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = 2'b01;
            3'b001 : excXEnc_uid1824_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = 2'b00;
            3'b010 : excXEnc_uid1824_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = 2'b10;
            3'b011 : excXEnc_uid1824_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = 2'b00;
            3'b100 : excXEnc_uid1824_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = 2'b11;
            3'b101 : excXEnc_uid1824_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = 2'b00;
            3'b110 : excXEnc_uid1824_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = 2'b00;
            3'b111 : excXEnc_uid1824_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = 2'b00;
            default : begin
                          // unreachable
                          excXEnc_uid1824_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = 2'bxx;
                      end
        endcase
        // End reserved scope level
    end

    // redist257_negResult_uid909_i_conv19_i312_i_neg_const_lambda_2_3818_213_q_1(DELAY,3581)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist257_negResult_uid909_i_conv19_i312_i_neg_const_lambda_2_3818_213_q_1_q <= negResult_uid909_i_conv19_i312_i_neg_const_lambda_2_3818_213_q;
        end
    end

    // r_uid1826_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2(BITJOIN,1825)@48
    assign r_uid1826_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q = {excXEnc_uid1824_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q, redist257_negResult_uid909_i_conv19_i312_i_neg_const_lambda_2_3818_213_q_1_q};

    // sigY_uid1864_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1863)@48
    assign sigY_uid1864_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = r_uid1826_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q[63:63];

    // redist143_sigY_uid1864_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3467)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist143_sigY_uid1864_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= sigY_uid1864_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // expY_uid1863_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1862)@48
    assign expY_uid1863_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(r_uid1826_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q[62:52]);

    // redist144_expY_uid1863_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3468)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist144_expY_uid1863_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= expY_uid1863_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // fracY_uid1862_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1861)@48
    assign fracY_uid1862_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(r_uid1826_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q[51:0]);

    // redist145_fracY_uid1862_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3469)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist145_fracY_uid1862_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= fracY_uid1862_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // ypn_uid1865_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,1864)@49
    assign ypn_uid1865_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {redist143_sigY_uid1864_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q, redist144_expY_uid1863_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q, redist145_fracY_uid1862_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q};

    // expFracY_uid1857_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1856)@48
    assign expFracY_uid1857_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(r_uid1826_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q[62:0]);

    // expFracX_uid1856_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1855)@48
    assign expFracX_uid1856_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(R_uid1807_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[62:0]);

    // xGTEy_uid1858_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(COMPARE,1857)@48 + 1
    assign xGTEy_uid1858_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a = {2'b00, expFracX_uid1856_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b};
    assign xGTEy_uid1858_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = {2'b00, expFracY_uid1857_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            xGTEy_uid1858_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o <= $unsigned(xGTEy_uid1858_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a) - $unsigned(xGTEy_uid1858_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b);
        end
    end
    assign xGTEy_uid1858_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_n[0] = ~ (xGTEy_uid1858_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o[64]);

    // excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1846)@48
    assign excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(r_uid1826_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_2_q[65:64]);

    // redist147_excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3471)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist147_excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // excXZero_uid1852_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1851)@49
    assign excXZero_uid1852_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist147_excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q == i_add_i_const_lambda_2_3818_94_vt_const_2_q ? 1'b1 : 1'b0;

    // xGTEyOrYz_uid1859_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1858)@49
    assign xGTEyOrYz_uid1859_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(excXZero_uid1852_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q | xGTEy_uid1858_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_n);

    // excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1832)@48
    assign excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(R_uid1807_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q[65:64]);

    // redist149_excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3473)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist149_excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // excXZero_uid1838_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1837)@49
    assign excXZero_uid1838_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist149_excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q == i_add_i_const_lambda_2_3818_94_vt_const_2_q ? 1'b1 : 1'b0;

    // invExcXZ_uid1860_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1859)@49
    assign invExcXZ_uid1860_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(~ (excXZero_uid1838_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q));

    // xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1860)@49
    assign xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(invExcXZ_uid1860_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q & xGTEyOrYz_uid1859_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);

    // aSig_uid1869_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1868)@49
    assign aSig_uid1869_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (aSig_uid1869_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            1'b0 : aSig_uid1869_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = ypn_uid1865_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            1'b1 : aSig_uid1869_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist142_xMuxRange_uid1867_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
            default : aSig_uid1869_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 64'b0;
        endcase
    end

    // fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1880)@49
    assign fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = aSig_uid1869_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[51:0];
    assign fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[51:0]);

    // redist132_fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3(DELAY,3456)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist132_fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_delay_0 <= $unsigned(fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b);
            redist132_fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_delay_1 <= redist132_fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_delay_0;
            redist132_fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_q <= $signed(redist132_fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_delay_1);
        end
    end

    // oFracA_uid1899_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,1898)@52
    assign oFracA_uid1899_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {VCC_q, redist132_fracA_uid1881_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_q};

    // oFracAE_uid1900_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,1899)@52
    assign oFracAE_uid1900_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {GND_q, oFracA_uid1899_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q, GND_q, GND_q};

    // fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_lhsMSBs_select(BITSELECT,3022)@52
    assign fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_lhsMSBs_select_b = oFracAE_uid1900_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[55:2];

    // fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_MSBs_sums(ADD,3023)@52
    assign fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_MSBs_sums_a = $unsigned({{1{fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_lhsMSBs_select_b[53]}}, fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_lhsMSBs_select_b});
    assign fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_MSBs_sums_b = $unsigned({{1{fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_b[53]}}, fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_b});
    assign fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_MSBs_sums_o = $unsigned($signed(fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_MSBs_sums_a) + $signed(fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_MSBs_sums_b));
    assign fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_MSBs_sums_q = $signed(fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_MSBs_sums_o[54:0]);

    // bSig_uid1870_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1869)@49
    assign bSig_uid1870_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (bSig_uid1870_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            1'b0 : bSig_uid1870_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist142_xMuxRange_uid1867_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
            1'b1 : bSig_uid1870_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = ypn_uid1865_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            default : bSig_uid1870_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 64'b0;
        endcase
    end

    // sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1883)@49
    assign sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = bSig_uid1870_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[63:63];

    // redist127_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3451)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist127_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1882)@49
    assign sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = aSig_uid1869_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[63:63];

    // redist129_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3453)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist129_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // effSub_uid1885_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1884)@50
    assign effSub_uid1885_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(redist129_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q ^ redist127_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q);

    // excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1877)@49 + 1
    assign excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
                1'b0 : excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= excXZero_uid1838_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
                1'b1 : excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= excXZero_uid1852_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
                default : excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 1'b0;
            endcase
        end
    end

    // invExcBZ_uid1893_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1892)@50
    assign invExcBZ_uid1893_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(~ (excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q));

    // fracB_uid1882_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1881)@49
    assign fracB_uid1882_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = bSig_uid1870_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[51:0];
    assign fracB_uid1882_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(fracB_uid1882_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[51:0]);

    // redist131_fracB_uid1882_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3455)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist131_fracB_uid1882_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= fracB_uid1882_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // fracBz_uid1891_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1890)@50
    assign fracBz_uid1891_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (fracBz_uid1891_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            1'b0 : fracBz_uid1891_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist131_fracB_uid1882_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
            1'b1 : fracBz_uid1891_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            default : fracBz_uid1891_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 52'b0;
        endcase
    end

    // oFracB_uid1894_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,1893)@50
    assign oFracB_uid1894_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {invExcBZ_uid1893_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q, fracBz_uid1891_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q};

    // oFracBR_uid1902_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,1901)@50
    assign oFracBR_uid1902_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {GND_q, oFracB_uid1894_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q, GND_q, GND_q};

    // oFracBREX_uid1903_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1902)@50
    assign oFracBREX_uid1903_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $unsigned({{55{effSub_uid1885_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[0]}}, effSub_uid1885_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q});
    assign oFracBREX_uid1903_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(oFracBR_uid1902_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q ^ oFracBREX_uid1903_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b);

    // oFracBREXC2_uid1904_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(ADD,1903)@50
    assign oFracBREXC2_uid1904_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a = {1'b0, oFracBREX_uid1903_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q};
    assign oFracBREXC2_uid1904_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = {56'b00000000000000000000000000000000000000000000000000000000, effSub_uid1885_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q};
    assign oFracBREXC2_uid1904_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o = $unsigned(oFracBREXC2_uid1904_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a) + $unsigned(oFracBREXC2_uid1904_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b);
    assign oFracBREXC2_uid1904_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(oFracBREXC2_uid1904_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o[56:0]);

    // oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1904)@50
    assign oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = $unsigned(oFracBREXC2_uid1904_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[55:0]);
    assign oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[55:0];

    // redist125_oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3449)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,2980)@51
    assign xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = redist125_oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q[55:55];

    // shiftOutConstant_to56_uid3017(BITSELECT,3016)@51
    assign shiftOutConstant_to56_uid3017_in = $unsigned({{55{xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b[0]}}, xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b});
    assign shiftOutConstant_to56_uid3017_b = shiftOutConstant_to56_uid3017_in[55:0];

    // seMsb_to48_uid3012(BITSELECT,3011)@51
    assign seMsb_to48_uid3012_in = $unsigned({{47{xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b[0]}}, xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b});
    assign seMsb_to48_uid3012_b = seMsb_to48_uid3012_in[47:0];

    // rightShiftStage2Idx3Rng48_uid3013_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3012)@51
    assign rightShiftStage2Idx3Rng48_uid3013_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[55:48];

    // rightShiftStage2Idx3_uid3014_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,3013)@51
    assign rightShiftStage2Idx3_uid3014_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {seMsb_to48_uid3012_b, rightShiftStage2Idx3Rng48_uid3013_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b};

    // seMsb_to32_uid3009(BITSELECT,3008)@51
    assign seMsb_to32_uid3009_in = $unsigned({{31{xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b[0]}}, xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b});
    assign seMsb_to32_uid3009_b = seMsb_to32_uid3009_in[31:0];

    // rightShiftStage2Idx2Rng32_uid3010_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3009)@51
    assign rightShiftStage2Idx2Rng32_uid3010_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[55:32];

    // rightShiftStage2Idx2_uid3011_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,3010)@51
    assign rightShiftStage2Idx2_uid3011_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {seMsb_to32_uid3009_b, rightShiftStage2Idx2Rng32_uid3010_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b};

    // seMsb_to16_uid3006(BITSELECT,3005)@51
    assign seMsb_to16_uid3006_in = $unsigned({{15{xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b[0]}}, xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b});
    assign seMsb_to16_uid3006_b = seMsb_to16_uid3006_in[15:0];

    // rightShiftStage2Idx1Rng16_uid3007_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3006)@51
    assign rightShiftStage2Idx1Rng16_uid3007_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[55:16];

    // rightShiftStage2Idx1_uid3008_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,3007)@51
    assign rightShiftStage2Idx1_uid3008_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {seMsb_to16_uid3006_b, rightShiftStage2Idx1Rng16_uid3007_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b};

    // seMsb_to12_uid3001(BITSELECT,3000)@51
    assign seMsb_to12_uid3001_in = $unsigned({{11{xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b[0]}}, xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b});
    assign seMsb_to12_uid3001_b = seMsb_to12_uid3001_in[11:0];

    // rightShiftStage1Idx3Rng12_uid3002_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3001)@51
    assign rightShiftStage1Idx3Rng12_uid3002_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[55:12];

    // rightShiftStage1Idx3_uid3003_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,3002)@51
    assign rightShiftStage1Idx3_uid3003_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {seMsb_to12_uid3001_b, rightShiftStage1Idx3Rng12_uid3002_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b};

    // seMsb_to8_uid2998(BITSELECT,2997)@51
    assign seMsb_to8_uid2998_in = $unsigned({{7{xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b[0]}}, xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b});
    assign seMsb_to8_uid2998_b = seMsb_to8_uid2998_in[7:0];

    // rightShiftStage1Idx2Rng8_uid2999_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,2998)@51
    assign rightShiftStage1Idx2Rng8_uid2999_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[55:8];

    // rightShiftStage1Idx2_uid3000_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,2999)@51
    assign rightShiftStage1Idx2_uid3000_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {seMsb_to8_uid2998_b, rightShiftStage1Idx2Rng8_uid2999_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b};

    // seMsb_to4_uid2995(BITSELECT,2994)@51
    assign seMsb_to4_uid2995_in = $unsigned({{3{xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b[0]}}, xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b});
    assign seMsb_to4_uid2995_b = seMsb_to4_uid2995_in[3:0];

    // rightShiftStage1Idx1Rng4_uid2996_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,2995)@51
    assign rightShiftStage1Idx1Rng4_uid2996_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[55:4];

    // rightShiftStage1Idx1_uid2997_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,2996)@51
    assign rightShiftStage1Idx1_uid2997_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {seMsb_to4_uid2995_b, rightShiftStage1Idx1Rng4_uid2996_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b};

    // seMsb_to3_uid2990(BITSELECT,2989)@51
    assign seMsb_to3_uid2990_in = $unsigned({{2{xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b[0]}}, xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b});
    assign seMsb_to3_uid2990_b = seMsb_to3_uid2990_in[2:0];

    // rightShiftStage0Idx3Rng3_uid2991_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,2990)@51
    assign rightShiftStage0Idx3Rng3_uid2991_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = redist125_oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q[55:3];

    // rightShiftStage0Idx3_uid2992_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,2991)@51
    assign rightShiftStage0Idx3_uid2992_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {seMsb_to3_uid2990_b, rightShiftStage0Idx3Rng3_uid2991_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b};

    // seMsb_to2_uid2987(BITSELECT,2986)@51
    assign seMsb_to2_uid2987_in = $unsigned({{1{xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b[0]}}, xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b});
    assign seMsb_to2_uid2987_b = seMsb_to2_uid2987_in[1:0];

    // rightShiftStage0Idx2Rng2_uid2988_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,2987)@51
    assign rightShiftStage0Idx2Rng2_uid2988_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = redist125_oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q[55:2];

    // rightShiftStage0Idx2_uid2989_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,2988)@51
    assign rightShiftStage0Idx2_uid2989_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {seMsb_to2_uid2987_b, rightShiftStage0Idx2Rng2_uid2988_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b};

    // rightShiftStage0Idx1Rng1_uid2985_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,2984)@51
    assign rightShiftStage0Idx1Rng1_uid2985_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = redist125_oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q[55:1];

    // rightShiftStage0Idx1_uid2986_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,2985)@51
    assign rightShiftStage0Idx1_uid2986_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {xMSB_uid2981_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b, rightShiftStage0Idx1Rng1_uid2985_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b};

    // expB_uid1880_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1879)@49
    assign expB_uid1880_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = bSig_uid1870_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[62:0];
    assign expB_uid1880_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(expB_uid1880_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[62:52]);

    // redist133_expB_uid1880_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3457)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist133_expB_uid1880_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= expB_uid1880_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // expBz_uid1889_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1888)@50
    assign expBz_uid1889_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (expBz_uid1889_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            1'b0 : expBz_uid1889_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist133_expB_uid1880_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
            1'b1 : expBz_uid1889_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q;
            default : expBz_uid1889_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 11'b0;
        endcase
    end

    // expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1878)@49
    assign expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = aSig_uid1869_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[62:0];
    assign expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[62:52]);

    // redist134_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3458)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist134_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(SUB,1894)@50 + 1
    assign expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a = $unsigned({1'b0, redist134_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q});
    assign expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $unsigned({1'b0, expBz_uid1889_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o <= $unsigned($signed(expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a) - $signed(expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b));
        end
    end
    assign expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o[11:0]);

    // rightShiftStageSel0Dto0_uid2993_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,2992)@51
    assign rightShiftStageSel0Dto0_uid2993_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[1:0];
    assign rightShiftStageSel0Dto0_uid2993_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(rightShiftStageSel0Dto0_uid2993_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[1:0]);

    // rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,2993)@51
    assign rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = rightShiftStageSel0Dto0_uid2993_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            2'b00 : rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist125_oFracBREXC2_uid1905_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
            2'b01 : rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rightShiftStage0Idx1_uid2986_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b10 : rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rightShiftStage0Idx2_uid2989_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b11 : rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rightShiftStage0Idx3_uid2992_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            default : rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 56'b0;
        endcase
    end

    // rightShiftStageSel2Dto2_uid3004_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3003)@51
    assign rightShiftStageSel2Dto2_uid3004_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[3:0];
    assign rightShiftStageSel2Dto2_uid3004_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(rightShiftStageSel2Dto2_uid3004_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[3:2]);

    // rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,3004)@51
    assign rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = rightShiftStageSel2Dto2_uid3004_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    always_comb 
    begin
        unique case (rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            2'b00 : rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rightShiftStage0_uid2994_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b01 : rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rightShiftStage1Idx1_uid2997_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b10 : rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rightShiftStage1Idx2_uid3000_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b11 : rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rightShiftStage1Idx3_uid3003_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            default : rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 56'b0;
        endcase
    end

    // rightShiftStageSel4Dto4_uid3015_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3014)@51
    assign rightShiftStageSel4Dto4_uid3015_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[5:0];
    assign rightShiftStageSel4Dto4_uid3015_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(rightShiftStageSel4Dto4_uid3015_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[5:4]);

    // rightShiftStage2_uid3016_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,3015)@51
    assign rightShiftStage2_uid3016_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = rightShiftStageSel4Dto4_uid3015_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
    always_comb 
    begin
        unique case (rightShiftStage2_uid3016_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            2'b00 : rightShiftStage2_uid3016_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rightShiftStage1_uid3005_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b01 : rightShiftStage2_uid3016_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rightShiftStage2Idx1_uid3008_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b10 : rightShiftStage2_uid3016_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rightShiftStage2Idx2_uid3011_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b11 : rightShiftStage2_uid3016_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rightShiftStage2Idx3_uid3014_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            default : rightShiftStage2_uid3016_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 56'b0;
        endcase
    end

    // shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_top_X_trz_3237(BITSELECT,3236)@51
    assign shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_top_X_trz_3237_b = $signed(expAmExpB_uid1895_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[11:3]);

    // shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_new_compare_trz_3238(COMPARE,3237)@51
    assign shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_new_compare_trz_3238_a = {2'b00, shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_top_X_trz_3237_b};
    assign shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_new_compare_trz_3238_b = {8'b00000000, shiftedOut_uid2899_alignmentShifter_uid1764_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_new_const_trz_3228_q};
    assign shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_new_compare_trz_3238_o = $unsigned(shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_new_compare_trz_3238_a) - $unsigned(shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_new_compare_trz_3238_b);
    assign shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_new_compare_trz_3238_n[0] = ~ (shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_new_compare_trz_3238_o[10]);

    // r_uid3019_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,3018)@51 + 1
    assign r_uid3019_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = shiftedOut_uid2984_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_new_compare_trz_3238_n;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (r_uid3019_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
                1'b0 : r_uid3019_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= rightShiftStage2_uid3016_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
                1'b1 : r_uid3019_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= shiftOutConstant_to56_uid3017_b;
                default : r_uid3019_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 56'b0;
            endcase
        end
    end

    // fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged(BITSELECT,3317)@52
    assign fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_b = r_uid3019_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[55:2];
    assign fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_c = r_uid3019_alignmentShifter_uid1906_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[1:0];

    // fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_split_join(BITJOIN,3024)@52
    assign fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_split_join_q = {fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_MSBs_sums_q, fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_rhsMSBs_select_bit_select_merged_c};

    // fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1907)@52
    assign fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = fracAddResult_uid1907_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_split_join_q[55:0];
    assign fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[55:0]);

    // redist123_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3447)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist123_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // rVStage_uid2287_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,2286)@53
    assign rVStage_uid2287_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(redist123_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q[55:24]);

    // vCount_uid2288_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,2287)@53
    assign vCount_uid2288_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rVStage_uid2287_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b == c_i32_0_3818_245_q ? 1'b1 : 1'b0;

    // redist59_vCount_uid2288_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2(DELAY,3383)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist59_vCount_uid2288_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2_delay_0 <= $unsigned(vCount_uid2288_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);
            redist59_vCount_uid2288_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2_q <= $signed(redist59_vCount_uid2288_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2_delay_0);
        end
    end

    // vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,2289)@53
    assign vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = redist123_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q[23:0];
    assign vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[23:0]);

    // cStage_uid2291_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,2290)@53
    assign cStage_uid2291_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b, mO_uid2252_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // vStagei_uid2293_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,2292)@53
    assign vStagei_uid2293_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = vCount_uid2288_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2293_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            1'b0 : vStagei_uid2293_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rVStage_uid2287_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
            1'b1 : vStagei_uid2293_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = cStage_uid2291_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            default : vStagei_uid2293_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 32'b0;
        endcase
    end

    // rVStage_uid2295_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged(BITSELECT,3299)@53
    assign rVStage_uid2295_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b = $signed(vStagei_uid2293_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[31:16]);
    assign rVStage_uid2295_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c = $signed(vStagei_uid2293_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[15:0]);

    // vCount_uid2296_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,2295)@53
    assign vCount_uid2296_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rVStage_uid2295_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b == zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q ? 1'b1 : 1'b0;

    // redist57_vCount_uid2296_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2(DELAY,3381)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist57_vCount_uid2296_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2_delay_0 <= $unsigned(vCount_uid2296_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);
            redist57_vCount_uid2296_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2_q <= $signed(redist57_vCount_uid2296_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2_delay_0);
        end
    end

    // vStagei_uid2299_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,2298)@53 + 1
    assign vStagei_uid2299_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = vCount_uid2296_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (vStagei_uid2299_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
                1'b0 : vStagei_uid2299_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= rVStage_uid2295_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b;
                1'b1 : vStagei_uid2299_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= rVStage_uid2295_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c;
                default : vStagei_uid2299_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 16'b0;
            endcase
        end
    end

    // rVStage_uid2301_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged(BITSELECT,3300)@54
    assign rVStage_uid2301_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b = $signed(vStagei_uid2299_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[15:8]);
    assign rVStage_uid2301_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c = $signed(vStagei_uid2299_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[7:0]);

    // vCount_uid2302_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,2301)@54
    assign vCount_uid2302_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rVStage_uid2301_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0;

    // redist56_vCount_uid2302_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1(DELAY,3380)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist56_vCount_uid2302_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q <= vCount_uid2302_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
        end
    end

    // vStagei_uid2305_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,2304)@54
    assign vStagei_uid2305_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = vCount_uid2302_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2305_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            1'b0 : vStagei_uid2305_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rVStage_uid2301_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b;
            1'b1 : vStagei_uid2305_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rVStage_uid2301_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c;
            default : vStagei_uid2305_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 8'b0;
        endcase
    end

    // rVStage_uid2307_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged(BITSELECT,3301)@54
    assign rVStage_uid2307_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b = $signed(vStagei_uid2305_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[7:4]);
    assign rVStage_uid2307_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c = $signed(vStagei_uid2305_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[3:0]);

    // vCount_uid2308_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,2307)@54
    assign vCount_uid2308_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rVStage_uid2307_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b == i_and122_i_const_lambda_2_3818_63_vt_const_3_q ? 1'b1 : 1'b0;

    // redist55_vCount_uid2308_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1(DELAY,3379)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist55_vCount_uid2308_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q <= vCount_uid2308_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
        end
    end

    // vStagei_uid2311_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,2310)@54 + 1
    assign vStagei_uid2311_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = vCount_uid2308_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (vStagei_uid2311_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
                1'b0 : vStagei_uid2311_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= rVStage_uid2307_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b;
                1'b1 : vStagei_uid2311_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= rVStage_uid2307_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c;
                default : vStagei_uid2311_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 4'b0;
            endcase
        end
    end

    // rVStage_uid2313_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged(BITSELECT,3302)@55
    assign rVStage_uid2313_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b = $signed(vStagei_uid2311_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[3:2]);
    assign rVStage_uid2313_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c = $signed(vStagei_uid2311_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[1:0]);

    // vCount_uid2314_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,2313)@55
    assign vCount_uid2314_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rVStage_uid2313_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b == i_add_i_const_lambda_2_3818_94_vt_const_2_q ? 1'b1 : 1'b0;

    // vStagei_uid2317_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,2316)@55
    assign vStagei_uid2317_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = vCount_uid2314_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (vStagei_uid2317_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            1'b0 : vStagei_uid2317_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rVStage_uid2313_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b;
            1'b1 : vStagei_uid2317_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rVStage_uid2313_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c;
            default : vStagei_uid2317_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 2'b0;
        endcase
    end

    // rVStage_uid2319_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,2318)@55
    assign rVStage_uid2319_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(vStagei_uid2317_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[1:1]);

    // vCount_uid2320_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,2319)@55
    assign vCount_uid2320_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = rVStage_uid2319_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b == GND_q ? 1'b1 : 1'b0;

    // r_uid2321_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,2320)@55
    assign r_uid2321_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {redist59_vCount_uid2288_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2_q, redist57_vCount_uid2296_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_2_q, redist56_vCount_uid2302_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q, redist55_vCount_uid2308_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q, vCount_uid2314_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q, vCount_uid2320_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q};

    // aMinusA_uid1912_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1911)@55
    assign aMinusA_uid1912_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = r_uid2321_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q == cAmA_uid1769_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q ? 1'b1 : 1'b0;

    // invAMinusA_uid1941_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1940)@55
    assign invAMinusA_uid1941_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(~ (aMinusA_uid1912_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q));

    // redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6(DELAY,3454)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_0 <= $unsigned(redist129_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q);
            redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_1 <= redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_0;
            redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_2 <= redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_1;
            redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_3 <= redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_2;
            redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_q <= $signed(redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_3);
        end
    end

    // redist148_excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7(DELAY,3472)
    dspba_delay_ver #( .width(2), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist148_excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7 ( .xin(redist147_excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q), .xout(redist148_excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excXReg_uid1853_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1852)@55
    assign excXReg_uid1853_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist148_excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7_q == one2b_uid1835_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q ? 1'b1 : 1'b0;

    // redist150_excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7(DELAY,3474)
    dspba_delay_ver #( .width(2), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist150_excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7 ( .xin(redist149_excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q), .xout(redist150_excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excXReg_uid1839_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1838)@55
    assign excXReg_uid1839_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist150_excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7_q == one2b_uid1835_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q ? 1'b1 : 1'b0;

    // redist146_xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6(DELAY,3470)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist146_xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6 ( .xin(xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q), .xout(redist146_xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excBR_uid1877_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1876)@55
    assign excBR_uid1877_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = redist146_xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q;
    always_comb 
    begin
        unique case (excBR_uid1877_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            1'b0 : excBR_uid1877_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = excXReg_uid1839_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            1'b1 : excBR_uid1877_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = excXReg_uid1853_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            default : excBR_uid1877_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
        endcase
    end

    // excAR_uid1873_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1872)@55
    assign excAR_uid1873_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = redist146_xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q;
    always_comb 
    begin
        unique case (excAR_uid1873_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            1'b0 : excAR_uid1873_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = excXReg_uid1853_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            1'b1 : excAR_uid1873_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = excXReg_uid1839_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            default : excAR_uid1873_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
        endcase
    end

    // signRReg_uid1942_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1941)@55
    assign signRReg_uid1942_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(excAR_uid1873_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q & excBR_uid1877_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q & redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_q & invAMinusA_uid1941_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);

    // redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6(DELAY,3452)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_0 <= $unsigned(redist127_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q);
            redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_1 <= redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_0;
            redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_2 <= redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_1;
            redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_3 <= redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_2;
            redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_q <= $signed(redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_delay_3);
        end
    end

    // redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6(DELAY,3460)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_0 <= $unsigned(excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);
            redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_1 <= redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_0;
            redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_2 <= redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_1;
            redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_3 <= redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_2;
            redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q <= $signed(redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_3);
        end
    end

    // excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1873)@49 + 1
    assign excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
                1'b0 : excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= excXZero_uid1852_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
                1'b1 : excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= excXZero_uid1838_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
                default : excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 1'b0;
            endcase
        end
    end

    // redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6(DELAY,3463)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_0 <= $unsigned(excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);
            redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_1 <= redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_0;
            redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_2 <= redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_1;
            redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_3 <= redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_2;
            redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q <= $signed(redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_delay_3);
        end
    end

    // excAZBZSigASigB_uid1946_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1945)@55
    assign excAZBZSigASigB_uid1946_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q & redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q & redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_q & redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_q);

    // excBZARSigA_uid1947_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1946)@55
    assign excBZARSigA_uid1947_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q & excAR_uid1873_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q & redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_q);

    // signRZero_uid1948_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1947)@55
    assign signRZero_uid1948_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(excBZARSigA_uid1947_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q | excAZBZSigASigB_uid1946_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);

    // excXInf_uid1854_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1853)@55
    assign excXInf_uid1854_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist148_excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7_q == two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0;

    // excXInf_uid1840_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1839)@55
    assign excXInf_uid1840_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist150_excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7_q == two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0;

    // excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1874)@55
    assign excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = redist146_xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q;
    always_comb 
    begin
        unique case (excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            1'b0 : excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = excXInf_uid1840_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            1'b1 : excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = excXInf_uid1854_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            default : excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
        endcase
    end

    // sigBBInf_uid1943_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1942)@55
    assign sigBBInf_uid1943_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(redist128_sigB_uid1884_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_q & excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);

    // excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1870)@55
    assign excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = redist146_xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q;
    always_comb 
    begin
        unique case (excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            1'b0 : excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = excXInf_uid1854_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            1'b1 : excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = excXInf_uid1840_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            default : excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
        endcase
    end

    // sigAAInf_uid1944_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1943)@55
    assign sigAAInf_uid1944_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(redist130_sigA_uid1883_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_6_q & excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);

    // signRInf_uid1945_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1944)@55
    assign signRInf_uid1945_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(sigAAInf_uid1944_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q | sigBBInf_uid1943_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);

    // signRInfRZRReg_uid1949_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1948)@55 + 1
    assign signRInfRZRReg_uid1949_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_qi = signRInf_uid1945_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q | signRZero_uid1948_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q | signRReg_uid1942_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signRInfRZRReg_uid1949_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_delay ( .xin(signRInfRZRReg_uid1949_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_qi), .xout(signRInfRZRReg_uid1949_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excXNaN_uid1855_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1854)@55
    assign excXNaN_uid1855_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist148_excX_uid1847_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7_q == three2b_uid1837_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q ? 1'b1 : 1'b0;

    // excXNaN_uid1841_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1840)@55
    assign excXNaN_uid1841_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist150_excX_uid1833_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_7_q == three2b_uid1837_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q ? 1'b1 : 1'b0;

    // excBN_uid1876_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1875)@55 + 1
    assign excBN_uid1876_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = redist146_xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (excBN_uid1876_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
                1'b0 : excBN_uid1876_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= excXNaN_uid1841_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
                1'b1 : excBN_uid1876_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= excXNaN_uid1855_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
                default : excBN_uid1876_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 1'b0;
            endcase
        end
    end

    // excAN_uid1872_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1871)@55 + 1
    assign excAN_uid1872_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = redist146_xGTEy_uid1861_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (excAN_uid1872_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
                1'b0 : excAN_uid1872_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= excXNaN_uid1855_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
                1'b1 : excAN_uid1872_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= excXNaN_uid1841_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
                default : excAN_uid1872_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 1'b0;
            endcase
        end
    end

    // excRNaN2_uid1936_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1935)@56
    assign excRNaN2_uid1936_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(excAN_uid1872_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q | excBN_uid1876_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);

    // redist126_effSub_uid1885_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6(DELAY,3450)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist126_effSub_uid1885_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6 ( .xin(effSub_uid1885_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q), .xout(redist126_effSub_uid1885_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist138_excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1(DELAY,3462)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist138_excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q <= excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
        end
    end

    // redist141_excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1(DELAY,3465)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist141_excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q <= excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
        end
    end

    // excAIBISub_uid1937_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1936)@56
    assign excAIBISub_uid1937_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(redist141_excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q & redist138_excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q & redist126_effSub_uid1885_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q);

    // excRNaN_uid1938_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1937)@56
    assign excRNaN_uid1938_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(excAIBISub_uid1937_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q | excRNaN2_uid1936_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);

    // invExcRNaN_uid1950_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1949)@56
    assign invExcRNaN_uid1950_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(~ (excRNaN_uid1938_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q));

    // signRPostExc_uid1951_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1950)@56 + 1
    assign signRPostExc_uid1951_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_qi = invExcRNaN_uid1950_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q & signRInfRZRReg_uid1949_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signRPostExc_uid1951_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_delay ( .xin(signRPostExc_uid1951_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_qi), .xout(signRPostExc_uid1951_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist135_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_5(DELAY,3459)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist135_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_5_delay_0 <= $unsigned(redist134_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q);
            redist135_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_5_delay_1 <= redist135_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_5_delay_0;
            redist135_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_5_delay_2 <= redist135_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_5_delay_1;
            redist135_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_5_q <= $signed(redist135_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_5_delay_2);
        end
    end

    // expInc_uid1913_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(ADD,1912)@54 + 1
    assign expInc_uid1913_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a = {1'b0, redist135_expA_uid1879_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_5_q};
    assign expInc_uid1913_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = {11'b00000000000, VCC_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expInc_uid1913_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o <= $unsigned(expInc_uid1913_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a) + $unsigned(expInc_uid1913_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b);
        end
    end
    assign expInc_uid1913_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(expInc_uid1913_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o[11:0]);

    // expPostNorm_uid1914_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(SUB,1913)@55 + 1
    assign expPostNorm_uid1914_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a = $unsigned({1'b0, expInc_uid1913_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q});
    assign expPostNorm_uid1914_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $unsigned({7'b0000000, r_uid2321_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expPostNorm_uid1914_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o <= $unsigned($signed(expPostNorm_uid1914_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a) - $signed(expPostNorm_uid1914_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b));
        end
    end
    assign expPostNorm_uid1914_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(expPostNorm_uid1914_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o[12:0]);

    // leftShiftStage2Idx3Rng3_uid3057_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3056)@55
    assign leftShiftStage2Idx3Rng3_uid3057_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[52:0];
    assign leftShiftStage2Idx3Rng3_uid3057_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(leftShiftStage2Idx3Rng3_uid3057_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[52:0]);

    // leftShiftStage2Idx3_uid3058_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,3057)@55
    assign leftShiftStage2Idx3_uid3058_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {leftShiftStage2Idx3Rng3_uid3057_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_2_q};

    // leftShiftStage2Idx2Rng2_uid3054_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3053)@55
    assign leftShiftStage2Idx2Rng2_uid3054_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[53:0];
    assign leftShiftStage2Idx2Rng2_uid3054_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(leftShiftStage2Idx2Rng2_uid3054_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[53:0]);

    // leftShiftStage2Idx2_uid3055_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,3054)@55
    assign leftShiftStage2Idx2_uid3055_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {leftShiftStage2Idx2Rng2_uid3054_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b, i_add_i_const_lambda_2_3818_94_vt_const_2_q};

    // leftShiftStage2Idx1Rng1_uid3051_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3050)@55
    assign leftShiftStage2Idx1Rng1_uid3051_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[54:0];
    assign leftShiftStage2Idx1Rng1_uid3051_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(leftShiftStage2Idx1Rng1_uid3051_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[54:0]);

    // leftShiftStage2Idx1_uid3052_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,3051)@55
    assign leftShiftStage2Idx1_uid3052_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {leftShiftStage2Idx1Rng1_uid3051_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b, GND_q};

    // leftShiftStage1Idx3Rng12_uid3046_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3045)@55
    assign leftShiftStage1Idx3Rng12_uid3046_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[43:0];
    assign leftShiftStage1Idx3Rng12_uid3046_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(leftShiftStage1Idx3Rng12_uid3046_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[43:0]);

    // leftShiftStage1Idx3_uid3047_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,3046)@55
    assign leftShiftStage1Idx3_uid3047_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {leftShiftStage1Idx3Rng12_uid3046_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b, i_and29_i_const_lambda_2_3818_27_vt_const_11_q};

    // leftShiftStage1Idx2Rng8_uid3043_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3042)@55
    assign leftShiftStage1Idx2Rng8_uid3043_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[47:0];
    assign leftShiftStage1Idx2Rng8_uid3043_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(leftShiftStage1Idx2Rng8_uid3043_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[47:0]);

    // leftShiftStage1Idx2_uid3044_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,3043)@55
    assign leftShiftStage1Idx2_uid3044_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {leftShiftStage1Idx2Rng8_uid3043_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b, i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q};

    // leftShiftStage1Idx1Rng4_uid3040_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3039)@55
    assign leftShiftStage1Idx1Rng4_uid3040_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[51:0];
    assign leftShiftStage1Idx1Rng4_uid3040_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(leftShiftStage1Idx1Rng4_uid3040_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[51:0]);

    // leftShiftStage1Idx1_uid3041_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,3040)@55
    assign leftShiftStage1Idx1_uid3041_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {leftShiftStage1Idx1Rng4_uid3040_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b, i_and122_i_const_lambda_2_3818_63_vt_const_3_q};

    // leftShiftStage0Idx3Rng48_uid3035_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3034)@55
    assign leftShiftStage0Idx3Rng48_uid3035_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = redist124_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_q[7:0];
    assign leftShiftStage0Idx3Rng48_uid3035_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(leftShiftStage0Idx3Rng48_uid3035_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[7:0]);

    // leftShiftStage0Idx3_uid3036_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,3035)@55
    assign leftShiftStage0Idx3_uid3036_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {leftShiftStage0Idx3Rng48_uid3035_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b, leftShiftStage1Idx3Pad48_uid2643_i_shl50_i_const_lambda_2_4060_0gr_shift_x_q};

    // redist58_vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_2(DELAY,3382)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist58_vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_2_delay_0 <= $unsigned(vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b);
            redist58_vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_2_q <= $signed(redist58_vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_2_delay_0);
        end
    end

    // leftShiftStage0Idx2_uid3033_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,3032)@55
    assign leftShiftStage0Idx2_uid3033_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {redist58_vStage_uid2290_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_2_q, c_i32_0_3818_245_q};

    // leftShiftStage0Idx1Rng16_uid3029_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,3028)@55
    assign leftShiftStage0Idx1Rng16_uid3029_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = redist124_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_q[39:0];
    assign leftShiftStage0Idx1Rng16_uid3029_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(leftShiftStage0Idx1Rng16_uid3029_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[39:0]);

    // leftShiftStage0Idx1_uid3030_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,3029)@55
    assign leftShiftStage0Idx1_uid3030_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {leftShiftStage0Idx1Rng16_uid3029_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b, zs_uid2257_lzCountVal_uid1767_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_1_0_q};

    // redist124_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3(DELAY,3448)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist124_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_delay_0 <= $unsigned(redist123_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q);
            redist124_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_q <= $signed(redist124_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_delay_0);
        end
    end

    // leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,3037)@55
    assign leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = leftShiftStageSel0Dto4_uid3037_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            2'b00 : leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist124_fracAddResultNoSignExt_uid1908_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_3_q;
            2'b01 : leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = leftShiftStage0Idx1_uid3030_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b10 : leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = leftShiftStage0Idx2_uid3033_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b11 : leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = leftShiftStage0Idx3_uid3036_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            default : leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 56'b0;
        endcase
    end

    // leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,3048)@55
    assign leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = leftShiftStageSel0Dto4_uid3037_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c;
    always_comb 
    begin
        unique case (leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            2'b00 : leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = leftShiftStage0_uid3038_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b01 : leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = leftShiftStage1Idx1_uid3041_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b10 : leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = leftShiftStage1Idx2_uid3044_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b11 : leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = leftShiftStage1Idx3_uid3047_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            default : leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 56'b0;
        endcase
    end

    // leftShiftStageSel0Dto4_uid3037_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged(BITSELECT,3303)@55
    assign leftShiftStageSel0Dto4_uid3037_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_b = $signed(r_uid2321_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[5:4]);
    assign leftShiftStageSel0Dto4_uid3037_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_c = $signed(r_uid2321_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[3:2]);
    assign leftShiftStageSel0Dto4_uid3037_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_d = $signed(r_uid2321_lzCountVal_uid1909_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[1:0]);

    // leftShiftStage2_uid3060_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,3059)@55
    assign leftShiftStage2_uid3060_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = leftShiftStageSel0Dto4_uid3037_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_bit_select_merged_d;
    always_comb 
    begin
        unique case (leftShiftStage2_uid3060_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            2'b00 : leftShiftStage2_uid3060_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = leftShiftStage1_uid3049_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b01 : leftShiftStage2_uid3060_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = leftShiftStage2Idx1_uid3052_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b10 : leftShiftStage2_uid3060_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = leftShiftStage2Idx2_uid3055_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            2'b11 : leftShiftStage2_uid3060_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = leftShiftStage2Idx3_uid3058_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
            default : leftShiftStage2_uid3060_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 56'b0;
        endcase
    end

    // fracPostNormRndRange_uid1918_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1917)@55
    assign fracPostNormRndRange_uid1918_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = leftShiftStage2_uid3060_fracPostNorm_uid1910_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[54:0];
    assign fracPostNormRndRange_uid1918_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(fracPostNormRndRange_uid1918_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[54:2]);

    // redist121_fracPostNormRndRange_uid1918_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3445)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist121_fracPostNormRndRange_uid1918_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= fracPostNormRndRange_uid1918_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // expFracR_uid1919_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,1918)@56
    assign expFracR_uid1919_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {expPostNorm_uid1914_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q, redist121_fracPostNormRndRange_uid1918_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q};

    // expRPreExc_uid1926_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1925)@56
    assign expRPreExc_uid1926_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = expFracR_uid1919_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[63:0];
    assign expRPreExc_uid1926_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(expRPreExc_uid1926_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[63:53]);

    // redist119_expRPreExc_uid1926_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3443)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist119_expRPreExc_uid1926_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= expRPreExc_uid1926_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // expRPreExcExt_uid1921_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1920)@56
    assign expRPreExcExt_uid1921_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = expFracR_uid1919_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[65:53];

    // expOvf_uid1924_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(COMPARE,1923)@56
    assign expOvf_uid1924_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a = $unsigned({{2{expRPreExcExt_uid1921_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b[12]}}, expRPreExcExt_uid1921_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b});
    assign expOvf_uid1924_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $unsigned({4'b0000, expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q});
    assign expOvf_uid1924_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o = $unsigned($signed(expOvf_uid1924_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a) - $signed(expOvf_uid1924_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b));
    assign expOvf_uid1924_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_n[0] = ~ (expOvf_uid1924_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o[14]);

    // regInputs_uid1927_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1926)@55
    assign regInputs_uid1927_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(excAR_uid1873_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q & excBR_uid1877_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);

    // aZeroBRegFPLib_uid1931_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1930)@55
    assign aZeroBRegFPLib_uid1931_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q & excBR_uid1877_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q);

    // aRegBZeroFPLib_uid1930_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1929)@55
    assign aRegBZeroFPLib_uid1930_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(excAR_uid1873_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q & redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q);

    // fpLibRegInputs_uid1932_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1931)@55 + 1
    assign fpLibRegInputs_uid1932_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_qi = aRegBZeroFPLib_uid1930_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q | aZeroBRegFPLib_uid1931_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q | regInputs_uid1927_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fpLibRegInputs_uid1932_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_delay ( .xin(fpLibRegInputs_uid1932_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_qi), .xout(fpLibRegInputs_uid1932_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // rInfOvf_uid1933_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOGICAL,1932)@56
    assign rInfOvf_uid1933_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = $signed(fpLibRegInputs_uid1932_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q & expOvf_uid1924_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_n);

    // excRInfVInC_uid1934_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,1933)@56
    assign excRInfVInC_uid1934_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {rInfOvf_uid1933_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q, excBN_uid1876_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q, excAN_uid1872_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q, redist138_excBI_uid1875_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q, redist141_excAI_uid1871_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q, redist126_effSub_uid1885_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q};

    // excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOOKUP,1934)@56
    always_comb 
    begin
        // Begin reserved scope level
        unique case (excRInfVInC_uid1934_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q)
            6'b000000 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b000001 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b000010 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            6'b000011 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            6'b000100 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            6'b000101 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            6'b000110 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            6'b000111 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b001000 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b001001 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b001010 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b001011 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b001100 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b001101 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b001110 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b001111 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b010000 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b010001 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b010010 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b010011 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b010100 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b010101 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b010110 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b010111 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b011000 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b011001 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b011010 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b011011 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b011100 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b011101 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b011110 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b011111 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b100000 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            6'b100001 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            6'b100010 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b100011 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b100100 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b100101 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b100110 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b100111 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b101000 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b101001 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b101010 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b101011 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b101100 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b101101 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b101110 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b101111 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b110000 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b110001 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b110010 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b110011 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b110100 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b110101 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b110110 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b110111 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b111000 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b111001 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b111010 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b111011 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b111100 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b111101 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b111110 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            6'b111111 : excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            default : begin
                          // unreachable
                          excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'bx;
                      end
        endcase
        // End reserved scope level
    end

    // redist122_aMinusA_uid1912_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1(DELAY,3446)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist122_aMinusA_uid1912_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q <= aMinusA_uid1912_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
        end
    end

    // expUdf_uid1922_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(COMPARE,1921)@56
    assign expUdf_uid1922_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a = $unsigned({14'b00000000000000, GND_q});
    assign expUdf_uid1922_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $unsigned({{2{expRPreExcExt_uid1921_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b[12]}}, expRPreExcExt_uid1921_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b});
    assign expUdf_uid1922_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o = $unsigned($signed(expUdf_uid1922_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_a) - $signed(expUdf_uid1922_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b));
    assign expUdf_uid1922_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_n[0] = ~ (expUdf_uid1922_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_o[14]);

    // redist118_regInputs_uid1927_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1(DELAY,3442)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist118_regInputs_uid1927_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q <= regInputs_uid1927_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
        end
    end

    // redist137_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_7(DELAY,3461)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist137_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_7_q <= redist136_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q;
        end
    end

    // redist140_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_7(DELAY,3464)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist140_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_7_q <= redist139_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_6_q;
        end
    end

    // excRZeroVInC_uid1928_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,1927)@56
    assign excRZeroVInC_uid1928_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {redist122_aMinusA_uid1912_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q, expUdf_uid1922_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_n, redist118_regInputs_uid1927_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_1_q, redist137_excBZ_uid1878_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_7_q, redist140_excAZ_uid1874_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q_7_q};

    // excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOOKUP,1928)@56
    always_comb 
    begin
        // Begin reserved scope level
        unique case (excRZeroVInC_uid1928_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q)
            5'b00000 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b00001 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b00010 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b00011 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            5'b00100 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b00101 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b00110 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b00111 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b01000 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b01001 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b01010 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b01011 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            5'b01100 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            5'b01101 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b01110 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b01111 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b10000 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b10001 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b10010 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b10011 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            5'b10100 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            5'b10101 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b10110 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b10111 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b11000 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b11001 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b11010 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b11011 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            5'b11100 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b1;
            5'b11101 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b11110 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            5'b11111 : excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'b0;
            default : begin
                          // unreachable
                          excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 1'bx;
                      end
        endcase
        // End reserved scope level
    end

    // concExc_uid1939_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,1938)@56
    assign concExc_uid1939_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {excRNaN_uid1938_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q, excRInf_uid1935_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q, excRZero_uid1929_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q};

    // excREnc_uid1940_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(LOOKUP,1939)@56 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1939_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q)
                3'b000 : excREnc_uid1940_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 2'b01;
                3'b001 : excREnc_uid1940_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 2'b00;
                3'b010 : excREnc_uid1940_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 2'b10;
                3'b011 : excREnc_uid1940_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 2'b10;
                3'b100 : excREnc_uid1940_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 2'b11;
                3'b101 : excREnc_uid1940_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 2'b11;
                3'b110 : excREnc_uid1940_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 2'b11;
                3'b111 : excREnc_uid1940_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 2'b11;
                default : begin
                              // unreachable
                              excREnc_uid1940_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q <= 2'bxx;
                          end
            endcase
        end
    end

    // expRPostExc_uid1959_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1958)@57
    assign expRPostExc_uid1959_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = excREnc_uid1940_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (expRPostExc_uid1959_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            2'b00 : expRPostExc_uid1959_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q;
            2'b01 : expRPostExc_uid1959_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist119_expRPreExc_uid1926_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
            2'b10 : expRPostExc_uid1959_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q;
            2'b11 : expRPostExc_uid1959_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q;
            default : expRPostExc_uid1959_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 11'b0;
        endcase
    end

    // fracRPreExc_uid1925_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITSELECT,1924)@56
    assign fracRPreExc_uid1925_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in = expFracR_uid1919_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[52:0];
    assign fracRPreExc_uid1925_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b = $signed(fracRPreExc_uid1925_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_in[52:1]);

    // redist120_fracRPreExc_uid1925_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1(DELAY,3444)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist120_fracRPreExc_uid1925_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q <= fracRPreExc_uid1925_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b;
        end
    end

    // fracRPostExc_uid1955_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(MUX,1954)@57
    assign fracRPostExc_uid1955_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s = excREnc_uid1940_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q;
    always_comb 
    begin
        unique case (fracRPostExc_uid1955_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_s)
            2'b00 : fracRPostExc_uid1955_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            2'b01 : fracRPostExc_uid1955_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = redist120_fracRPreExc_uid1925_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_b_1_q;
            2'b10 : fracRPostExc_uid1955_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = i_and1_i4_const_lambda_2_3818_172_vt_const_51_q;
            2'b11 : fracRPostExc_uid1955_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = oneFracRPostExc2_uid891_i_conv19_i312_i_const_lambda_2_3818_208_q;
            default : fracRPostExc_uid1955_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = 52'b0;
        endcase
    end

    // R_uid1960_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0(BITJOIN,1959)@57
    assign R_uid1960_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q = {signRPostExc_uid1951_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q, expRPostExc_uid1959_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q, fracRPostExc_uid1955_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q};

    // signX_uid1105_i_conv25_i318_i_const_lambda_2_3818_220(BITSELECT,1104)@57
    assign signX_uid1105_i_conv25_i318_i_const_lambda_2_3818_220_b = R_uid1960_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[63:63];

    // redist239_signX_uid1105_i_conv25_i318_i_const_lambda_2_3818_220_b_2(DELAY,3563)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist239_signX_uid1105_i_conv25_i318_i_const_lambda_2_3818_220_b_2_delay_0 <= $unsigned(signX_uid1105_i_conv25_i318_i_const_lambda_2_3818_220_b);
            redist239_signX_uid1105_i_conv25_i318_i_const_lambda_2_3818_220_b_2_q <= $signed(redist239_signX_uid1105_i_conv25_i318_i_const_lambda_2_3818_220_b_2_delay_0);
        end
    end

    // exp_x_uid1065_i_conv25_i318_i_const_lambda_2_3818_220(BITSELECT,1064)@57
    assign exp_x_uid1065_i_conv25_i318_i_const_lambda_2_3818_220_b = $signed(R_uid1960_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[62:52]);

    // frac_x_uid1066_i_conv25_i318_i_const_lambda_2_3818_220(BITSELECT,1065)@57
    assign frac_x_uid1066_i_conv25_i318_i_const_lambda_2_3818_220_b = $signed(R_uid1960_i_llvm_vector_reduce_fadd_v3f64_fadd_red11_const_lambda_2_3818_219_vunroll_tree_2_0_q[51:0]);

    // fracXWOP1_uid1078_i_conv25_i318_i_const_lambda_2_3818_220(BITSELECT,1077)@57
    assign fracXWOP1_uid1078_i_conv25_i318_i_const_lambda_2_3818_220_b = $signed(frac_x_uid1066_i_conv25_i318_i_const_lambda_2_3818_220_b[51:28]);

    // expXFracX_uid1079_i_conv25_i318_i_const_lambda_2_3818_220(BITJOIN,1078)@57
    assign expXFracX_uid1079_i_conv25_i318_i_const_lambda_2_3818_220_q = {exp_x_uid1065_i_conv25_i318_i_const_lambda_2_3818_220_b, fracXWOP1_uid1078_i_conv25_i318_i_const_lambda_2_3818_220_b};

    // expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220(ADD,1083)@57 + 1
    assign expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_a = $unsigned({3'b000, expXFracX_uid1079_i_conv25_i318_i_const_lambda_2_3818_220_q});
    assign expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_b = $unsigned({{2{rndExpUpdate_uid1083_i_conv25_i318_i_const_lambda_2_3818_220_q_const_q[35]}}, rndExpUpdate_uid1083_i_conv25_i318_i_const_lambda_2_3818_220_q_const_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_o <= $unsigned($signed(expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_a) + $signed(expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_b));
        end
    end
    assign expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_q = $signed(expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_o[36:0]);

    // expR_uid1086_i_conv25_i318_i_const_lambda_2_3818_220(BITSELECT,1085)@58
    assign expR_uid1086_i_conv25_i318_i_const_lambda_2_3818_220_in = expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_q[31:0];
    assign expR_uid1086_i_conv25_i318_i_const_lambda_2_3818_220_b = $signed(expR_uid1086_i_conv25_i318_i_const_lambda_2_3818_220_in[31:24]);

    // redist240_expR_uid1086_i_conv25_i318_i_const_lambda_2_3818_220_b_1(DELAY,3564)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist240_expR_uid1086_i_conv25_i318_i_const_lambda_2_3818_220_b_1_q <= expR_uid1086_i_conv25_i318_i_const_lambda_2_3818_220_b;
        end
    end

    // fracXIsZero_uid1069_i_conv25_i318_i_const_lambda_2_3818_220(LOGICAL,1068)@57 + 1
    assign fracXIsZero_uid1069_i_conv25_i318_i_const_lambda_2_3818_220_qi = $unsigned(i_and1_i4_const_lambda_2_3818_172_vt_const_51_q == frac_x_uid1066_i_conv25_i318_i_const_lambda_2_3818_220_b ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    fracXIsZero_uid1069_i_conv25_i318_i_const_lambda_2_3818_220_delay ( .xin(fracXIsZero_uid1069_i_conv25_i318_i_const_lambda_2_3818_220_qi), .xout(fracXIsZero_uid1069_i_conv25_i318_i_const_lambda_2_3818_220_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // fracXIsNotZero_uid1070_i_conv25_i318_i_const_lambda_2_3818_220(LOGICAL,1069)@58
    assign fracXIsNotZero_uid1070_i_conv25_i318_i_const_lambda_2_3818_220_q = $signed(~ (fracXIsZero_uid1069_i_conv25_i318_i_const_lambda_2_3818_220_q));

    // expXIsMax_uid1068_i_conv25_i318_i_const_lambda_2_3818_220(LOGICAL,1067)@57 + 1
    assign expXIsMax_uid1068_i_conv25_i318_i_const_lambda_2_3818_220_qi = $unsigned(exp_x_uid1065_i_conv25_i318_i_const_lambda_2_3818_220_b == expWEOutAllO_uid883_i_conv19_i312_i_const_lambda_2_3818_208_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    expXIsMax_uid1068_i_conv25_i318_i_const_lambda_2_3818_220_delay ( .xin(expXIsMax_uid1068_i_conv25_i318_i_const_lambda_2_3818_220_qi), .xout(expXIsMax_uid1068_i_conv25_i318_i_const_lambda_2_3818_220_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // excN_x_uid1072_i_conv25_i318_i_const_lambda_2_3818_220(LOGICAL,1071)@58
    assign excN_x_uid1072_i_conv25_i318_i_const_lambda_2_3818_220_q = $signed(expXIsMax_uid1068_i_conv25_i318_i_const_lambda_2_3818_220_q & fracXIsNotZero_uid1070_i_conv25_i318_i_const_lambda_2_3818_220_q);

    // expRExt_uid1087_i_conv25_i318_i_const_lambda_2_3818_220(BITSELECT,1086)@58
    assign expRExt_uid1087_i_conv25_i318_i_const_lambda_2_3818_220_b = expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_q[36:24];

    // expOvf_uid1090_i_conv25_i318_i_const_lambda_2_3818_220(COMPARE,1089)@58
    assign expOvf_uid1090_i_conv25_i318_i_const_lambda_2_3818_220_a = $unsigned({{2{expRExt_uid1087_i_conv25_i318_i_const_lambda_2_3818_220_b[12]}}, expRExt_uid1087_i_conv25_i318_i_const_lambda_2_3818_220_b});
    assign expOvf_uid1090_i_conv25_i318_i_const_lambda_2_3818_220_b = $unsigned({7'b0000000, cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q});
    assign expOvf_uid1090_i_conv25_i318_i_const_lambda_2_3818_220_o = $unsigned($signed(expOvf_uid1090_i_conv25_i318_i_const_lambda_2_3818_220_a) - $signed(expOvf_uid1090_i_conv25_i318_i_const_lambda_2_3818_220_b));
    assign expOvf_uid1090_i_conv25_i318_i_const_lambda_2_3818_220_n[0] = ~ (expOvf_uid1090_i_conv25_i318_i_const_lambda_2_3818_220_o[14]);

    // invExpXIsMax_uid1073_i_conv25_i318_i_const_lambda_2_3818_220(LOGICAL,1072)@58
    assign invExpXIsMax_uid1073_i_conv25_i318_i_const_lambda_2_3818_220_q = $signed(~ (expXIsMax_uid1068_i_conv25_i318_i_const_lambda_2_3818_220_q));

    // excZ_x_uid1067_i_conv25_i318_i_const_lambda_2_3818_220(LOGICAL,1066)@57 + 1
    assign excZ_x_uid1067_i_conv25_i318_i_const_lambda_2_3818_220_qi = $unsigned(exp_x_uid1065_i_conv25_i318_i_const_lambda_2_3818_220_b == i_and2_or7_i_const_lambda_2_3818_11_vt_const_63_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excZ_x_uid1067_i_conv25_i318_i_const_lambda_2_3818_220_delay ( .xin(excZ_x_uid1067_i_conv25_i318_i_const_lambda_2_3818_220_qi), .xout(excZ_x_uid1067_i_conv25_i318_i_const_lambda_2_3818_220_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // InvExpXIsZero_uid1074_i_conv25_i318_i_const_lambda_2_3818_220(LOGICAL,1073)@58
    assign InvExpXIsZero_uid1074_i_conv25_i318_i_const_lambda_2_3818_220_q = $signed(~ (excZ_x_uid1067_i_conv25_i318_i_const_lambda_2_3818_220_q));

    // excR_x_uid1075_i_conv25_i318_i_const_lambda_2_3818_220(LOGICAL,1074)@58
    assign excR_x_uid1075_i_conv25_i318_i_const_lambda_2_3818_220_q = $signed(InvExpXIsZero_uid1074_i_conv25_i318_i_const_lambda_2_3818_220_q & invExpXIsMax_uid1073_i_conv25_i318_i_const_lambda_2_3818_220_q);

    // inRegAndOvf_uid1093_i_conv25_i318_i_const_lambda_2_3818_220(LOGICAL,1092)@58
    assign inRegAndOvf_uid1093_i_conv25_i318_i_const_lambda_2_3818_220_q = $signed(excR_x_uid1075_i_conv25_i318_i_const_lambda_2_3818_220_q & expOvf_uid1090_i_conv25_i318_i_const_lambda_2_3818_220_n);

    // excI_x_uid1071_i_conv25_i318_i_const_lambda_2_3818_220(LOGICAL,1070)@58
    assign excI_x_uid1071_i_conv25_i318_i_const_lambda_2_3818_220_q = $signed(expXIsMax_uid1068_i_conv25_i318_i_const_lambda_2_3818_220_q & fracXIsZero_uid1069_i_conv25_i318_i_const_lambda_2_3818_220_q);

    // excRInf_uid1094_i_conv25_i318_i_const_lambda_2_3818_220(LOGICAL,1093)@58
    assign excRInf_uid1094_i_conv25_i318_i_const_lambda_2_3818_220_q = $signed(excI_x_uid1071_i_conv25_i318_i_const_lambda_2_3818_220_q | inRegAndOvf_uid1093_i_conv25_i318_i_const_lambda_2_3818_220_q);

    // expUdf_uid1088_i_conv25_i318_i_const_lambda_2_3818_220(COMPARE,1087)@58
    assign expUdf_uid1088_i_conv25_i318_i_const_lambda_2_3818_220_a = $unsigned({14'b00000000000000, GND_q});
    assign expUdf_uid1088_i_conv25_i318_i_const_lambda_2_3818_220_b = $unsigned({{2{expRExt_uid1087_i_conv25_i318_i_const_lambda_2_3818_220_b[12]}}, expRExt_uid1087_i_conv25_i318_i_const_lambda_2_3818_220_b});
    assign expUdf_uid1088_i_conv25_i318_i_const_lambda_2_3818_220_o = $unsigned($signed(expUdf_uid1088_i_conv25_i318_i_const_lambda_2_3818_220_a) - $signed(expUdf_uid1088_i_conv25_i318_i_const_lambda_2_3818_220_b));
    assign expUdf_uid1088_i_conv25_i318_i_const_lambda_2_3818_220_n[0] = ~ (expUdf_uid1088_i_conv25_i318_i_const_lambda_2_3818_220_o[14]);

    // inRegAndUdf_uid1091_i_conv25_i318_i_const_lambda_2_3818_220(LOGICAL,1090)@58
    assign inRegAndUdf_uid1091_i_conv25_i318_i_const_lambda_2_3818_220_q = $signed(excR_x_uid1075_i_conv25_i318_i_const_lambda_2_3818_220_q & expUdf_uid1088_i_conv25_i318_i_const_lambda_2_3818_220_n);

    // excRZero_uid1092_i_conv25_i318_i_const_lambda_2_3818_220(LOGICAL,1091)@58
    assign excRZero_uid1092_i_conv25_i318_i_const_lambda_2_3818_220_q = $signed(excZ_x_uid1067_i_conv25_i318_i_const_lambda_2_3818_220_q | inRegAndUdf_uid1091_i_conv25_i318_i_const_lambda_2_3818_220_q);

    // concExc_uid1095_i_conv25_i318_i_const_lambda_2_3818_220(BITJOIN,1094)@58
    assign concExc_uid1095_i_conv25_i318_i_const_lambda_2_3818_220_q = {excN_x_uid1072_i_conv25_i318_i_const_lambda_2_3818_220_q, excRInf_uid1094_i_conv25_i318_i_const_lambda_2_3818_220_q, excRZero_uid1092_i_conv25_i318_i_const_lambda_2_3818_220_q};

    // excREnc_uid1096_i_conv25_i318_i_const_lambda_2_3818_220(LOOKUP,1095)@58 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (concExc_uid1095_i_conv25_i318_i_const_lambda_2_3818_220_q)
                3'b000 : excREnc_uid1096_i_conv25_i318_i_const_lambda_2_3818_220_q <= 2'b01;
                3'b001 : excREnc_uid1096_i_conv25_i318_i_const_lambda_2_3818_220_q <= 2'b00;
                3'b010 : excREnc_uid1096_i_conv25_i318_i_const_lambda_2_3818_220_q <= 2'b10;
                3'b011 : excREnc_uid1096_i_conv25_i318_i_const_lambda_2_3818_220_q <= 2'b00;
                3'b100 : excREnc_uid1096_i_conv25_i318_i_const_lambda_2_3818_220_q <= 2'b11;
                3'b101 : excREnc_uid1096_i_conv25_i318_i_const_lambda_2_3818_220_q <= 2'b00;
                3'b110 : excREnc_uid1096_i_conv25_i318_i_const_lambda_2_3818_220_q <= 2'b00;
                3'b111 : excREnc_uid1096_i_conv25_i318_i_const_lambda_2_3818_220_q <= 2'b00;
                default : begin
                              // unreachable
                              excREnc_uid1096_i_conv25_i318_i_const_lambda_2_3818_220_q <= 2'bxx;
                          end
            endcase
        end
    end

    // expRPostExc_uid1104_i_conv25_i318_i_const_lambda_2_3818_220(MUX,1103)@59
    assign expRPostExc_uid1104_i_conv25_i318_i_const_lambda_2_3818_220_s = excREnc_uid1096_i_conv25_i318_i_const_lambda_2_3818_220_q;
    always_comb 
    begin
        unique case (expRPostExc_uid1104_i_conv25_i318_i_const_lambda_2_3818_220_s)
            2'b00 : expRPostExc_uid1104_i_conv25_i318_i_const_lambda_2_3818_220_q = i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q;
            2'b01 : expRPostExc_uid1104_i_conv25_i318_i_const_lambda_2_3818_220_q = redist240_expR_uid1086_i_conv25_i318_i_const_lambda_2_3818_220_b_1_q;
            2'b10 : expRPostExc_uid1104_i_conv25_i318_i_const_lambda_2_3818_220_q = cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            2'b11 : expRPostExc_uid1104_i_conv25_i318_i_const_lambda_2_3818_220_q = cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            default : expRPostExc_uid1104_i_conv25_i318_i_const_lambda_2_3818_220_q = 8'b0;
        endcase
    end

    // fracR_uid1085_i_conv25_i318_i_const_lambda_2_3818_220(BITSELECT,1084)@58
    assign fracR_uid1085_i_conv25_i318_i_const_lambda_2_3818_220_in = expFracR_uid1084_i_conv25_i318_i_const_lambda_2_3818_220_q[23:0];
    assign fracR_uid1085_i_conv25_i318_i_const_lambda_2_3818_220_b = $signed(fracR_uid1085_i_conv25_i318_i_const_lambda_2_3818_220_in[23:1]);

    // redist241_fracR_uid1085_i_conv25_i318_i_const_lambda_2_3818_220_b_1(DELAY,3565)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist241_fracR_uid1085_i_conv25_i318_i_const_lambda_2_3818_220_b_1_q <= fracR_uid1085_i_conv25_i318_i_const_lambda_2_3818_220_b;
        end
    end

    // fracRPostExc_uid1100_i_conv25_i318_i_const_lambda_2_3818_220(MUX,1099)@59
    assign fracRPostExc_uid1100_i_conv25_i318_i_const_lambda_2_3818_220_s = excREnc_uid1096_i_conv25_i318_i_const_lambda_2_3818_220_q;
    always_comb 
    begin
        unique case (fracRPostExc_uid1100_i_conv25_i318_i_const_lambda_2_3818_220_s)
            2'b00 : fracRPostExc_uid1100_i_conv25_i318_i_const_lambda_2_3818_220_q = cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            2'b01 : fracRPostExc_uid1100_i_conv25_i318_i_const_lambda_2_3818_220_q = redist241_fracR_uid1085_i_conv25_i318_i_const_lambda_2_3818_220_b_1_q;
            2'b10 : fracRPostExc_uid1100_i_conv25_i318_i_const_lambda_2_3818_220_q = cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            2'b11 : fracRPostExc_uid1100_i_conv25_i318_i_const_lambda_2_3818_220_q = oneFracRPostExc2_uid1097_i_conv25_i318_i_const_lambda_2_3818_220_q;
            default : fracRPostExc_uid1100_i_conv25_i318_i_const_lambda_2_3818_220_q = 23'b0;
        endcase
    end

    // fpRes_uid1106_i_conv25_i318_i_const_lambda_2_3818_220(BITJOIN,1105)@59
    assign fpRes_uid1106_i_conv25_i318_i_const_lambda_2_3818_220_q = {redist239_signX_uid1105_i_conv25_i318_i_const_lambda_2_3818_220_b_2_q, expRPostExc_uid1104_i_conv25_i318_i_const_lambda_2_3818_220_q, fracRPostExc_uid1100_i_conv25_i318_i_const_lambda_2_3818_220_q};

    // i_sub26_i_const_lambda_2_3818_221_impl(FPCOLUMN,2594)@59 + 3
    assign i_sub26_i_const_lambda_2_3818_221_impl_ax0 = $unsigned(fpRes_uid1106_i_conv25_i318_i_const_lambda_2_3818_220_q);
    assign i_sub26_i_const_lambda_2_3818_221_impl_ay0 = fpRes_uid1153_i_conv25_i_i_const_lambda_2_3818_202_q;
    assign i_sub26_i_const_lambda_2_3818_221_impl_reset0 = 1'b0;
    assign i_sub26_i_const_lambda_2_3818_221_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_add"),
        .fp32_adder_subtract("true"),
        .fp32_adder_a_clken("0"),
        .fp32_adder_b_clken("0"),
        .adder_input_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_sub26_i_const_lambda_2_3818_221_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_sub26_i_const_lambda_2_3818_221_impl_ena0 }),
        .clr({ i_sub26_i_const_lambda_2_3818_221_impl_reset0, i_sub26_i_const_lambda_2_3818_221_impl_reset0 }),
        .fp32_adder_a(i_sub26_i_const_lambda_2_3818_221_impl_ax0),
        .fp32_adder_b(i_sub26_i_const_lambda_2_3818_221_impl_ay0),
        .fp32_result(i_sub26_i_const_lambda_2_3818_221_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_mult_a(),
        .fp32_mult_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist39_i_sub26_i_const_lambda_2_3818_221_impl_q0_1(DELAY,3363)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist39_i_sub26_i_const_lambda_2_3818_221_impl_q0_1_q <= i_sub26_i_const_lambda_2_3818_221_impl_q0;
        end
    end

    // c_i32_0_3818_245(CONSTANT,16)
    assign c_i32_0_3818_245_q = 32'b00000000000000000000000000000000;

    // frac_x_uid801_i_cmp_i_i_i_const_lambda_2_3818_222(BITSELECT,800)@62
    assign frac_x_uid801_i_cmp_i_i_i_const_lambda_2_3818_222_b = $signed(i_sub26_i_const_lambda_2_3818_221_impl_q0[22:0]);

    // fracXIsZero_uid804_i_cmp_i_i_i_const_lambda_2_3818_222(LOGICAL,803)@62
    assign fracXIsZero_uid804_i_cmp_i_i_i_const_lambda_2_3818_222_q = cstZeroWF_uid798_i_cmp_i_i_i_const_lambda_2_3818_222_q == frac_x_uid801_i_cmp_i_i_i_const_lambda_2_3818_222_b ? 1'b1 : 1'b0;

    // exp_x_uid800_i_cmp_i_i_i_const_lambda_2_3818_222(BITSELECT,799)@62
    assign exp_x_uid800_i_cmp_i_i_i_const_lambda_2_3818_222_b = $signed(i_sub26_i_const_lambda_2_3818_221_impl_q0[30:23]);

    // expXIsZero_uid802_i_cmp_i_i_i_const_lambda_2_3818_222(LOGICAL,801)@62
    assign expXIsZero_uid802_i_cmp_i_i_i_const_lambda_2_3818_222_q = exp_x_uid800_i_cmp_i_i_i_const_lambda_2_3818_222_b == i_acl_15_i_const_lambda_2_3818_44_vt_const_63_q ? 1'b1 : 1'b0;

    // excZ_x_uid806_i_cmp_i_i_i_const_lambda_2_3818_222(LOGICAL,805)@62
    assign excZ_x_uid806_i_cmp_i_i_i_const_lambda_2_3818_222_q = $signed(expXIsZero_uid802_i_cmp_i_i_i_const_lambda_2_3818_222_q & fracXIsZero_uid804_i_cmp_i_i_i_const_lambda_2_3818_222_q);

    // invExcXZ_uid854_i_cmp_i_i_i_const_lambda_2_3818_222(LOGICAL,853)@62
    assign invExcXZ_uid854_i_cmp_i_i_i_const_lambda_2_3818_222_q = $signed(~ (excZ_x_uid806_i_cmp_i_i_i_const_lambda_2_3818_222_q));

    // signX_uid845_i_cmp_i_i_i_const_lambda_2_3818_222(BITSELECT,844)@62
    assign signX_uid845_i_cmp_i_i_i_const_lambda_2_3818_222_b = i_sub26_i_const_lambda_2_3818_221_impl_q0[31:31];

    // concSXSY_uid848_i_cmp_i_i_i_const_lambda_2_3818_222(BITJOIN,847)@62
    assign concSXSY_uid848_i_cmp_i_i_i_const_lambda_2_3818_222_q = {signX_uid845_i_cmp_i_i_i_const_lambda_2_3818_222_b, GND_q};

    // sxLTsy_uid849_i_cmp_i_i_i_const_lambda_2_3818_222(LOGICAL,848)@62
    assign sxLTsy_uid849_i_cmp_i_i_i_const_lambda_2_3818_222_q = concSXSY_uid848_i_cmp_i_i_i_const_lambda_2_3818_222_q == two_uid847_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0;

    // rc2_uid856_i_cmp_i_i_i_const_lambda_2_3818_222(LOGICAL,855)@62 + 1
    assign rc2_uid856_i_cmp_i_i_i_const_lambda_2_3818_222_qi = sxLTsy_uid849_i_cmp_i_i_i_const_lambda_2_3818_222_q & invExcXZ_uid854_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    rc2_uid856_i_cmp_i_i_i_const_lambda_2_3818_222_delay ( .xin(rc2_uid856_i_cmp_i_i_i_const_lambda_2_3818_222_qi), .xout(rc2_uid856_i_cmp_i_i_i_const_lambda_2_3818_222_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // expFracX_uid836_i_cmp_i_i_i_const_lambda_2_3818_222(BITJOIN,835)@62
    assign expFracX_uid836_i_cmp_i_i_i_const_lambda_2_3818_222_q = {exp_x_uid800_i_cmp_i_i_i_const_lambda_2_3818_222_b, frac_x_uid801_i_cmp_i_i_i_const_lambda_2_3818_222_b};

    // efxGTefy_uid840_i_cmp_i_i_i_const_lambda_2_3818_222(COMPARE,839)@62
    assign efxGTefy_uid840_i_cmp_i_i_i_const_lambda_2_3818_222_a = {2'b00, i_acl_10_i_const_lambda_2_3818_133_vt_const_31_q};
    assign efxGTefy_uid840_i_cmp_i_i_i_const_lambda_2_3818_222_b = {2'b00, expFracX_uid836_i_cmp_i_i_i_const_lambda_2_3818_222_q};
    assign efxGTefy_uid840_i_cmp_i_i_i_const_lambda_2_3818_222_o = $unsigned(efxGTefy_uid840_i_cmp_i_i_i_const_lambda_2_3818_222_a) - $unsigned(efxGTefy_uid840_i_cmp_i_i_i_const_lambda_2_3818_222_b);
    assign efxGTefy_uid840_i_cmp_i_i_i_const_lambda_2_3818_222_c[0] = efxGTefy_uid840_i_cmp_i_i_i_const_lambda_2_3818_222_o[32];

    // expFracCompMux_uid852_i_cmp_i_i_i_const_lambda_2_3818_222(MUX,851)@62
    assign expFracCompMux_uid852_i_cmp_i_i_i_const_lambda_2_3818_222_s = signX_uid845_i_cmp_i_i_i_const_lambda_2_3818_222_b;
    always_comb 
    begin
        unique case (expFracCompMux_uid852_i_cmp_i_i_i_const_lambda_2_3818_222_s)
            1'b0 : expFracCompMux_uid852_i_cmp_i_i_i_const_lambda_2_3818_222_q = GND_q;
            1'b1 : expFracCompMux_uid852_i_cmp_i_i_i_const_lambda_2_3818_222_q = efxGTefy_uid840_i_cmp_i_i_i_const_lambda_2_3818_222_c;
            default : expFracCompMux_uid852_i_cmp_i_i_i_const_lambda_2_3818_222_q = 1'b0;
        endcase
    end

    // xorSigns_uid850_i_cmp_i_i_i_const_lambda_2_3818_222(LOGICAL,849)@62
    assign xorSigns_uid850_i_cmp_i_i_i_const_lambda_2_3818_222_q = $signed(signX_uid845_i_cmp_i_i_i_const_lambda_2_3818_222_b ^ GND_q);

    // sxEQsy_uid851_i_cmp_i_i_i_const_lambda_2_3818_222(LOGICAL,850)@62
    assign sxEQsy_uid851_i_cmp_i_i_i_const_lambda_2_3818_222_q = $signed(~ (xorSigns_uid850_i_cmp_i_i_i_const_lambda_2_3818_222_q));

    // sxEQsyExpFracCompMux_uid857_i_cmp_i_i_i_const_lambda_2_3818_222(LOGICAL,856)@62 + 1
    assign sxEQsyExpFracCompMux_uid857_i_cmp_i_i_i_const_lambda_2_3818_222_qi = sxEQsy_uid851_i_cmp_i_i_i_const_lambda_2_3818_222_q & expFracCompMux_uid852_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    sxEQsyExpFracCompMux_uid857_i_cmp_i_i_i_const_lambda_2_3818_222_delay ( .xin(sxEQsyExpFracCompMux_uid857_i_cmp_i_i_i_const_lambda_2_3818_222_qi), .xout(sxEQsyExpFracCompMux_uid857_i_cmp_i_i_i_const_lambda_2_3818_222_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // r_uid858_i_cmp_i_i_i_const_lambda_2_3818_222(LOGICAL,857)@63
    assign r_uid858_i_cmp_i_i_i_const_lambda_2_3818_222_q = $signed(sxEQsyExpFracCompMux_uid857_i_cmp_i_i_i_const_lambda_2_3818_222_q | rc2_uid856_i_cmp_i_i_i_const_lambda_2_3818_222_q);

    // fracXIsNotZero_uid805_i_cmp_i_i_i_const_lambda_2_3818_222(LOGICAL,804)@62
    assign fracXIsNotZero_uid805_i_cmp_i_i_i_const_lambda_2_3818_222_q = $signed(~ (fracXIsZero_uid804_i_cmp_i_i_i_const_lambda_2_3818_222_q));

    // expXIsMax_uid803_i_cmp_i_i_i_const_lambda_2_3818_222(LOGICAL,802)@62
    assign expXIsMax_uid803_i_cmp_i_i_i_const_lambda_2_3818_222_q = exp_x_uid800_i_cmp_i_i_i_const_lambda_2_3818_222_b == cstAllOWE_uid797_i_cmp_i_i_i_const_lambda_2_3818_222_q ? 1'b1 : 1'b0;

    // excN_x_uid808_i_cmp_i_i_i_const_lambda_2_3818_222(LOGICAL,807)@62 + 1
    assign excN_x_uid808_i_cmp_i_i_i_const_lambda_2_3818_222_qi = expXIsMax_uid803_i_cmp_i_i_i_const_lambda_2_3818_222_q & fracXIsNotZero_uid805_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    excN_x_uid808_i_cmp_i_i_i_const_lambda_2_3818_222_delay ( .xin(excN_x_uid808_i_cmp_i_i_i_const_lambda_2_3818_222_qi), .xout(excN_x_uid808_i_cmp_i_i_i_const_lambda_2_3818_222_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // rPostExc_uid859_i_cmp_i_i_i_const_lambda_2_3818_222(MUX,858)@63
    assign rPostExc_uid859_i_cmp_i_i_i_const_lambda_2_3818_222_s = excN_x_uid808_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    always_comb 
    begin
        unique case (rPostExc_uid859_i_cmp_i_i_i_const_lambda_2_3818_222_s)
            1'b0 : rPostExc_uid859_i_cmp_i_i_i_const_lambda_2_3818_222_q = r_uid858_i_cmp_i_i_i_const_lambda_2_3818_222_q;
            1'b1 : rPostExc_uid859_i_cmp_i_i_i_const_lambda_2_3818_222_q = GND_q;
            default : rPostExc_uid859_i_cmp_i_i_i_const_lambda_2_3818_222_q = 1'b0;
        endcase
    end

    // i_unnamed_const_lambda_2_3818_223(MUX,615)@63 + 1
    assign i_unnamed_const_lambda_2_3818_223_s = rPostExc_uid859_i_cmp_i_i_i_const_lambda_2_3818_222_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (i_unnamed_const_lambda_2_3818_223_s)
                1'b0 : i_unnamed_const_lambda_2_3818_223_q <= c_i32_0_3818_245_q;
                1'b1 : i_unnamed_const_lambda_2_3818_223_q <= redist39_i_sub26_i_const_lambda_2_3818_221_impl_q0_1_q;
                default : i_unnamed_const_lambda_2_3818_223_q <= 32'b0;
            endcase
        end
    end

    // i_mul29_i_const_lambda_2_3818_224_impl(FPCOLUMN,2568)@64 + 3
    assign i_mul29_i_const_lambda_2_3818_224_impl_ay0 = i_unnamed_const_lambda_2_3818_223_q;
    assign i_mul29_i_const_lambda_2_3818_224_impl_az0 = i_unnamed_const_lambda_2_3818_223_q;
    assign i_mul29_i_const_lambda_2_3818_224_impl_reset0 = 1'b0;
    assign i_mul29_i_const_lambda_2_3818_224_impl_ena0 = 1'b1;
    tennm_fp_mac #(
        .operation_mode("fp32_mult"),
        .fp32_mult_a_clken("0"),
        .fp32_mult_b_clken("0"),
        .mult_2nd_pipeline_clken("0"),
        .output_clken("0"),
        .clear_type("none")
    ) i_mul29_i_const_lambda_2_3818_224_impl_DSP0 (
        .clk(clock),
        .ena({ 1'b0, 1'b0, i_mul29_i_const_lambda_2_3818_224_impl_ena0 }),
        .clr({ i_mul29_i_const_lambda_2_3818_224_impl_reset0, i_mul29_i_const_lambda_2_3818_224_impl_reset0 }),
        .fp32_mult_a(i_mul29_i_const_lambda_2_3818_224_impl_ay0),
        .fp32_mult_b(i_mul29_i_const_lambda_2_3818_224_impl_az0),
        .fp32_result(i_mul29_i_const_lambda_2_3818_224_impl_q0),
        .accumulate(),
        .fp16_mult_top_a(),
        .fp16_mult_top_b(),
        .fp16_mult_bot_a(),
        .fp16_mult_bot_b(),
        .fp32_adder_a(),
        .fp32_adder_b(),
        .dfxlfsrena(),
        .dfxmisrena(),
        .fp32_chainin(),
        .fp32_chainout(),
        .fp32_adder_inexact(),
        .fp32_adder_invalid(),
        .fp32_adder_overflow(),
        .fp32_adder_underflow(),
        .fp32_mult_inexact(),
        .fp32_mult_invalid(),
        .fp32_mult_overflow(),
        .fp32_mult_underflow(),
        .fp16_adder_inexact(),
        .fp16_adder_invalid(),
        .fp16_adder_infinite(),
        .fp16_adder_zero(),
        .fp16_adder_overflow(),
        .fp16_adder_underflow(),
        .fp16_mult_top_inexact(),
        .fp16_mult_top_invalid(),
        .fp16_mult_top_infinite(),
        .fp16_mult_top_zero(),
        .fp16_mult_top_overflow(),
        .fp16_mult_top_underflow(),
        .fp16_mult_bot_inexact(),
        .fp16_mult_bot_invalid(),
        .fp16_mult_bot_infinite(),
        .fp16_mult_bot_zero(),
        .fp16_mult_bot_overflow(),
        .fp16_mult_bot_underflow()
    );

    // redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5(DELAY,3364)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5_delay_0 <= $unsigned(redist39_i_sub26_i_const_lambda_2_3818_221_impl_q0_1_q);
            redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5_delay_1 <= redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5_delay_0;
            redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5_q <= $signed(redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5_delay_1);
        end
    end

    // redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5_outputreg0(DELAY,3620)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5_outputreg0_q <= redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5_q;
        end
    end

    // GND(CONSTANT,0)
    assign GND_q = 1'b0;

    // sync_out_210_aunroll_x(GPOUT,794)@67
    assign out_c0_exi248_0_tpl = GND_q;
    assign out_c0_exi248_1_tpl = redist40_i_sub26_i_const_lambda_2_3818_221_impl_q0_5_outputreg0_q;
    assign out_c0_exi248_2_tpl = i_mul29_i_const_lambda_2_3818_224_impl_q0;
    assign out_o_valid = redist179_valid_fanout_reg0_q_66_q;
    assign out_unnamed_const_lambda_20 = GND_q;

endmodule
