; ============================
; FILE GENERATED WITH FTM2GBMC
; ============================
; FTM2GBMC created by Savestate!

; -- INFO --
#TITLE ""
#AUTHOR ""
#COPYRIGHT ""

; -- WAVE Macros --
#@0 {0123456789ABCDEFFEDCBA9876543210} ;Triangle Wave

; -- Export Mode --
; [0]gbs [1]bin [2]gbs+bin [3]gbdsp [4]dbdsp(dmg)
#mode 0

; -- Volume Macros --
#V0 {-2, -2, -2, -2, -2, -13, -13, -13, -13, -12, -10, -10, -10, -10, -10, -12, -13, -13, -13, -13, -14, -15,\}
#V1 {-5, 0,\}

#V127 {15,\} ; Default Macro
; -- Duty Cycle Macros --
#X0 {3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 1, 0,\}
#X1 {2, 1,\}
#X2 {0, 2,\}

#X127 {0,\} ; Default Macro
; -- Pitch Macros --
#F0 {[,-1, -1, 0, 0, 1, 1, 0, 0,] 2,] 2}

#F127 {0,\} ; Default Macro
; -- Tempo --
'ABCD t128 T238

'A  v15  L  %-1  v13  o2  zv127,0,0 zf127,0,0 zw0,1,0 c32 v8  & c32 v13  e32 v8  c32 v13  g32 v8  e32 v13  b32 v8  g32 v13  o3  d32 v8  o2  b32 v13  o3  f32 v8  d32 v13  a32 v8  f32 v13  o4  c32 v8  o3  a32 v13  o4  e32 v8  c32 v13  g32 v8  e32 v13  b32 v8  g32 v13  o5  d32 v8  o4  b32 v13  & b32 v8  o5  d32 v4  & d32 v2  & d32 v1  & d32 v0  & d16^32
'A  %0  v10  o3  zv1,1,0 zf127,0,0 zw1,1,0 c32 r32 c32 r32 g32 r16 d+32 c64 r64 c32 r32 c32 g32 r32 g32 d+32 c32 r32 c64 r64 o2  c32 o3  g32 r16 d+32 c64 r64 c32 r32 c32 g32 r32 g32 d+32
'A  %0  v10  c32 r32 c32 r32 g32 r16 d+32 c64 r64 c32 r32 c32 g32 r32 g32 d+32 c32 r32 c64 r64 o2  c32 o3  g32 r16 d+32 c64 r64 c32 r32 c32 g32 r32 g32 d+32

'B  v15  L  %1  v13  o2  zv127,0,0 zf127,0,0 zw0,1,0 c32 v8  & c32 v13  e32 v8  c32 v13  g32 v8  e32 v13  b32 v8  g32 v13  o3  d32 v8  o2  b32 v13  o3  f32 v8  d32 v13  a32 v8  f32 v13  o4  c32 v8  o3  a32 v13  o4  e32 v8  c32 v13  g32 v8  e32 v13  b32 v8  g32 v13  o5  d32 v8  o4  b32 v13  & b32 v8  o5  d32 v4  & d32 v2  & d32 v1  & d32 v0  & d16^32
'B  %0  v10  zv127,0,0 zf0,1,0 zw2,1,0 c+64 d64 d+32 r16 {c,g}32 g32 r32 o4  g16 r16 g32 a+8 b64 o5  c32 r64 c64 r32^64 c64 r32^64 d+64 r32^64 g64 r32^64 o4  g32 r16^32 g32 r32
'B  %0  v10  o5  c+64 d64 d+32 r16 {c,g}32 g32 r32 o4  g16 r16 g32 a+8 b64 o5  c32 r64 c64 r32^64 c64 r32^64 d+64 r32^64 g64 r32^64 o4  g32 r16^32 g32 r32

'C  @0 v3 r1
'C  o5  zv127,0,0 zf127,0,0 c16 r16 c64 r64 c64 r64 c32 r32 c32 r32 c32 r32 c64 r64 c64 r64 g64 r64 g64 r64 {c,>c<}16 o6  zv127,0,0 zf0,1,0 c32 r32 o5  zv127,0,0 zf127,0,0 c64 r64 c64 r64 c32 r32 c32 r32 c32 r32 c64 r64 c64 r64 o4  g64 r64 g64 r64
'C  o5  c16 r16 c64 r64 c64 r64 c32 r32 c32 r32 c32 r32 c64 r64 c64 r64 g64 r64 g64 r64 {c,>c<}16 o6  zv127,0,0 zf0,1,0 c32 r32 o5  zv127,0,0 zf127,0,0 c64 r64 c64 r64 c32 r32 c32 r32 c32 r32 c64 r64 c64 r64 o4  g64 r64 g64 r64

'D  v15 r1^1^1