

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315'
================================================================
* Date:           Fri Mar 10 17:35:19 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  31.144 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_3  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.49>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln57_4_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %sext_ln57_4"   --->   Operation 8 'read' 'sext_ln57_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%len_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %len_8"   --->   Operation 9 'read' 'len_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_ln57_9_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln57_9"   --->   Operation 10 'read' 'add_ln57_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln57_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln57_4"   --->   Operation 11 'read' 'zext_ln57_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln57_4_cast = sext i23 %sext_ln57_4_read"   --->   Operation 12 'sext' 'sext_ln57_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln57_4_cast = zext i8 %zext_ln57_4_read"   --->   Operation 13 'zext' 'zext_ln57_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 %zext_ln57_4_cast, i9 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i347"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_3 = load i9 %j" [dilithium2/ntt.c:58]   --->   Operation 16 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.34ns)   --->   "%icmp_ln57 = icmp_eq  i9 %j_3, i9 %add_ln57_9_read" [dilithium2/ntt.c:57]   --->   Operation 18 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc.i.i347.split, void %for.inc22.i.i.loopexit.exitStub" [dilithium2/ntt.c:57]   --->   Operation 19 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_11_cast40 = zext i9 %j_3" [dilithium2/ntt.c:58]   --->   Operation 20 'zext' 'j_11_cast40' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i9 %j_3" [dilithium2/ntt.c:58]   --->   Operation 21 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.71ns)   --->   "%add_ln58 = add i8 %trunc_ln58, i8 %len_8_read" [dilithium2/ntt.c:58]   --->   Operation 22 'add' 'add_ln58' <Predicate = (!icmp_ln57)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i8 %add_ln58" [dilithium2/ntt.c:58]   --->   Operation 23 'zext' 'zext_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cp_coeffs_addr = getelementptr i32 %cp_coeffs, i64 0, i64 %zext_ln58" [dilithium2/ntt.c:58]   --->   Operation 24 'getelementptr' 'cp_coeffs_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.77ns)   --->   "%cp_coeffs_load = load i8 %cp_coeffs_addr" [dilithium2/ntt.c:58]   --->   Operation 25 'load' 'cp_coeffs_load' <Predicate = (!icmp_ln57)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cp_coeffs_addr_1 = getelementptr i32 %cp_coeffs, i64 0, i64 %j_11_cast40" [dilithium2/ntt.c:59]   --->   Operation 26 'getelementptr' 'cp_coeffs_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.77ns)   --->   "%cp_coeffs_load_1 = load i8 %cp_coeffs_addr_1" [dilithium2/ntt.c:59]   --->   Operation 27 'load' 'cp_coeffs_load_1' <Predicate = (!icmp_ln57)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln57 = add i9 %j_3, i9 1" [dilithium2/ntt.c:57]   --->   Operation 28 'add' 'add_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.32ns)   --->   "%store_ln57 = store i9 %add_ln57, i9 %j" [dilithium2/ntt.c:57]   --->   Operation 29 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.32>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 31.1>
ST_2 : Operation 30 [1/2] (2.77ns)   --->   "%cp_coeffs_load = load i8 %cp_coeffs_addr" [dilithium2/ntt.c:58]   --->   Operation 30 'load' 'cp_coeffs_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i32 %cp_coeffs_load" [dilithium2/ntt.c:58]   --->   Operation 31 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (6.88ns)   --->   "%mul_ln58 = mul i54 %sext_ln58, i54 %sext_ln57_4_cast" [dilithium2/ntt.c:58]   --->   Operation 32 'mul' 'mul_ln58' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i54 %mul_ln58" [dilithium2/reduce.c:15]   --->   Operation 33 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i54 %mul_ln58" [dilithium2/reduce.c:18]   --->   Operation 34 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (6.88ns)   --->   "%t = mul i32 %trunc_ln18, i32 58728449" [dilithium2/reduce.c:18]   --->   Operation 35 'mul' 't' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t" [dilithium2/reduce.c:19]   --->   Operation 36 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 %sext_ln19, i55 36028797010583551" [dilithium2/reduce.c:19]   --->   Operation 37 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i55 %mul_ln19" [dilithium2/reduce.c:19]   --->   Operation 38 'sext' 'sext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.77ns)   --->   "%add_ln19 = add i56 %sext_ln19_5, i56 %sext_ln15" [dilithium2/reduce.c:19]   --->   Operation 39 'add' 'add_ln19' <Predicate = true> <Delay = 2.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%t_4 = partselect i24 @_ssdm_op_PartSelect.i24.i56.i32.i32, i56 %add_ln19, i32 32, i32 55" [dilithium2/reduce.c:19]   --->   Operation 40 'partselect' 't_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln19_6 = sext i24 %t_4" [dilithium2/reduce.c:19]   --->   Operation 41 'sext' 'sext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (2.77ns)   --->   "%cp_coeffs_load_1 = load i8 %cp_coeffs_addr_1" [dilithium2/ntt.c:59]   --->   Operation 42 'load' 'cp_coeffs_load_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 43 [1/1] (2.18ns)   --->   "%sub_ln59 = sub i32 %cp_coeffs_load_1, i32 %sext_ln19_6" [dilithium2/ntt.c:59]   --->   Operation 43 'sub' 'sub_ln59' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.77ns)   --->   "%store_ln59 = store i32 %sub_ln59, i8 %cp_coeffs_addr" [dilithium2/ntt.c:59]   --->   Operation 44 'store' 'store_ln59' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 45 [2/2] (2.77ns)   --->   "%cp_coeffs_load_2 = load i8 %cp_coeffs_addr_1" [dilithium2/ntt.c:60]   --->   Operation 45 'load' 'cp_coeffs_load_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 7.72>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [dilithium2/ntt.c:50]   --->   Operation 46 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/2] (2.77ns)   --->   "%cp_coeffs_load_2 = load i8 %cp_coeffs_addr_1" [dilithium2/ntt.c:60]   --->   Operation 47 'load' 'cp_coeffs_load_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 48 [1/1] (2.18ns)   --->   "%add_ln60 = add i32 %cp_coeffs_load_2, i32 %sext_ln19_6" [dilithium2/ntt.c:60]   --->   Operation 48 'add' 'add_ln60' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (2.77ns)   --->   "%store_ln60 = store i32 %add_ln60, i8 %cp_coeffs_addr_1" [dilithium2/ntt.c:60]   --->   Operation 49 'store' 'store_ln60' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc.i.i347" [dilithium2/ntt.c:57]   --->   Operation 50 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln57_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln57_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ len_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cp_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sext_ln57_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca       ) [ 01000]
sext_ln57_4_read  (read         ) [ 00000]
len_8_read        (read         ) [ 00000]
add_ln57_9_read   (read         ) [ 00000]
zext_ln57_4_read  (read         ) [ 00000]
sext_ln57_4_cast  (sext         ) [ 00100]
zext_ln57_4_cast  (zext         ) [ 00000]
store_ln0         (store        ) [ 00000]
br_ln0            (br           ) [ 00000]
j_3               (load         ) [ 00000]
specpipeline_ln0  (specpipeline ) [ 00000]
icmp_ln57         (icmp         ) [ 01000]
br_ln57           (br           ) [ 00000]
j_11_cast40       (zext         ) [ 00000]
trunc_ln58        (trunc        ) [ 00000]
add_ln58          (add          ) [ 00000]
zext_ln58         (zext         ) [ 00000]
cp_coeffs_addr    (getelementptr) [ 00100]
cp_coeffs_addr_1  (getelementptr) [ 00111]
add_ln57          (add          ) [ 00000]
store_ln57        (store        ) [ 00000]
cp_coeffs_load    (load         ) [ 00000]
sext_ln58         (sext         ) [ 00000]
mul_ln58          (mul          ) [ 00000]
sext_ln15         (sext         ) [ 00000]
trunc_ln18        (trunc        ) [ 00000]
t                 (mul          ) [ 00000]
sext_ln19         (sext         ) [ 00000]
mul_ln19          (mul          ) [ 00000]
sext_ln19_5       (sext         ) [ 00000]
add_ln19          (add          ) [ 00000]
t_4               (partselect   ) [ 00000]
sext_ln19_6       (sext         ) [ 00011]
cp_coeffs_load_1  (load         ) [ 00000]
sub_ln59          (sub          ) [ 00000]
store_ln59        (store        ) [ 00000]
specloopname_ln50 (specloopname ) [ 00000]
cp_coeffs_load_2  (load         ) [ 00000]
add_ln60          (add          ) [ 00000]
store_ln60        (store        ) [ 00000]
br_ln57           (br           ) [ 00000]
ret_ln0           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln57_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln57_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln57_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln57_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="len_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cp_coeffs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cp_coeffs"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln57_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln57_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i23"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="j_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="sext_ln57_4_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="23" slack="0"/>
<pin id="50" dir="0" index="1" bw="23" slack="0"/>
<pin id="51" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln57_4_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="len_8_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_8_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="add_ln57_9_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="9" slack="0"/>
<pin id="62" dir="0" index="1" bw="9" slack="0"/>
<pin id="63" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln57_9_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln57_4_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln57_4_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="cp_coeffs_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cp_coeffs_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
<pin id="87" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cp_coeffs_load/1 cp_coeffs_load_1/1 store_ln59/2 cp_coeffs_load_2/3 store_ln60/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="cp_coeffs_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="9" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cp_coeffs_addr_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sext_ln57_4_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="23" slack="0"/>
<pin id="99" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57_4_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln57_4_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_4_cast/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="9" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="j_3_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln57_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="0" index="1" bw="9" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="j_11_cast40_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_11_cast40/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln58_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln58_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln58_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln57_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln57_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="9" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sext_ln58_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mul_ln58_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="23" slack="1"/>
<pin id="157" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln58/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sext_ln15_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="54" slack="0"/>
<pin id="161" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln18_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="54" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="t_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="27" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sext_ln19_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="mul_ln19_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="24" slack="0"/>
<pin id="180" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sext_ln19_5_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="55" slack="0"/>
<pin id="185" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_5/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln19_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="55" slack="0"/>
<pin id="189" dir="0" index="1" bw="54" slack="0"/>
<pin id="190" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="t_4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="24" slack="0"/>
<pin id="195" dir="0" index="1" bw="56" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="0" index="3" bw="7" slack="0"/>
<pin id="198" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_4/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln19_6_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="24" slack="0"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_6/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sub_ln59_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="24" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln60_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="2"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/4 "/>
</bind>
</comp>

<comp id="220" class="1005" name="j_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="227" class="1005" name="sext_ln57_4_cast_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="54" slack="1"/>
<pin id="229" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln57_4_cast "/>
</bind>
</comp>

<comp id="235" class="1005" name="cp_coeffs_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cp_coeffs_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="cp_coeffs_addr_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cp_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="sext_ln19_6_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2"/>
<pin id="249" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln19_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="88"><net_src comp="72" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="100"><net_src comp="48" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="66" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="60" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="127"><net_src comp="110" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="54" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="143"><net_src comp="110" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="79" pin="7"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="154" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="159" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="206"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="79" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="207" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="218"><net_src comp="79" pin="7"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="214" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="223"><net_src comp="44" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="230"><net_src comp="97" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="238"><net_src comp="72" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="244"><net_src comp="89" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="250"><net_src comp="203" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="214" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cp_coeffs | {2 4 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 : zext_ln57_4 | {1 }
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 : add_ln57_9 | {1 }
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 : len_8 | {1 }
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 : cp_coeffs | {1 2 3 4 }
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315 : sext_ln57_4 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_3 : 1
		icmp_ln57 : 2
		br_ln57 : 3
		j_11_cast40 : 2
		trunc_ln58 : 2
		add_ln58 : 3
		zext_ln58 : 4
		cp_coeffs_addr : 5
		cp_coeffs_load : 6
		cp_coeffs_addr_1 : 3
		cp_coeffs_load_1 : 4
		add_ln57 : 2
		store_ln57 : 3
	State 2
		sext_ln58 : 1
		mul_ln58 : 2
		sext_ln15 : 3
		trunc_ln18 : 3
		t : 4
		sext_ln19 : 5
		mul_ln19 : 6
		sext_ln19_5 : 7
		add_ln19 : 8
		t_4 : 9
		sext_ln19_6 : 10
		sub_ln59 : 11
		store_ln59 : 12
	State 3
	State 4
		add_ln60 : 1
		store_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln58_fu_128       |    0    |    0    |    15   |
|    add   |       add_ln57_fu_139       |    0    |    0    |    16   |
|          |       add_ln19_fu_187       |    0    |    0    |    62   |
|          |       add_ln60_fu_214       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       mul_ln58_fu_154       |    2    |    0    |    21   |
|    mul   |           t_fu_167          |    3    |    0    |    21   |
|          |       mul_ln19_fu_177       |    2    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln59_fu_207       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln57_fu_113      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          | sext_ln57_4_read_read_fu_48 |    0    |    0    |    0    |
|   read   |    len_8_read_read_fu_54    |    0    |    0    |    0    |
|          |  add_ln57_9_read_read_fu_60 |    0    |    0    |    0    |
|          | zext_ln57_4_read_read_fu_66 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    sext_ln57_4_cast_fu_97   |    0    |    0    |    0    |
|          |       sext_ln58_fu_150      |    0    |    0    |    0    |
|   sext   |       sext_ln15_fu_159      |    0    |    0    |    0    |
|          |       sext_ln19_fu_173      |    0    |    0    |    0    |
|          |      sext_ln19_5_fu_183     |    0    |    0    |    0    |
|          |      sext_ln19_6_fu_203     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   zext_ln57_4_cast_fu_101   |    0    |    0    |    0    |
|   zext   |      j_11_cast40_fu_119     |    0    |    0    |    0    |
|          |       zext_ln58_fu_134      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln58_fu_124      |    0    |    0    |    0    |
|          |      trunc_ln18_fu_163      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          t_4_fu_193         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    7    |    0    |   245   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|cp_coeffs_addr_1_reg_241|    8   |
| cp_coeffs_addr_reg_235 |    8   |
|        j_reg_220       |    9   |
|   sext_ln19_6_reg_247  |   32   |
|sext_ln57_4_cast_reg_227|   54   |
+------------------------+--------+
|          Total         |   111  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   3  |   8  |   24   ||    13   |
| grp_access_fu_79 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_79 |  p2  |   3  |   0  |    0   ||    13   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   || 4.02243 ||    35   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |    0   |   245  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   35   |
|  Register |    -   |    -   |   111  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    4   |   111  |   280  |
+-----------+--------+--------+--------+--------+
