<stg><name>fill_fm_buf_bn<16u></name>


<trans_list>

<trans id="1077" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %col_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %col)

]]></Node>
<StgValue><ssdm name="col_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %row_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %row)

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="3">
<![CDATA[
:2  %zext_ln1265 = zext i3 %col_read to i6

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:3  %tmp_121 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_read, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="5">
<![CDATA[
:4  %zext_ln1265_14 = zext i5 %tmp_121 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1265_14"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %add_ln1265 = add i6 %zext_ln1265, %zext_ln1265_14

]]></Node>
<StgValue><ssdm name="add_ln1265"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:6  %tmp_443 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln1265, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="9">
<![CDATA[
:7  %zext_ln1265_15 = zext i9 %tmp_443 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_15"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:8  %tmp_444 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1265, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="7">
<![CDATA[
:9  %zext_ln1265_16 = zext i7 %tmp_444 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_16"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %add_ln1265_7 = add i64 %zext_ln1265_15, %zext_ln1265_16

]]></Node>
<StgValue><ssdm name="add_ln1265_7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln45, %hls_label_9 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:1  %brow_0 = phi i4 [ 1, %0 ], [ %select_ln52_3, %hls_label_9 ]

]]></Node>
<StgValue><ssdm name="brow_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:2  %bcol_0 = phi i4 [ 1, %0 ], [ %bcol, %hls_label_9 ]

]]></Node>
<StgValue><ssdm name="bcol_0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %icmp_ln45 = icmp eq i7 %indvar_flatten, -64

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %add_ln45 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln45, label %1, label %hls_label_9

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:0  %brow = add i4 1, %brow_0

]]></Node>
<StgValue><ssdm name="brow"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:2  %icmp_ln46 = icmp eq i4 %bcol_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_9:3  %select_ln52 = select i1 %icmp_ln46, i4 1, i4 %bcol_0

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_9:4  %select_ln52_3 = select i1 %icmp_ln46, i4 %brow, i4 %brow_0

]]></Node>
<StgValue><ssdm name="select_ln52_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="4">
<![CDATA[
hls_label_9:5  %zext_ln52 = zext i4 %select_ln52_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_9:6  %add_ln1265_8 = add i64 %zext_ln52, %add_ln1265_7

]]></Node>
<StgValue><ssdm name="add_ln1265_8"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="64">
<![CDATA[
hls_label_9:7  %trunc_ln1265 = trunc i64 %add_ln1265_8 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln1265"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
hls_label_9:8  %p_shl18_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %trunc_ln1265, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="64">
<![CDATA[
hls_label_9:9  %trunc_ln1265_2 = trunc i64 %add_ln1265_8 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln1265_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
hls_label_9:10  %p_shl19_cast = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %trunc_ln1265_2, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:11  %add_ln1265_9 = add i12 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="add_ln1265_9"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
hls_label_9:12  %tmp_122 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln52_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="7">
<![CDATA[
hls_label_9:13  %zext_ln1265_17 = zext i7 %tmp_122 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265_17"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
hls_label_9:14  %tmp_123 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln52_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="5">
<![CDATA[
hls_label_9:15  %zext_ln1265_18 = zext i5 %tmp_123 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265_18"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_9:16  %add_ln1265_10 = add i8 %zext_ln1265_17, %zext_ln1265_18

]]></Node>
<StgValue><ssdm name="add_ln1265_10"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4">
<![CDATA[
hls_label_9:19  %zext_ln1265_19 = zext i4 %select_ln52 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265_19"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="4">
<![CDATA[
hls_label_9:20  %zext_ln1265_20 = zext i4 %select_ln52 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1265_20"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:21  %add_ln1265_11 = add i12 %zext_ln1265_20, %add_ln1265_9

]]></Node>
<StgValue><ssdm name="add_ln1265_11"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="12">
<![CDATA[
hls_label_9:22  %zext_ln1265_21 = zext i12 %add_ln1265_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_21"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:23  %fm_buf_V_0_addr = getelementptr [1600 x i12]* @fm_buf_V_0, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_0_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:24  %fm_buf_V_1_addr = getelementptr [1600 x i12]* @fm_buf_V_1, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:25  %fm_buf_V_10_addr = getelementptr [1600 x i12]* @fm_buf_V_10, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_10_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:26  %fm_buf_V_11_addr = getelementptr [1600 x i12]* @fm_buf_V_11, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_11_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:27  %fm_buf_V_12_addr = getelementptr [1600 x i12]* @fm_buf_V_12, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_12_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:28  %fm_buf_V_13_addr = getelementptr [1600 x i12]* @fm_buf_V_13, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_13_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:29  %fm_buf_V_14_addr = getelementptr [1600 x i12]* @fm_buf_V_14, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_14_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:30  %fm_buf_V_15_addr = getelementptr [1600 x i12]* @fm_buf_V_15, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_15_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:31  %fm_buf_V_2_addr = getelementptr [1600 x i12]* @fm_buf_V_2, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_2_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:32  %fm_buf_V_3_addr = getelementptr [1600 x i12]* @fm_buf_V_3, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_3_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:33  %fm_buf_V_4_addr = getelementptr [1600 x i12]* @fm_buf_V_4, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_4_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:34  %fm_buf_V_5_addr = getelementptr [1600 x i12]* @fm_buf_V_5, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_5_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:35  %fm_buf_V_6_addr = getelementptr [1600 x i12]* @fm_buf_V_6, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_6_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:36  %fm_buf_V_7_addr = getelementptr [1600 x i12]* @fm_buf_V_7, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_7_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:37  %fm_buf_V_8_addr = getelementptr [1600 x i12]* @fm_buf_V_8, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_8_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:38  %fm_buf_V_9_addr = getelementptr [1600 x i12]* @fm_buf_V_9, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="fm_buf_V_9_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_9:39  %add_ln1265_12 = add i8 %zext_ln1265_19, %add_ln1265_10

]]></Node>
<StgValue><ssdm name="add_ln1265_12"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="8">
<![CDATA[
hls_label_9:40  %zext_ln1265_22 = zext i8 %add_ln1265_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_22"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:41  %out_buf0_V_0_addr = getelementptr [100 x i12]* @out_buf0_V_0, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_0_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:42  %out_buf0_V_1_addr = getelementptr [100 x i12]* @out_buf0_V_1, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_1_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:43  %out_buf0_V_10_addr = getelementptr [100 x i12]* @out_buf0_V_10, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_10_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:44  %out_buf0_V_11_addr = getelementptr [100 x i12]* @out_buf0_V_11, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_11_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:45  %out_buf0_V_12_addr = getelementptr [100 x i12]* @out_buf0_V_12, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_12_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:46  %out_buf0_V_13_addr = getelementptr [100 x i12]* @out_buf0_V_13, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_13_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:47  %out_buf0_V_14_addr = getelementptr [100 x i12]* @out_buf0_V_14, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_14_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:48  %out_buf0_V_15_addr = getelementptr [100 x i12]* @out_buf0_V_15, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_15_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:49  %out_buf0_V_2_addr = getelementptr [100 x i12]* @out_buf0_V_2, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_2_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:50  %out_buf0_V_3_addr = getelementptr [100 x i12]* @out_buf0_V_3, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_3_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:51  %out_buf0_V_4_addr = getelementptr [100 x i12]* @out_buf0_V_4, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_4_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:52  %out_buf0_V_5_addr = getelementptr [100 x i12]* @out_buf0_V_5, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_5_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:53  %out_buf0_V_6_addr = getelementptr [100 x i12]* @out_buf0_V_6, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_6_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:54  %out_buf0_V_7_addr = getelementptr [100 x i12]* @out_buf0_V_7, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_7_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:55  %out_buf0_V_8_addr = getelementptr [100 x i12]* @out_buf0_V_8, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_8_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:56  %out_buf0_V_9_addr = getelementptr [100 x i12]* @out_buf0_V_9, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="out_buf0_V_9_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:57  %out_buf0_V_0_load = load i12* %out_buf0_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_0_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:59  %fm_buf_V_0_load = load i12* %fm_buf_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_0_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:117  %out_buf0_V_1_load = load i12* %out_buf0_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_1_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:119  %fm_buf_V_1_load = load i12* %fm_buf_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_1_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:177  %out_buf0_V_2_load = load i12* %out_buf0_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_2_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:179  %fm_buf_V_2_load = load i12* %fm_buf_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_2_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:237  %out_buf0_V_3_load = load i12* %out_buf0_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_3_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:239  %fm_buf_V_3_load = load i12* %fm_buf_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_3_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:297  %out_buf0_V_4_load = load i12* %out_buf0_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_4_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:299  %fm_buf_V_4_load = load i12* %fm_buf_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_4_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:357  %out_buf0_V_5_load = load i12* %out_buf0_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_5_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:359  %fm_buf_V_5_load = load i12* %fm_buf_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_5_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:417  %out_buf0_V_6_load = load i12* %out_buf0_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_6_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:419  %fm_buf_V_6_load = load i12* %fm_buf_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_6_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:477  %out_buf0_V_7_load = load i12* %out_buf0_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_7_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:479  %fm_buf_V_7_load = load i12* %fm_buf_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_7_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:537  %out_buf0_V_8_load = load i12* %out_buf0_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_8_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:539  %fm_buf_V_8_load = load i12* %fm_buf_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_8_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:597  %out_buf0_V_9_load = load i12* %out_buf0_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_9_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:599  %fm_buf_V_9_load = load i12* %fm_buf_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_9_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:657  %out_buf0_V_10_load = load i12* %out_buf0_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_10_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:659  %fm_buf_V_10_load = load i12* %fm_buf_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_10_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:717  %out_buf0_V_11_load = load i12* %out_buf0_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_11_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:719  %fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_11_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:777  %out_buf0_V_12_load = load i12* %out_buf0_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_12_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:779  %fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_12_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:837  %out_buf0_V_13_load = load i12* %out_buf0_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_13_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:839  %fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_13_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:897  %out_buf0_V_14_load = load i12* %out_buf0_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_14_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:899  %fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_14_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:957  %out_buf0_V_15_load = load i12* %out_buf0_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_15_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:959  %fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_15_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:1018  %bcol = add i4 1, %select_ln52

]]></Node>
<StgValue><ssdm name="bcol"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:57  %out_buf0_V_0_load = load i12* %out_buf0_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_0_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:58  %sext_ln703 = sext i12 %out_buf0_V_0_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:59  %fm_buf_V_0_load = load i12* %fm_buf_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_0_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:60  %sext_ln703_111 = sext i12 %fm_buf_V_0_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_111"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:61  %add_ln1192 = add nsw i13 %sext_ln703_111, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:62  %tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:63  %add_ln703 = add i12 %out_buf0_V_0_load, %fm_buf_V_0_load

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:64  %tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:65  %xor_ln786 = xor i1 %tmp_446, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:66  %and_ln786 = and i1 %tmp_445, %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:67  %xor_ln340_82 = xor i1 %tmp_445, %tmp_446

]]></Node>
<StgValue><ssdm name="xor_ln340_82"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:68  %xor_ln340 = xor i1 %tmp_445, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:69  %or_ln340 = or i1 %tmp_446, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:70  %select_ln340 = select i1 %xor_ln340_82, i12 2047, i12 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:71  %select_ln388 = select i1 %and_ln786, i12 -2048, i12 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:72  %select_ln340_126 = select i1 %or_ln340, i12 %select_ln340, i12 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_126"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:117  %out_buf0_V_1_load = load i12* %out_buf0_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_1_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:118  %sext_ln703_112 = sext i12 %out_buf0_V_1_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_112"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:119  %fm_buf_V_1_load = load i12* %fm_buf_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_1_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:120  %sext_ln703_113 = sext i12 %fm_buf_V_1_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_113"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:121  %add_ln1192_103 = add nsw i13 %sext_ln703_113, %sext_ln703_112

]]></Node>
<StgValue><ssdm name="add_ln1192_103"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:122  %tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_103, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:123  %add_ln703_61 = add i12 %out_buf0_V_1_load, %fm_buf_V_1_load

]]></Node>
<StgValue><ssdm name="add_ln703_61"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:124  %tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_61, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:125  %xor_ln786_1 = xor i1 %tmp_454, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:126  %and_ln786_110 = and i1 %tmp_453, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="and_ln786_110"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:127  %xor_ln340_83 = xor i1 %tmp_453, %tmp_454

]]></Node>
<StgValue><ssdm name="xor_ln340_83"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:128  %xor_ln340_1 = xor i1 %tmp_453, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:129  %or_ln340_188 = or i1 %tmp_454, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_188"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:130  %select_ln340_1 = select i1 %xor_ln340_83, i12 2047, i12 %add_ln703_61

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:131  %select_ln388_1 = select i1 %and_ln786_110, i12 -2048, i12 %add_ln703_61

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:132  %select_ln340_128 = select i1 %or_ln340_188, i12 %select_ln340_1, i12 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_128"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:177  %out_buf0_V_2_load = load i12* %out_buf0_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_2_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:178  %sext_ln703_114 = sext i12 %out_buf0_V_2_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_114"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:179  %fm_buf_V_2_load = load i12* %fm_buf_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_2_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:180  %sext_ln703_115 = sext i12 %fm_buf_V_2_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_115"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:181  %add_ln1192_105 = add nsw i13 %sext_ln703_115, %sext_ln703_114

]]></Node>
<StgValue><ssdm name="add_ln1192_105"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:182  %tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_105, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:183  %add_ln703_62 = add i12 %out_buf0_V_2_load, %fm_buf_V_2_load

]]></Node>
<StgValue><ssdm name="add_ln703_62"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:184  %tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_62, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:185  %xor_ln786_2 = xor i1 %tmp_462, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:186  %and_ln786_112 = and i1 %tmp_461, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="and_ln786_112"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:187  %xor_ln340_84 = xor i1 %tmp_461, %tmp_462

]]></Node>
<StgValue><ssdm name="xor_ln340_84"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:188  %xor_ln340_2 = xor i1 %tmp_461, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:189  %or_ln340_192 = or i1 %tmp_462, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_192"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:190  %select_ln340_2 = select i1 %xor_ln340_84, i12 2047, i12 %add_ln703_62

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:191  %select_ln388_2 = select i1 %and_ln786_112, i12 -2048, i12 %add_ln703_62

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:192  %select_ln340_130 = select i1 %or_ln340_192, i12 %select_ln340_2, i12 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_130"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:237  %out_buf0_V_3_load = load i12* %out_buf0_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_3_load"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:238  %sext_ln703_116 = sext i12 %out_buf0_V_3_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_116"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:239  %fm_buf_V_3_load = load i12* %fm_buf_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_3_load"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:240  %sext_ln703_117 = sext i12 %fm_buf_V_3_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_117"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:241  %add_ln1192_107 = add nsw i13 %sext_ln703_117, %sext_ln703_116

]]></Node>
<StgValue><ssdm name="add_ln1192_107"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:242  %tmp_469 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_107, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:243  %add_ln703_63 = add i12 %out_buf0_V_3_load, %fm_buf_V_3_load

]]></Node>
<StgValue><ssdm name="add_ln703_63"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:244  %tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_63, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:245  %xor_ln786_3 = xor i1 %tmp_470, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:246  %and_ln786_114 = and i1 %tmp_469, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="and_ln786_114"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:247  %xor_ln340_85 = xor i1 %tmp_469, %tmp_470

]]></Node>
<StgValue><ssdm name="xor_ln340_85"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:248  %xor_ln340_37 = xor i1 %tmp_469, true

]]></Node>
<StgValue><ssdm name="xor_ln340_37"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:249  %or_ln340_196 = or i1 %tmp_470, %xor_ln340_37

]]></Node>
<StgValue><ssdm name="or_ln340_196"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:250  %select_ln340_38 = select i1 %xor_ln340_85, i12 2047, i12 %add_ln703_63

]]></Node>
<StgValue><ssdm name="select_ln340_38"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:251  %select_ln388_53 = select i1 %and_ln786_114, i12 -2048, i12 %add_ln703_63

]]></Node>
<StgValue><ssdm name="select_ln388_53"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:252  %select_ln340_132 = select i1 %or_ln340_196, i12 %select_ln340_38, i12 %select_ln388_53

]]></Node>
<StgValue><ssdm name="select_ln340_132"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:297  %out_buf0_V_4_load = load i12* %out_buf0_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_4_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:298  %sext_ln703_118 = sext i12 %out_buf0_V_4_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_118"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:299  %fm_buf_V_4_load = load i12* %fm_buf_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_4_load"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:300  %sext_ln703_119 = sext i12 %fm_buf_V_4_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_119"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:301  %add_ln1192_109 = add nsw i13 %sext_ln703_119, %sext_ln703_118

]]></Node>
<StgValue><ssdm name="add_ln1192_109"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:302  %tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_109, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:303  %add_ln703_64 = add i12 %out_buf0_V_4_load, %fm_buf_V_4_load

]]></Node>
<StgValue><ssdm name="add_ln703_64"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:304  %tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_64, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:305  %xor_ln786_4 = xor i1 %tmp_478, true

]]></Node>
<StgValue><ssdm name="xor_ln786_4"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:306  %and_ln786_116 = and i1 %tmp_477, %xor_ln786_4

]]></Node>
<StgValue><ssdm name="and_ln786_116"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:307  %xor_ln340_86 = xor i1 %tmp_477, %tmp_478

]]></Node>
<StgValue><ssdm name="xor_ln340_86"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:308  %xor_ln340_4 = xor i1 %tmp_477, true

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:309  %or_ln340_200 = or i1 %tmp_478, %xor_ln340_4

]]></Node>
<StgValue><ssdm name="or_ln340_200"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:310  %select_ln340_4 = select i1 %xor_ln340_86, i12 2047, i12 %add_ln703_64

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:311  %select_ln388_4 = select i1 %and_ln786_116, i12 -2048, i12 %add_ln703_64

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:312  %select_ln340_134 = select i1 %or_ln340_200, i12 %select_ln340_4, i12 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_134"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:357  %out_buf0_V_5_load = load i12* %out_buf0_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_5_load"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:358  %sext_ln703_120 = sext i12 %out_buf0_V_5_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_120"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:359  %fm_buf_V_5_load = load i12* %fm_buf_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_5_load"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:360  %sext_ln703_121 = sext i12 %fm_buf_V_5_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_121"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:361  %add_ln1192_111 = add nsw i13 %sext_ln703_121, %sext_ln703_120

]]></Node>
<StgValue><ssdm name="add_ln1192_111"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:362  %tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_111, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:363  %add_ln703_65 = add i12 %out_buf0_V_5_load, %fm_buf_V_5_load

]]></Node>
<StgValue><ssdm name="add_ln703_65"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:364  %tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_65, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:365  %xor_ln786_55 = xor i1 %tmp_486, true

]]></Node>
<StgValue><ssdm name="xor_ln786_55"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:366  %and_ln786_118 = and i1 %tmp_485, %xor_ln786_55

]]></Node>
<StgValue><ssdm name="and_ln786_118"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:367  %xor_ln340_87 = xor i1 %tmp_485, %tmp_486

]]></Node>
<StgValue><ssdm name="xor_ln340_87"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:368  %xor_ln340_5 = xor i1 %tmp_485, true

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:369  %or_ln340_204 = or i1 %tmp_486, %xor_ln340_5

]]></Node>
<StgValue><ssdm name="or_ln340_204"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:370  %select_ln340_5 = select i1 %xor_ln340_87, i12 2047, i12 %add_ln703_65

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:371  %select_ln388_5 = select i1 %and_ln786_118, i12 -2048, i12 %add_ln703_65

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:372  %select_ln340_136 = select i1 %or_ln340_204, i12 %select_ln340_5, i12 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_136"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:417  %out_buf0_V_6_load = load i12* %out_buf0_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_6_load"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:418  %sext_ln703_122 = sext i12 %out_buf0_V_6_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_122"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:419  %fm_buf_V_6_load = load i12* %fm_buf_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_6_load"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:420  %sext_ln703_123 = sext i12 %fm_buf_V_6_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_123"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:421  %add_ln1192_113 = add nsw i13 %sext_ln703_123, %sext_ln703_122

]]></Node>
<StgValue><ssdm name="add_ln1192_113"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:422  %tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_113, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:423  %add_ln703_66 = add i12 %out_buf0_V_6_load, %fm_buf_V_6_load

]]></Node>
<StgValue><ssdm name="add_ln703_66"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:424  %tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_66, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:425  %xor_ln786_6 = xor i1 %tmp_494, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:426  %and_ln786_120 = and i1 %tmp_493, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="and_ln786_120"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:427  %xor_ln340_88 = xor i1 %tmp_493, %tmp_494

]]></Node>
<StgValue><ssdm name="xor_ln340_88"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:428  %xor_ln340_6 = xor i1 %tmp_493, true

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:429  %or_ln340_208 = or i1 %tmp_494, %xor_ln340_6

]]></Node>
<StgValue><ssdm name="or_ln340_208"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:430  %select_ln340_6 = select i1 %xor_ln340_88, i12 2047, i12 %add_ln703_66

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:431  %select_ln388_6 = select i1 %and_ln786_120, i12 -2048, i12 %add_ln703_66

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:432  %select_ln340_138 = select i1 %or_ln340_208, i12 %select_ln340_6, i12 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_138"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:477  %out_buf0_V_7_load = load i12* %out_buf0_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_7_load"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:478  %sext_ln703_124 = sext i12 %out_buf0_V_7_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_124"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:479  %fm_buf_V_7_load = load i12* %fm_buf_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_7_load"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:480  %sext_ln703_125 = sext i12 %fm_buf_V_7_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_125"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:481  %add_ln1192_115 = add nsw i13 %sext_ln703_125, %sext_ln703_124

]]></Node>
<StgValue><ssdm name="add_ln1192_115"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:482  %tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_115, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:483  %add_ln703_67 = add i12 %out_buf0_V_7_load, %fm_buf_V_7_load

]]></Node>
<StgValue><ssdm name="add_ln703_67"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:484  %tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_67, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:485  %xor_ln786_7 = xor i1 %tmp_502, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:486  %and_ln786_122 = and i1 %tmp_501, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="and_ln786_122"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:487  %xor_ln340_89 = xor i1 %tmp_501, %tmp_502

]]></Node>
<StgValue><ssdm name="xor_ln340_89"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:488  %xor_ln340_7 = xor i1 %tmp_501, true

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:489  %or_ln340_212 = or i1 %tmp_502, %xor_ln340_7

]]></Node>
<StgValue><ssdm name="or_ln340_212"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:490  %select_ln340_7 = select i1 %xor_ln340_89, i12 2047, i12 %add_ln703_67

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:491  %select_ln388_7 = select i1 %and_ln786_122, i12 -2048, i12 %add_ln703_67

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:492  %select_ln340_140 = select i1 %or_ln340_212, i12 %select_ln340_7, i12 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_140"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:537  %out_buf0_V_8_load = load i12* %out_buf0_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_8_load"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:538  %sext_ln703_126 = sext i12 %out_buf0_V_8_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_126"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:539  %fm_buf_V_8_load = load i12* %fm_buf_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_8_load"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:540  %sext_ln703_127 = sext i12 %fm_buf_V_8_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_127"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:541  %add_ln1192_117 = add nsw i13 %sext_ln703_127, %sext_ln703_126

]]></Node>
<StgValue><ssdm name="add_ln1192_117"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:542  %tmp_509 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_117, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:543  %add_ln703_68 = add i12 %out_buf0_V_8_load, %fm_buf_V_8_load

]]></Node>
<StgValue><ssdm name="add_ln703_68"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:544  %tmp_510 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_68, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:545  %xor_ln786_8 = xor i1 %tmp_510, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:546  %and_ln786_124 = and i1 %tmp_509, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="and_ln786_124"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:547  %xor_ln340_90 = xor i1 %tmp_509, %tmp_510

]]></Node>
<StgValue><ssdm name="xor_ln340_90"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:548  %xor_ln340_8 = xor i1 %tmp_509, true

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:549  %or_ln340_216 = or i1 %tmp_510, %xor_ln340_8

]]></Node>
<StgValue><ssdm name="or_ln340_216"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:550  %select_ln340_8 = select i1 %xor_ln340_90, i12 2047, i12 %add_ln703_68

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:551  %select_ln388_8 = select i1 %and_ln786_124, i12 -2048, i12 %add_ln703_68

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:552  %select_ln340_142 = select i1 %or_ln340_216, i12 %select_ln340_8, i12 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_142"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:597  %out_buf0_V_9_load = load i12* %out_buf0_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_9_load"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:598  %sext_ln703_128 = sext i12 %out_buf0_V_9_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_128"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:599  %fm_buf_V_9_load = load i12* %fm_buf_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_9_load"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:600  %sext_ln703_129 = sext i12 %fm_buf_V_9_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_129"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:601  %add_ln1192_119 = add nsw i13 %sext_ln703_129, %sext_ln703_128

]]></Node>
<StgValue><ssdm name="add_ln1192_119"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:602  %tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_119, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:603  %add_ln703_69 = add i12 %out_buf0_V_9_load, %fm_buf_V_9_load

]]></Node>
<StgValue><ssdm name="add_ln703_69"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:604  %tmp_518 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_69, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:605  %xor_ln786_9 = xor i1 %tmp_518, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:606  %and_ln786_126 = and i1 %tmp_517, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="and_ln786_126"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:607  %xor_ln340_91 = xor i1 %tmp_517, %tmp_518

]]></Node>
<StgValue><ssdm name="xor_ln340_91"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:608  %xor_ln340_9 = xor i1 %tmp_517, true

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:609  %or_ln340_220 = or i1 %tmp_518, %xor_ln340_9

]]></Node>
<StgValue><ssdm name="or_ln340_220"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:610  %select_ln340_9 = select i1 %xor_ln340_91, i12 2047, i12 %add_ln703_69

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:611  %select_ln388_9 = select i1 %and_ln786_126, i12 -2048, i12 %add_ln703_69

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:612  %select_ln340_144 = select i1 %or_ln340_220, i12 %select_ln340_9, i12 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_144"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:657  %out_buf0_V_10_load = load i12* %out_buf0_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_10_load"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:658  %sext_ln703_130 = sext i12 %out_buf0_V_10_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_130"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:659  %fm_buf_V_10_load = load i12* %fm_buf_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_10_load"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:660  %sext_ln703_131 = sext i12 %fm_buf_V_10_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_131"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:661  %add_ln1192_121 = add nsw i13 %sext_ln703_131, %sext_ln703_130

]]></Node>
<StgValue><ssdm name="add_ln1192_121"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:662  %tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_121, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:663  %add_ln703_70 = add i12 %out_buf0_V_10_load, %fm_buf_V_10_load

]]></Node>
<StgValue><ssdm name="add_ln703_70"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:664  %tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_70, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:665  %xor_ln786_10 = xor i1 %tmp_526, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:666  %and_ln786_128 = and i1 %tmp_525, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="and_ln786_128"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:667  %xor_ln340_92 = xor i1 %tmp_525, %tmp_526

]]></Node>
<StgValue><ssdm name="xor_ln340_92"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:668  %xor_ln340_10 = xor i1 %tmp_525, true

]]></Node>
<StgValue><ssdm name="xor_ln340_10"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:669  %or_ln340_224 = or i1 %tmp_526, %xor_ln340_10

]]></Node>
<StgValue><ssdm name="or_ln340_224"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:670  %select_ln340_10 = select i1 %xor_ln340_92, i12 2047, i12 %add_ln703_70

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:671  %select_ln388_10 = select i1 %and_ln786_128, i12 -2048, i12 %add_ln703_70

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:672  %select_ln340_146 = select i1 %or_ln340_224, i12 %select_ln340_10, i12 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_146"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:717  %out_buf0_V_11_load = load i12* %out_buf0_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_11_load"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:718  %sext_ln703_132 = sext i12 %out_buf0_V_11_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_132"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:719  %fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_11_load"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:720  %sext_ln703_133 = sext i12 %fm_buf_V_11_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_133"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:721  %add_ln1192_123 = add nsw i13 %sext_ln703_133, %sext_ln703_132

]]></Node>
<StgValue><ssdm name="add_ln1192_123"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:722  %tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_123, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:723  %add_ln703_71 = add i12 %out_buf0_V_11_load, %fm_buf_V_11_load

]]></Node>
<StgValue><ssdm name="add_ln703_71"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:724  %tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_71, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:725  %xor_ln786_11 = xor i1 %tmp_534, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:726  %and_ln786_130 = and i1 %tmp_533, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="and_ln786_130"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:727  %xor_ln340_93 = xor i1 %tmp_533, %tmp_534

]]></Node>
<StgValue><ssdm name="xor_ln340_93"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:728  %xor_ln340_11 = xor i1 %tmp_533, true

]]></Node>
<StgValue><ssdm name="xor_ln340_11"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:729  %or_ln340_228 = or i1 %tmp_534, %xor_ln340_11

]]></Node>
<StgValue><ssdm name="or_ln340_228"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:730  %select_ln340_11 = select i1 %xor_ln340_93, i12 2047, i12 %add_ln703_71

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:731  %select_ln388_11 = select i1 %and_ln786_130, i12 -2048, i12 %add_ln703_71

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:732  %select_ln340_148 = select i1 %or_ln340_228, i12 %select_ln340_11, i12 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_148"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:777  %out_buf0_V_12_load = load i12* %out_buf0_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_12_load"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:778  %sext_ln703_134 = sext i12 %out_buf0_V_12_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_134"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:779  %fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_12_load"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:780  %sext_ln703_135 = sext i12 %fm_buf_V_12_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_135"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:781  %add_ln1192_125 = add nsw i13 %sext_ln703_135, %sext_ln703_134

]]></Node>
<StgValue><ssdm name="add_ln1192_125"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:782  %tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_125, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:783  %add_ln703_72 = add i12 %out_buf0_V_12_load, %fm_buf_V_12_load

]]></Node>
<StgValue><ssdm name="add_ln703_72"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:784  %tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_72, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:785  %xor_ln786_12 = xor i1 %tmp_542, true

]]></Node>
<StgValue><ssdm name="xor_ln786_12"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:786  %and_ln786_132 = and i1 %tmp_541, %xor_ln786_12

]]></Node>
<StgValue><ssdm name="and_ln786_132"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:787  %xor_ln340_94 = xor i1 %tmp_541, %tmp_542

]]></Node>
<StgValue><ssdm name="xor_ln340_94"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:788  %xor_ln340_12 = xor i1 %tmp_541, true

]]></Node>
<StgValue><ssdm name="xor_ln340_12"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:789  %or_ln340_232 = or i1 %tmp_542, %xor_ln340_12

]]></Node>
<StgValue><ssdm name="or_ln340_232"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:790  %select_ln340_12 = select i1 %xor_ln340_94, i12 2047, i12 %add_ln703_72

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:791  %select_ln388_12 = select i1 %and_ln786_132, i12 -2048, i12 %add_ln703_72

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:792  %select_ln340_150 = select i1 %or_ln340_232, i12 %select_ln340_12, i12 %select_ln388_12

]]></Node>
<StgValue><ssdm name="select_ln340_150"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:837  %out_buf0_V_13_load = load i12* %out_buf0_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_13_load"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:838  %sext_ln703_136 = sext i12 %out_buf0_V_13_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_136"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:839  %fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_13_load"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:840  %sext_ln703_137 = sext i12 %fm_buf_V_13_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_137"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:841  %add_ln1192_127 = add nsw i13 %sext_ln703_137, %sext_ln703_136

]]></Node>
<StgValue><ssdm name="add_ln1192_127"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:842  %tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_127, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:843  %add_ln703_73 = add i12 %out_buf0_V_13_load, %fm_buf_V_13_load

]]></Node>
<StgValue><ssdm name="add_ln703_73"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:844  %tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_73, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:845  %xor_ln786_13 = xor i1 %tmp_550, true

]]></Node>
<StgValue><ssdm name="xor_ln786_13"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:846  %and_ln786_134 = and i1 %tmp_549, %xor_ln786_13

]]></Node>
<StgValue><ssdm name="and_ln786_134"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:847  %xor_ln340_95 = xor i1 %tmp_549, %tmp_550

]]></Node>
<StgValue><ssdm name="xor_ln340_95"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:848  %xor_ln340_13 = xor i1 %tmp_549, true

]]></Node>
<StgValue><ssdm name="xor_ln340_13"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:849  %or_ln340_236 = or i1 %tmp_550, %xor_ln340_13

]]></Node>
<StgValue><ssdm name="or_ln340_236"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:850  %select_ln340_13 = select i1 %xor_ln340_95, i12 2047, i12 %add_ln703_73

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:851  %select_ln388_13 = select i1 %and_ln786_134, i12 -2048, i12 %add_ln703_73

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:852  %select_ln340_152 = select i1 %or_ln340_236, i12 %select_ln340_13, i12 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_152"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:897  %out_buf0_V_14_load = load i12* %out_buf0_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_14_load"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:898  %sext_ln703_138 = sext i12 %out_buf0_V_14_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_138"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:899  %fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_14_load"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:900  %sext_ln703_139 = sext i12 %fm_buf_V_14_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_139"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:901  %add_ln1192_129 = add nsw i13 %sext_ln703_139, %sext_ln703_138

]]></Node>
<StgValue><ssdm name="add_ln1192_129"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:902  %tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_129, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:903  %add_ln703_74 = add i12 %out_buf0_V_14_load, %fm_buf_V_14_load

]]></Node>
<StgValue><ssdm name="add_ln703_74"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:904  %tmp_558 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_74, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:905  %xor_ln786_14 = xor i1 %tmp_558, true

]]></Node>
<StgValue><ssdm name="xor_ln786_14"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:906  %and_ln786_136 = and i1 %tmp_557, %xor_ln786_14

]]></Node>
<StgValue><ssdm name="and_ln786_136"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:907  %xor_ln340_96 = xor i1 %tmp_557, %tmp_558

]]></Node>
<StgValue><ssdm name="xor_ln340_96"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:908  %xor_ln340_14 = xor i1 %tmp_557, true

]]></Node>
<StgValue><ssdm name="xor_ln340_14"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:909  %or_ln340_240 = or i1 %tmp_558, %xor_ln340_14

]]></Node>
<StgValue><ssdm name="or_ln340_240"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:910  %select_ln340_14 = select i1 %xor_ln340_96, i12 2047, i12 %add_ln703_74

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:911  %select_ln388_14 = select i1 %and_ln786_136, i12 -2048, i12 %add_ln703_74

]]></Node>
<StgValue><ssdm name="select_ln388_14"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:912  %select_ln340_154 = select i1 %or_ln340_240, i12 %select_ln340_14, i12 %select_ln388_14

]]></Node>
<StgValue><ssdm name="select_ln340_154"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="12" op_0_bw="7">
<![CDATA[
hls_label_9:957  %out_buf0_V_15_load = load i12* %out_buf0_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_15_load"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:958  %sext_ln703_140 = sext i12 %out_buf0_V_15_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_140"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="12" op_0_bw="11">
<![CDATA[
hls_label_9:959  %fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_15_load"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="13" op_0_bw="12">
<![CDATA[
hls_label_9:960  %sext_ln703_141 = sext i12 %fm_buf_V_15_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_141"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_9:961  %add_ln1192_131 = add nsw i13 %sext_ln703_141, %sext_ln703_140

]]></Node>
<StgValue><ssdm name="add_ln1192_131"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_9:962  %tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_131, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:963  %add_ln703_75 = add i12 %out_buf0_V_15_load, %fm_buf_V_15_load

]]></Node>
<StgValue><ssdm name="add_ln703_75"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:964  %tmp_566 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_75, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:965  %xor_ln786_15 = xor i1 %tmp_566, true

]]></Node>
<StgValue><ssdm name="xor_ln786_15"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:966  %and_ln786_138 = and i1 %tmp_565, %xor_ln786_15

]]></Node>
<StgValue><ssdm name="and_ln786_138"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:967  %xor_ln340_97 = xor i1 %tmp_565, %tmp_566

]]></Node>
<StgValue><ssdm name="xor_ln340_97"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:968  %xor_ln340_15 = xor i1 %tmp_565, true

]]></Node>
<StgValue><ssdm name="xor_ln340_15"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:969  %or_ln340_244 = or i1 %tmp_566, %xor_ln340_15

]]></Node>
<StgValue><ssdm name="or_ln340_244"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:970  %select_ln340_15 = select i1 %xor_ln340_97, i12 2047, i12 %add_ln703_75

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:971  %select_ln388_15 = select i1 %and_ln786_138, i12 -2048, i12 %add_ln703_75

]]></Node>
<StgValue><ssdm name="select_ln388_15"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:972  %select_ln340_156 = select i1 %or_ln340_244, i12 %select_ln340_15, i12 %select_ln388_15

]]></Node>
<StgValue><ssdm name="select_ln340_156"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_9:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_9:17  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str273)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_9:18  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln47"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:73  %tmp_124 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_126, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:74  %sext_ln1118 = sext i23 %tmp_124 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:75  %tmp_125 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_126, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:76  %sext_ln1118_48 = sext i13 %tmp_125 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:77  %sub_ln1118 = sub i24 %sext_ln1118, %sext_ln1118_48

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:78  %trunc_ln1192 = trunc i24 %sub_ln1118 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:79  %add_ln1192_102 = add i24 523776, %sub_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1192_102"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:80  %add_ln1192_133 = add i21 523776, %trunc_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_133"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:81  %tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_102, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:82  %trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_102, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:83  %tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_102, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:84  %tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_102, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:85  %zext_ln415 = zext i1 %tmp_449 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:86  %add_ln415 = add i12 %trunc_ln, %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:87  %tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:88  %xor_ln416 = xor i1 %tmp_450, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:89  %and_ln416 = and i1 %tmp_448, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:90  %tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:91  %tmp_s = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_102, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:92  %icmp_ln879 = icmp eq i3 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:93  %tmp_85 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_102, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:94  %icmp_ln879_82 = icmp eq i4 %tmp_85, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_82"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:95  %icmp_ln768 = icmp eq i4 %tmp_85, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:96  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_82, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:97  %tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_133, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:98  %xor_ln779 = xor i1 %tmp_452, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:99  %and_ln779 = and i1 %icmp_ln879, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:100  %select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_82

]]></Node>
<StgValue><ssdm name="select_ln416"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:101  %and_ln781 = and i1 %and_ln416, %icmp_ln879_82

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:102  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:103  %or_ln785 = or i1 %tmp_451, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:104  %xor_ln785_82 = xor i1 %tmp_447, true

]]></Node>
<StgValue><ssdm name="xor_ln785_82"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:105  %and_ln785 = and i1 %or_ln785, %xor_ln785_82

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:106  %and_ln786_108 = and i1 %tmp_451, %select_ln416

]]></Node>
<StgValue><ssdm name="and_ln786_108"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:107  %or_ln786 = or i1 %and_ln781, %and_ln786_108

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:108  %xor_ln786_59 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786_59"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:109  %and_ln786_109 = and i1 %tmp_447, %xor_ln786_59

]]></Node>
<StgValue><ssdm name="and_ln786_109"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:110  %or_ln340_185 = or i1 %and_ln786_109, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340_185"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:111  %or_ln340_186 = or i1 %and_ln786_108, %xor_ln785_82

]]></Node>
<StgValue><ssdm name="or_ln340_186"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:112  %or_ln340_187 = or i1 %or_ln340_186, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_187"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:113  %select_ln340_49 = select i1 %or_ln340_185, i12 2047, i12 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln340_49"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:114  %select_ln388_50 = select i1 %and_ln786_109, i12 -2048, i12 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln388_50"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:115  %select_ln340_127 = select i1 %or_ln340_187, i12 %select_ln340_49, i12 %select_ln388_50

]]></Node>
<StgValue><ssdm name="select_ln340_127"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:116  store i12 %select_ln340_127, i12* %fm_buf_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:133  %tmp_126 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_128, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:134  %sext_ln1118_49 = sext i23 %tmp_126 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:135  %tmp_127 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_128, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:136  %sext_ln1118_50 = sext i13 %tmp_127 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:137  %sub_ln1118_16 = sub i24 %sext_ln1118_49, %sext_ln1118_50

]]></Node>
<StgValue><ssdm name="sub_ln1118_16"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:138  %trunc_ln1192_25 = trunc i24 %sub_ln1118_16 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_25"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:139  %add_ln1192_104 = add i24 523776, %sub_ln1118_16

]]></Node>
<StgValue><ssdm name="add_ln1192_104"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:140  %add_ln1192_134 = add i21 523776, %trunc_ln1192_25

]]></Node>
<StgValue><ssdm name="add_ln1192_134"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:141  %tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_104, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:142  %trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_104, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:143  %tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_104, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:144  %tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_104, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:145  %zext_ln415_40 = zext i1 %tmp_457 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_40"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:146  %add_ln415_40 = add i12 %trunc_ln708_s, %zext_ln415_40

]]></Node>
<StgValue><ssdm name="add_ln415_40"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:147  %tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_40, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:148  %xor_ln416_40 = xor i1 %tmp_458, true

]]></Node>
<StgValue><ssdm name="xor_ln416_40"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:149  %and_ln416_40 = and i1 %tmp_456, %xor_ln416_40

]]></Node>
<StgValue><ssdm name="and_ln416_40"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:150  %tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_40, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:151  %tmp_86 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_104, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:152  %icmp_ln879_83 = icmp eq i3 %tmp_86, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_83"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:153  %tmp_87 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_104, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:154  %icmp_ln879_84 = icmp eq i4 %tmp_87, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_84"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:155  %icmp_ln768_40 = icmp eq i4 %tmp_87, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_40"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:156  %select_ln777_40 = select i1 %and_ln416_40, i1 %icmp_ln879_84, i1 %icmp_ln768_40

]]></Node>
<StgValue><ssdm name="select_ln777_40"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:157  %tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_134, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:158  %xor_ln779_40 = xor i1 %tmp_460, true

]]></Node>
<StgValue><ssdm name="xor_ln779_40"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:159  %and_ln779_1 = and i1 %icmp_ln879_83, %xor_ln779_40

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:160  %select_ln416_40 = select i1 %and_ln416_40, i1 %and_ln779_1, i1 %icmp_ln879_84

]]></Node>
<StgValue><ssdm name="select_ln416_40"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:161  %and_ln781_1 = and i1 %and_ln416_40, %icmp_ln879_84

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:162  %xor_ln785_83 = xor i1 %select_ln777_40, true

]]></Node>
<StgValue><ssdm name="xor_ln785_83"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:163  %or_ln785_40 = or i1 %tmp_459, %xor_ln785_83

]]></Node>
<StgValue><ssdm name="or_ln785_40"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:164  %xor_ln785_84 = xor i1 %tmp_455, true

]]></Node>
<StgValue><ssdm name="xor_ln785_84"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:165  %and_ln785_40 = and i1 %or_ln785_40, %xor_ln785_84

]]></Node>
<StgValue><ssdm name="and_ln785_40"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:166  %and_ln786_1 = and i1 %tmp_459, %select_ln416_40

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:167  %or_ln786_40 = or i1 %and_ln781_1, %and_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_40"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:168  %xor_ln786_60 = xor i1 %or_ln786_40, true

]]></Node>
<StgValue><ssdm name="xor_ln786_60"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:169  %and_ln786_111 = and i1 %tmp_455, %xor_ln786_60

]]></Node>
<StgValue><ssdm name="and_ln786_111"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:170  %or_ln340_189 = or i1 %and_ln786_111, %and_ln785_40

]]></Node>
<StgValue><ssdm name="or_ln340_189"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:171  %or_ln340_190 = or i1 %and_ln786_1, %xor_ln785_84

]]></Node>
<StgValue><ssdm name="or_ln340_190"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:172  %or_ln340_191 = or i1 %or_ln340_190, %and_ln781_1

]]></Node>
<StgValue><ssdm name="or_ln340_191"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:173  %select_ln340_50 = select i1 %or_ln340_189, i12 2047, i12 %add_ln415_40

]]></Node>
<StgValue><ssdm name="select_ln340_50"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:174  %select_ln388_51 = select i1 %and_ln786_111, i12 -2048, i12 %add_ln415_40

]]></Node>
<StgValue><ssdm name="select_ln388_51"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:175  %select_ln340_129 = select i1 %or_ln340_191, i12 %select_ln340_50, i12 %select_ln388_51

]]></Node>
<StgValue><ssdm name="select_ln340_129"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:176  store i12 %select_ln340_129, i12* %fm_buf_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:193  %tmp_128 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_130, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:194  %sext_ln1118_51 = sext i23 %tmp_128 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:195  %tmp_129 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_130, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:196  %sext_ln1118_52 = sext i13 %tmp_129 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:197  %sub_ln1118_17 = sub i24 %sext_ln1118_51, %sext_ln1118_52

]]></Node>
<StgValue><ssdm name="sub_ln1118_17"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:198  %trunc_ln1192_26 = trunc i24 %sub_ln1118_17 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_26"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:199  %add_ln1192_106 = add i24 523776, %sub_ln1118_17

]]></Node>
<StgValue><ssdm name="add_ln1192_106"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:200  %add_ln1192_135 = add i21 523776, %trunc_ln1192_26

]]></Node>
<StgValue><ssdm name="add_ln1192_135"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:201  %tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_106, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:202  %trunc_ln708_29 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_106, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:203  %tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_106, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:204  %tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_106, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:205  %zext_ln415_41 = zext i1 %tmp_465 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_41"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:206  %add_ln415_41 = add i12 %trunc_ln708_29, %zext_ln415_41

]]></Node>
<StgValue><ssdm name="add_ln415_41"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:207  %tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_41, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:208  %xor_ln416_41 = xor i1 %tmp_466, true

]]></Node>
<StgValue><ssdm name="xor_ln416_41"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:209  %and_ln416_41 = and i1 %tmp_464, %xor_ln416_41

]]></Node>
<StgValue><ssdm name="and_ln416_41"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:210  %tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_41, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:211  %tmp_88 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_106, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:212  %icmp_ln879_85 = icmp eq i3 %tmp_88, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_85"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:213  %tmp_89 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_106, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:214  %icmp_ln879_86 = icmp eq i4 %tmp_89, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_86"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:215  %icmp_ln768_41 = icmp eq i4 %tmp_89, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_41"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:216  %select_ln777_41 = select i1 %and_ln416_41, i1 %icmp_ln879_86, i1 %icmp_ln768_41

]]></Node>
<StgValue><ssdm name="select_ln777_41"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:217  %tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_135, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:218  %xor_ln779_41 = xor i1 %tmp_468, true

]]></Node>
<StgValue><ssdm name="xor_ln779_41"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:219  %and_ln779_2 = and i1 %icmp_ln879_85, %xor_ln779_41

]]></Node>
<StgValue><ssdm name="and_ln779_2"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:220  %select_ln416_41 = select i1 %and_ln416_41, i1 %and_ln779_2, i1 %icmp_ln879_86

]]></Node>
<StgValue><ssdm name="select_ln416_41"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:221  %and_ln781_2 = and i1 %and_ln416_41, %icmp_ln879_86

]]></Node>
<StgValue><ssdm name="and_ln781_2"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:222  %xor_ln785_85 = xor i1 %select_ln777_41, true

]]></Node>
<StgValue><ssdm name="xor_ln785_85"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:223  %or_ln785_41 = or i1 %tmp_467, %xor_ln785_85

]]></Node>
<StgValue><ssdm name="or_ln785_41"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:224  %xor_ln785_86 = xor i1 %tmp_463, true

]]></Node>
<StgValue><ssdm name="xor_ln785_86"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:225  %and_ln785_41 = and i1 %or_ln785_41, %xor_ln785_86

]]></Node>
<StgValue><ssdm name="and_ln785_41"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:226  %and_ln786_2 = and i1 %tmp_467, %select_ln416_41

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:227  %or_ln786_41 = or i1 %and_ln781_2, %and_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_41"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:228  %xor_ln786_61 = xor i1 %or_ln786_41, true

]]></Node>
<StgValue><ssdm name="xor_ln786_61"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:229  %and_ln786_113 = and i1 %tmp_463, %xor_ln786_61

]]></Node>
<StgValue><ssdm name="and_ln786_113"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:230  %or_ln340_193 = or i1 %and_ln786_113, %and_ln785_41

]]></Node>
<StgValue><ssdm name="or_ln340_193"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:231  %or_ln340_194 = or i1 %and_ln786_2, %xor_ln785_86

]]></Node>
<StgValue><ssdm name="or_ln340_194"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:232  %or_ln340_195 = or i1 %or_ln340_194, %and_ln781_2

]]></Node>
<StgValue><ssdm name="or_ln340_195"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:233  %select_ln340_51 = select i1 %or_ln340_193, i12 2047, i12 %add_ln415_41

]]></Node>
<StgValue><ssdm name="select_ln340_51"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:234  %select_ln388_52 = select i1 %and_ln786_113, i12 -2048, i12 %add_ln415_41

]]></Node>
<StgValue><ssdm name="select_ln388_52"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:235  %select_ln340_131 = select i1 %or_ln340_195, i12 %select_ln340_51, i12 %select_ln388_52

]]></Node>
<StgValue><ssdm name="select_ln340_131"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:236  store i12 %select_ln340_131, i12* %fm_buf_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:253  %tmp_130 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_132, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:254  %sext_ln1118_53 = sext i23 %tmp_130 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:255  %tmp_131 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_132, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:256  %sext_ln1118_54 = sext i13 %tmp_131 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:257  %sub_ln1118_18 = sub i24 %sext_ln1118_53, %sext_ln1118_54

]]></Node>
<StgValue><ssdm name="sub_ln1118_18"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:258  %trunc_ln1192_27 = trunc i24 %sub_ln1118_18 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_27"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:259  %add_ln1192_108 = add i24 523776, %sub_ln1118_18

]]></Node>
<StgValue><ssdm name="add_ln1192_108"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:260  %add_ln1192_136 = add i21 523776, %trunc_ln1192_27

]]></Node>
<StgValue><ssdm name="add_ln1192_136"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:261  %tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_108, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:262  %trunc_ln708_30 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_108, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:263  %tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_108, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:264  %tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_108, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:265  %zext_ln415_42 = zext i1 %tmp_473 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_42"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:266  %add_ln415_42 = add i12 %trunc_ln708_30, %zext_ln415_42

]]></Node>
<StgValue><ssdm name="add_ln415_42"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:267  %tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_42, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:268  %xor_ln416_42 = xor i1 %tmp_474, true

]]></Node>
<StgValue><ssdm name="xor_ln416_42"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:269  %and_ln416_42 = and i1 %tmp_472, %xor_ln416_42

]]></Node>
<StgValue><ssdm name="and_ln416_42"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:270  %tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_42, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:271  %tmp_90 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_108, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:272  %icmp_ln879_87 = icmp eq i3 %tmp_90, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_87"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:273  %tmp_91 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_108, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:274  %icmp_ln879_88 = icmp eq i4 %tmp_91, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_88"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:275  %icmp_ln768_42 = icmp eq i4 %tmp_91, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_42"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:276  %select_ln777_42 = select i1 %and_ln416_42, i1 %icmp_ln879_88, i1 %icmp_ln768_42

]]></Node>
<StgValue><ssdm name="select_ln777_42"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:277  %tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_136, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:278  %xor_ln779_42 = xor i1 %tmp_476, true

]]></Node>
<StgValue><ssdm name="xor_ln779_42"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:279  %and_ln779_3 = and i1 %icmp_ln879_87, %xor_ln779_42

]]></Node>
<StgValue><ssdm name="and_ln779_3"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:280  %select_ln416_42 = select i1 %and_ln416_42, i1 %and_ln779_3, i1 %icmp_ln879_88

]]></Node>
<StgValue><ssdm name="select_ln416_42"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:281  %and_ln781_3 = and i1 %and_ln416_42, %icmp_ln879_88

]]></Node>
<StgValue><ssdm name="and_ln781_3"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:282  %xor_ln785_87 = xor i1 %select_ln777_42, true

]]></Node>
<StgValue><ssdm name="xor_ln785_87"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:283  %or_ln785_42 = or i1 %tmp_475, %xor_ln785_87

]]></Node>
<StgValue><ssdm name="or_ln785_42"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:284  %xor_ln785_88 = xor i1 %tmp_471, true

]]></Node>
<StgValue><ssdm name="xor_ln785_88"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:285  %and_ln785_42 = and i1 %or_ln785_42, %xor_ln785_88

]]></Node>
<StgValue><ssdm name="and_ln785_42"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:286  %and_ln786_3 = and i1 %tmp_475, %select_ln416_42

]]></Node>
<StgValue><ssdm name="and_ln786_3"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:287  %or_ln786_42 = or i1 %and_ln781_3, %and_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_42"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:288  %xor_ln786_62 = xor i1 %or_ln786_42, true

]]></Node>
<StgValue><ssdm name="xor_ln786_62"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:289  %and_ln786_115 = and i1 %tmp_471, %xor_ln786_62

]]></Node>
<StgValue><ssdm name="and_ln786_115"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:290  %or_ln340_197 = or i1 %and_ln786_115, %and_ln785_42

]]></Node>
<StgValue><ssdm name="or_ln340_197"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:291  %or_ln340_198 = or i1 %and_ln786_3, %xor_ln785_88

]]></Node>
<StgValue><ssdm name="or_ln340_198"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:292  %or_ln340_199 = or i1 %or_ln340_198, %and_ln781_3

]]></Node>
<StgValue><ssdm name="or_ln340_199"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:293  %select_ln340_52 = select i1 %or_ln340_197, i12 2047, i12 %add_ln415_42

]]></Node>
<StgValue><ssdm name="select_ln340_52"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:294  %select_ln388_54 = select i1 %and_ln786_115, i12 -2048, i12 %add_ln415_42

]]></Node>
<StgValue><ssdm name="select_ln388_54"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:295  %select_ln340_133 = select i1 %or_ln340_199, i12 %select_ln340_52, i12 %select_ln388_54

]]></Node>
<StgValue><ssdm name="select_ln340_133"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:296  store i12 %select_ln340_133, i12* %fm_buf_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:313  %tmp_132 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_134, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:314  %sext_ln1118_55 = sext i23 %tmp_132 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:315  %tmp_133 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_134, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:316  %sext_ln1118_56 = sext i13 %tmp_133 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:317  %sub_ln1118_19 = sub i24 %sext_ln1118_55, %sext_ln1118_56

]]></Node>
<StgValue><ssdm name="sub_ln1118_19"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:318  %trunc_ln1192_28 = trunc i24 %sub_ln1118_19 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_28"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:319  %add_ln1192_110 = add i24 523776, %sub_ln1118_19

]]></Node>
<StgValue><ssdm name="add_ln1192_110"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:320  %add_ln1192_137 = add i21 523776, %trunc_ln1192_28

]]></Node>
<StgValue><ssdm name="add_ln1192_137"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:321  %tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_110, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:322  %trunc_ln708_31 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_110, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:323  %tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_110, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:324  %tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_110, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:325  %zext_ln415_43 = zext i1 %tmp_481 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_43"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:326  %add_ln415_43 = add i12 %trunc_ln708_31, %zext_ln415_43

]]></Node>
<StgValue><ssdm name="add_ln415_43"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:327  %tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_43, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:328  %xor_ln416_43 = xor i1 %tmp_482, true

]]></Node>
<StgValue><ssdm name="xor_ln416_43"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:329  %and_ln416_43 = and i1 %tmp_480, %xor_ln416_43

]]></Node>
<StgValue><ssdm name="and_ln416_43"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:330  %tmp_483 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_43, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:331  %tmp_92 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_110, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:332  %icmp_ln879_89 = icmp eq i3 %tmp_92, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_89"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:333  %tmp_93 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_110, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:334  %icmp_ln879_90 = icmp eq i4 %tmp_93, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_90"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:335  %icmp_ln768_43 = icmp eq i4 %tmp_93, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_43"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:336  %select_ln777_43 = select i1 %and_ln416_43, i1 %icmp_ln879_90, i1 %icmp_ln768_43

]]></Node>
<StgValue><ssdm name="select_ln777_43"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:337  %tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_137, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:338  %xor_ln779_43 = xor i1 %tmp_484, true

]]></Node>
<StgValue><ssdm name="xor_ln779_43"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:339  %and_ln779_4 = and i1 %icmp_ln879_89, %xor_ln779_43

]]></Node>
<StgValue><ssdm name="and_ln779_4"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:340  %select_ln416_43 = select i1 %and_ln416_43, i1 %and_ln779_4, i1 %icmp_ln879_90

]]></Node>
<StgValue><ssdm name="select_ln416_43"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:341  %and_ln781_4 = and i1 %and_ln416_43, %icmp_ln879_90

]]></Node>
<StgValue><ssdm name="and_ln781_4"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:342  %xor_ln785_89 = xor i1 %select_ln777_43, true

]]></Node>
<StgValue><ssdm name="xor_ln785_89"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:343  %or_ln785_43 = or i1 %tmp_483, %xor_ln785_89

]]></Node>
<StgValue><ssdm name="or_ln785_43"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:344  %xor_ln785_90 = xor i1 %tmp_479, true

]]></Node>
<StgValue><ssdm name="xor_ln785_90"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:345  %and_ln785_43 = and i1 %or_ln785_43, %xor_ln785_90

]]></Node>
<StgValue><ssdm name="and_ln785_43"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:346  %and_ln786_4 = and i1 %tmp_483, %select_ln416_43

]]></Node>
<StgValue><ssdm name="and_ln786_4"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:347  %or_ln786_43 = or i1 %and_ln781_4, %and_ln786_4

]]></Node>
<StgValue><ssdm name="or_ln786_43"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:348  %xor_ln786_63 = xor i1 %or_ln786_43, true

]]></Node>
<StgValue><ssdm name="xor_ln786_63"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:349  %and_ln786_117 = and i1 %tmp_479, %xor_ln786_63

]]></Node>
<StgValue><ssdm name="and_ln786_117"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:350  %or_ln340_201 = or i1 %and_ln786_117, %and_ln785_43

]]></Node>
<StgValue><ssdm name="or_ln340_201"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:351  %or_ln340_202 = or i1 %and_ln786_4, %xor_ln785_90

]]></Node>
<StgValue><ssdm name="or_ln340_202"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:352  %or_ln340_203 = or i1 %or_ln340_202, %and_ln781_4

]]></Node>
<StgValue><ssdm name="or_ln340_203"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:353  %select_ln340_53 = select i1 %or_ln340_201, i12 2047, i12 %add_ln415_43

]]></Node>
<StgValue><ssdm name="select_ln340_53"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:354  %select_ln388_55 = select i1 %and_ln786_117, i12 -2048, i12 %add_ln415_43

]]></Node>
<StgValue><ssdm name="select_ln388_55"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:355  %select_ln340_135 = select i1 %or_ln340_203, i12 %select_ln340_53, i12 %select_ln388_55

]]></Node>
<StgValue><ssdm name="select_ln340_135"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:356  store i12 %select_ln340_135, i12* %fm_buf_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:373  %tmp_134 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_136, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:374  %sext_ln1118_57 = sext i23 %tmp_134 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:375  %tmp_135 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_136, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:376  %sext_ln1118_58 = sext i13 %tmp_135 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:377  %sub_ln1118_20 = sub i24 %sext_ln1118_57, %sext_ln1118_58

]]></Node>
<StgValue><ssdm name="sub_ln1118_20"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:378  %trunc_ln1192_29 = trunc i24 %sub_ln1118_20 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_29"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:379  %add_ln1192_112 = add i24 523776, %sub_ln1118_20

]]></Node>
<StgValue><ssdm name="add_ln1192_112"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:380  %add_ln1192_138 = add i21 523776, %trunc_ln1192_29

]]></Node>
<StgValue><ssdm name="add_ln1192_138"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:381  %tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_112, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:382  %trunc_ln708_32 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_112, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:383  %tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_112, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:384  %tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_112, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:385  %zext_ln415_44 = zext i1 %tmp_489 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_44"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:386  %add_ln415_44 = add i12 %trunc_ln708_32, %zext_ln415_44

]]></Node>
<StgValue><ssdm name="add_ln415_44"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:387  %tmp_490 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_44, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:388  %xor_ln416_44 = xor i1 %tmp_490, true

]]></Node>
<StgValue><ssdm name="xor_ln416_44"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:389  %and_ln416_44 = and i1 %tmp_488, %xor_ln416_44

]]></Node>
<StgValue><ssdm name="and_ln416_44"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:390  %tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_44, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:391  %tmp_94 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_112, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:392  %icmp_ln879_91 = icmp eq i3 %tmp_94, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_91"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:393  %tmp_95 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_112, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:394  %icmp_ln879_92 = icmp eq i4 %tmp_95, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_92"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:395  %icmp_ln768_44 = icmp eq i4 %tmp_95, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_44"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:396  %select_ln777_44 = select i1 %and_ln416_44, i1 %icmp_ln879_92, i1 %icmp_ln768_44

]]></Node>
<StgValue><ssdm name="select_ln777_44"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:397  %tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_138, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:398  %xor_ln779_44 = xor i1 %tmp_492, true

]]></Node>
<StgValue><ssdm name="xor_ln779_44"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:399  %and_ln779_5 = and i1 %icmp_ln879_91, %xor_ln779_44

]]></Node>
<StgValue><ssdm name="and_ln779_5"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:400  %select_ln416_44 = select i1 %and_ln416_44, i1 %and_ln779_5, i1 %icmp_ln879_92

]]></Node>
<StgValue><ssdm name="select_ln416_44"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:401  %and_ln781_5 = and i1 %and_ln416_44, %icmp_ln879_92

]]></Node>
<StgValue><ssdm name="and_ln781_5"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:402  %xor_ln785_91 = xor i1 %select_ln777_44, true

]]></Node>
<StgValue><ssdm name="xor_ln785_91"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:403  %or_ln785_44 = or i1 %tmp_491, %xor_ln785_91

]]></Node>
<StgValue><ssdm name="or_ln785_44"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:404  %xor_ln785_92 = xor i1 %tmp_487, true

]]></Node>
<StgValue><ssdm name="xor_ln785_92"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:405  %and_ln785_44 = and i1 %or_ln785_44, %xor_ln785_92

]]></Node>
<StgValue><ssdm name="and_ln785_44"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:406  %and_ln786_5 = and i1 %tmp_491, %select_ln416_44

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:407  %or_ln786_44 = or i1 %and_ln781_5, %and_ln786_5

]]></Node>
<StgValue><ssdm name="or_ln786_44"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:408  %xor_ln786_64 = xor i1 %or_ln786_44, true

]]></Node>
<StgValue><ssdm name="xor_ln786_64"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:409  %and_ln786_119 = and i1 %tmp_487, %xor_ln786_64

]]></Node>
<StgValue><ssdm name="and_ln786_119"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:410  %or_ln340_205 = or i1 %and_ln786_119, %and_ln785_44

]]></Node>
<StgValue><ssdm name="or_ln340_205"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:411  %or_ln340_206 = or i1 %and_ln786_5, %xor_ln785_92

]]></Node>
<StgValue><ssdm name="or_ln340_206"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:412  %or_ln340_207 = or i1 %or_ln340_206, %and_ln781_5

]]></Node>
<StgValue><ssdm name="or_ln340_207"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:413  %select_ln340_54 = select i1 %or_ln340_205, i12 2047, i12 %add_ln415_44

]]></Node>
<StgValue><ssdm name="select_ln340_54"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:414  %select_ln388_56 = select i1 %and_ln786_119, i12 -2048, i12 %add_ln415_44

]]></Node>
<StgValue><ssdm name="select_ln388_56"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:415  %select_ln340_137 = select i1 %or_ln340_207, i12 %select_ln340_54, i12 %select_ln388_56

]]></Node>
<StgValue><ssdm name="select_ln340_137"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:416  store i12 %select_ln340_137, i12* %fm_buf_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:433  %tmp_136 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_138, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:434  %sext_ln1118_59 = sext i23 %tmp_136 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:435  %tmp_137 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_138, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:436  %sext_ln1118_60 = sext i13 %tmp_137 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:437  %sub_ln1118_21 = sub i24 %sext_ln1118_59, %sext_ln1118_60

]]></Node>
<StgValue><ssdm name="sub_ln1118_21"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:438  %trunc_ln1192_30 = trunc i24 %sub_ln1118_21 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_30"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:439  %add_ln1192_114 = add i24 523776, %sub_ln1118_21

]]></Node>
<StgValue><ssdm name="add_ln1192_114"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:440  %add_ln1192_139 = add i21 523776, %trunc_ln1192_30

]]></Node>
<StgValue><ssdm name="add_ln1192_139"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:441  %tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_114, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:442  %trunc_ln708_33 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_114, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:443  %tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_114, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:444  %tmp_497 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_114, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:445  %zext_ln415_45 = zext i1 %tmp_497 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_45"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:446  %add_ln415_45 = add i12 %trunc_ln708_33, %zext_ln415_45

]]></Node>
<StgValue><ssdm name="add_ln415_45"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:447  %tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_45, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:448  %xor_ln416_45 = xor i1 %tmp_498, true

]]></Node>
<StgValue><ssdm name="xor_ln416_45"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:449  %and_ln416_45 = and i1 %tmp_496, %xor_ln416_45

]]></Node>
<StgValue><ssdm name="and_ln416_45"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:450  %tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_45, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:451  %tmp_96 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_114, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:452  %icmp_ln879_93 = icmp eq i3 %tmp_96, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_93"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:453  %tmp_97 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_114, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:454  %icmp_ln879_94 = icmp eq i4 %tmp_97, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_94"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:455  %icmp_ln768_45 = icmp eq i4 %tmp_97, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_45"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:456  %select_ln777_45 = select i1 %and_ln416_45, i1 %icmp_ln879_94, i1 %icmp_ln768_45

]]></Node>
<StgValue><ssdm name="select_ln777_45"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:457  %tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_139, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:458  %xor_ln779_45 = xor i1 %tmp_500, true

]]></Node>
<StgValue><ssdm name="xor_ln779_45"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:459  %and_ln779_6 = and i1 %icmp_ln879_93, %xor_ln779_45

]]></Node>
<StgValue><ssdm name="and_ln779_6"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:460  %select_ln416_45 = select i1 %and_ln416_45, i1 %and_ln779_6, i1 %icmp_ln879_94

]]></Node>
<StgValue><ssdm name="select_ln416_45"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:461  %and_ln781_6 = and i1 %and_ln416_45, %icmp_ln879_94

]]></Node>
<StgValue><ssdm name="and_ln781_6"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:462  %xor_ln785_93 = xor i1 %select_ln777_45, true

]]></Node>
<StgValue><ssdm name="xor_ln785_93"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:463  %or_ln785_45 = or i1 %tmp_499, %xor_ln785_93

]]></Node>
<StgValue><ssdm name="or_ln785_45"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:464  %xor_ln785_94 = xor i1 %tmp_495, true

]]></Node>
<StgValue><ssdm name="xor_ln785_94"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:465  %and_ln785_45 = and i1 %or_ln785_45, %xor_ln785_94

]]></Node>
<StgValue><ssdm name="and_ln785_45"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:466  %and_ln786_6 = and i1 %tmp_499, %select_ln416_45

]]></Node>
<StgValue><ssdm name="and_ln786_6"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:467  %or_ln786_45 = or i1 %and_ln781_6, %and_ln786_6

]]></Node>
<StgValue><ssdm name="or_ln786_45"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:468  %xor_ln786_65 = xor i1 %or_ln786_45, true

]]></Node>
<StgValue><ssdm name="xor_ln786_65"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:469  %and_ln786_121 = and i1 %tmp_495, %xor_ln786_65

]]></Node>
<StgValue><ssdm name="and_ln786_121"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:470  %or_ln340_209 = or i1 %and_ln786_121, %and_ln785_45

]]></Node>
<StgValue><ssdm name="or_ln340_209"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:471  %or_ln340_210 = or i1 %and_ln786_6, %xor_ln785_94

]]></Node>
<StgValue><ssdm name="or_ln340_210"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:472  %or_ln340_211 = or i1 %or_ln340_210, %and_ln781_6

]]></Node>
<StgValue><ssdm name="or_ln340_211"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:473  %select_ln340_55 = select i1 %or_ln340_209, i12 2047, i12 %add_ln415_45

]]></Node>
<StgValue><ssdm name="select_ln340_55"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:474  %select_ln388_57 = select i1 %and_ln786_121, i12 -2048, i12 %add_ln415_45

]]></Node>
<StgValue><ssdm name="select_ln388_57"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:475  %select_ln340_139 = select i1 %or_ln340_211, i12 %select_ln340_55, i12 %select_ln388_57

]]></Node>
<StgValue><ssdm name="select_ln340_139"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:476  store i12 %select_ln340_139, i12* %fm_buf_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:493  %tmp_138 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_140, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:494  %sext_ln1118_61 = sext i23 %tmp_138 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:495  %tmp_139 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_140, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:496  %sext_ln1118_62 = sext i13 %tmp_139 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:497  %sub_ln1118_22 = sub i24 %sext_ln1118_61, %sext_ln1118_62

]]></Node>
<StgValue><ssdm name="sub_ln1118_22"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:498  %trunc_ln1192_31 = trunc i24 %sub_ln1118_22 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_31"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:499  %add_ln1192_116 = add i24 523776, %sub_ln1118_22

]]></Node>
<StgValue><ssdm name="add_ln1192_116"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:500  %add_ln1192_140 = add i21 523776, %trunc_ln1192_31

]]></Node>
<StgValue><ssdm name="add_ln1192_140"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:501  %tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_116, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:502  %trunc_ln708_34 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_116, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:503  %tmp_504 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_116, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:504  %tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_116, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:505  %zext_ln415_46 = zext i1 %tmp_505 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_46"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:506  %add_ln415_46 = add i12 %trunc_ln708_34, %zext_ln415_46

]]></Node>
<StgValue><ssdm name="add_ln415_46"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:507  %tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_46, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:508  %xor_ln416_46 = xor i1 %tmp_506, true

]]></Node>
<StgValue><ssdm name="xor_ln416_46"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:509  %and_ln416_46 = and i1 %tmp_504, %xor_ln416_46

]]></Node>
<StgValue><ssdm name="and_ln416_46"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:510  %tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_46, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:511  %tmp_98 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_116, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:512  %icmp_ln879_95 = icmp eq i3 %tmp_98, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_95"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:513  %tmp_99 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_116, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:514  %icmp_ln879_96 = icmp eq i4 %tmp_99, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_96"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:515  %icmp_ln768_46 = icmp eq i4 %tmp_99, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_46"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:516  %select_ln777_46 = select i1 %and_ln416_46, i1 %icmp_ln879_96, i1 %icmp_ln768_46

]]></Node>
<StgValue><ssdm name="select_ln777_46"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:517  %tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_140, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:518  %xor_ln779_46 = xor i1 %tmp_508, true

]]></Node>
<StgValue><ssdm name="xor_ln779_46"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:519  %and_ln779_7 = and i1 %icmp_ln879_95, %xor_ln779_46

]]></Node>
<StgValue><ssdm name="and_ln779_7"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:520  %select_ln416_46 = select i1 %and_ln416_46, i1 %and_ln779_7, i1 %icmp_ln879_96

]]></Node>
<StgValue><ssdm name="select_ln416_46"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:521  %and_ln781_7 = and i1 %and_ln416_46, %icmp_ln879_96

]]></Node>
<StgValue><ssdm name="and_ln781_7"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:522  %xor_ln785_95 = xor i1 %select_ln777_46, true

]]></Node>
<StgValue><ssdm name="xor_ln785_95"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:523  %or_ln785_46 = or i1 %tmp_507, %xor_ln785_95

]]></Node>
<StgValue><ssdm name="or_ln785_46"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:524  %xor_ln785_96 = xor i1 %tmp_503, true

]]></Node>
<StgValue><ssdm name="xor_ln785_96"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:525  %and_ln785_46 = and i1 %or_ln785_46, %xor_ln785_96

]]></Node>
<StgValue><ssdm name="and_ln785_46"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:526  %and_ln786_7 = and i1 %tmp_507, %select_ln416_46

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:527  %or_ln786_46 = or i1 %and_ln781_7, %and_ln786_7

]]></Node>
<StgValue><ssdm name="or_ln786_46"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:528  %xor_ln786_66 = xor i1 %or_ln786_46, true

]]></Node>
<StgValue><ssdm name="xor_ln786_66"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:529  %and_ln786_123 = and i1 %tmp_503, %xor_ln786_66

]]></Node>
<StgValue><ssdm name="and_ln786_123"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:530  %or_ln340_213 = or i1 %and_ln786_123, %and_ln785_46

]]></Node>
<StgValue><ssdm name="or_ln340_213"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:531  %or_ln340_214 = or i1 %and_ln786_7, %xor_ln785_96

]]></Node>
<StgValue><ssdm name="or_ln340_214"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:532  %or_ln340_215 = or i1 %or_ln340_214, %and_ln781_7

]]></Node>
<StgValue><ssdm name="or_ln340_215"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:533  %select_ln340_56 = select i1 %or_ln340_213, i12 2047, i12 %add_ln415_46

]]></Node>
<StgValue><ssdm name="select_ln340_56"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:534  %select_ln388_58 = select i1 %and_ln786_123, i12 -2048, i12 %add_ln415_46

]]></Node>
<StgValue><ssdm name="select_ln388_58"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:535  %select_ln340_141 = select i1 %or_ln340_215, i12 %select_ln340_56, i12 %select_ln388_58

]]></Node>
<StgValue><ssdm name="select_ln340_141"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:536  store i12 %select_ln340_141, i12* %fm_buf_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:553  %tmp_140 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_142, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:554  %sext_ln1118_63 = sext i23 %tmp_140 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:555  %tmp_141 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_142, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:556  %sext_ln1118_64 = sext i13 %tmp_141 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:557  %sub_ln1118_23 = sub i24 %sext_ln1118_63, %sext_ln1118_64

]]></Node>
<StgValue><ssdm name="sub_ln1118_23"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:558  %trunc_ln1192_32 = trunc i24 %sub_ln1118_23 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_32"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:559  %add_ln1192_118 = add i24 523776, %sub_ln1118_23

]]></Node>
<StgValue><ssdm name="add_ln1192_118"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:560  %add_ln1192_141 = add i21 523776, %trunc_ln1192_32

]]></Node>
<StgValue><ssdm name="add_ln1192_141"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:561  %tmp_511 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_118, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:562  %trunc_ln708_35 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_118, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:563  %tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_118, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:564  %tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_118, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:565  %zext_ln415_47 = zext i1 %tmp_513 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_47"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:566  %add_ln415_47 = add i12 %trunc_ln708_35, %zext_ln415_47

]]></Node>
<StgValue><ssdm name="add_ln415_47"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:567  %tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_47, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:568  %xor_ln416_47 = xor i1 %tmp_514, true

]]></Node>
<StgValue><ssdm name="xor_ln416_47"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:569  %and_ln416_47 = and i1 %tmp_512, %xor_ln416_47

]]></Node>
<StgValue><ssdm name="and_ln416_47"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:570  %tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_47, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:571  %tmp_100 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_118, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:572  %icmp_ln879_97 = icmp eq i3 %tmp_100, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_97"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:573  %tmp_101 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_118, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:574  %icmp_ln879_98 = icmp eq i4 %tmp_101, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_98"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:575  %icmp_ln768_47 = icmp eq i4 %tmp_101, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_47"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:576  %select_ln777_47 = select i1 %and_ln416_47, i1 %icmp_ln879_98, i1 %icmp_ln768_47

]]></Node>
<StgValue><ssdm name="select_ln777_47"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:577  %tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_141, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:578  %xor_ln779_47 = xor i1 %tmp_516, true

]]></Node>
<StgValue><ssdm name="xor_ln779_47"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:579  %and_ln779_8 = and i1 %icmp_ln879_97, %xor_ln779_47

]]></Node>
<StgValue><ssdm name="and_ln779_8"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:580  %select_ln416_47 = select i1 %and_ln416_47, i1 %and_ln779_8, i1 %icmp_ln879_98

]]></Node>
<StgValue><ssdm name="select_ln416_47"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:581  %and_ln781_8 = and i1 %and_ln416_47, %icmp_ln879_98

]]></Node>
<StgValue><ssdm name="and_ln781_8"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:582  %xor_ln785_97 = xor i1 %select_ln777_47, true

]]></Node>
<StgValue><ssdm name="xor_ln785_97"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:583  %or_ln785_47 = or i1 %tmp_515, %xor_ln785_97

]]></Node>
<StgValue><ssdm name="or_ln785_47"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:584  %xor_ln785_98 = xor i1 %tmp_511, true

]]></Node>
<StgValue><ssdm name="xor_ln785_98"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:585  %and_ln785_47 = and i1 %or_ln785_47, %xor_ln785_98

]]></Node>
<StgValue><ssdm name="and_ln785_47"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:586  %and_ln786_8 = and i1 %tmp_515, %select_ln416_47

]]></Node>
<StgValue><ssdm name="and_ln786_8"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:587  %or_ln786_47 = or i1 %and_ln781_8, %and_ln786_8

]]></Node>
<StgValue><ssdm name="or_ln786_47"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:588  %xor_ln786_67 = xor i1 %or_ln786_47, true

]]></Node>
<StgValue><ssdm name="xor_ln786_67"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:589  %and_ln786_125 = and i1 %tmp_511, %xor_ln786_67

]]></Node>
<StgValue><ssdm name="and_ln786_125"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:590  %or_ln340_217 = or i1 %and_ln786_125, %and_ln785_47

]]></Node>
<StgValue><ssdm name="or_ln340_217"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:591  %or_ln340_218 = or i1 %and_ln786_8, %xor_ln785_98

]]></Node>
<StgValue><ssdm name="or_ln340_218"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:592  %or_ln340_219 = or i1 %or_ln340_218, %and_ln781_8

]]></Node>
<StgValue><ssdm name="or_ln340_219"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:593  %select_ln340_57 = select i1 %or_ln340_217, i12 2047, i12 %add_ln415_47

]]></Node>
<StgValue><ssdm name="select_ln340_57"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:594  %select_ln388_59 = select i1 %and_ln786_125, i12 -2048, i12 %add_ln415_47

]]></Node>
<StgValue><ssdm name="select_ln388_59"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:595  %select_ln340_143 = select i1 %or_ln340_219, i12 %select_ln340_57, i12 %select_ln388_59

]]></Node>
<StgValue><ssdm name="select_ln340_143"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:596  store i12 %select_ln340_143, i12* %fm_buf_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:613  %tmp_142 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_144, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:614  %sext_ln1118_65 = sext i23 %tmp_142 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:615  %tmp_143 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_144, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:616  %sext_ln1118_66 = sext i13 %tmp_143 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:617  %sub_ln1118_24 = sub i24 %sext_ln1118_65, %sext_ln1118_66

]]></Node>
<StgValue><ssdm name="sub_ln1118_24"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:618  %trunc_ln1192_33 = trunc i24 %sub_ln1118_24 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_33"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:619  %add_ln1192_120 = add i24 523776, %sub_ln1118_24

]]></Node>
<StgValue><ssdm name="add_ln1192_120"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:620  %add_ln1192_142 = add i21 523776, %trunc_ln1192_33

]]></Node>
<StgValue><ssdm name="add_ln1192_142"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:621  %tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_120, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:622  %trunc_ln708_36 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_120, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:623  %tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_120, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:624  %tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_120, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:625  %zext_ln415_48 = zext i1 %tmp_521 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_48"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:626  %add_ln415_48 = add i12 %trunc_ln708_36, %zext_ln415_48

]]></Node>
<StgValue><ssdm name="add_ln415_48"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:627  %tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_48, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:628  %xor_ln416_48 = xor i1 %tmp_522, true

]]></Node>
<StgValue><ssdm name="xor_ln416_48"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:629  %and_ln416_48 = and i1 %tmp_520, %xor_ln416_48

]]></Node>
<StgValue><ssdm name="and_ln416_48"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:630  %tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_48, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:631  %tmp_102 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_120, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:632  %icmp_ln879_99 = icmp eq i3 %tmp_102, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_99"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:633  %tmp_103 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_120, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:634  %icmp_ln879_100 = icmp eq i4 %tmp_103, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_100"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:635  %icmp_ln768_48 = icmp eq i4 %tmp_103, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_48"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:636  %select_ln777_48 = select i1 %and_ln416_48, i1 %icmp_ln879_100, i1 %icmp_ln768_48

]]></Node>
<StgValue><ssdm name="select_ln777_48"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:637  %tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_142, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:638  %xor_ln779_48 = xor i1 %tmp_524, true

]]></Node>
<StgValue><ssdm name="xor_ln779_48"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:639  %and_ln779_9 = and i1 %icmp_ln879_99, %xor_ln779_48

]]></Node>
<StgValue><ssdm name="and_ln779_9"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:640  %select_ln416_48 = select i1 %and_ln416_48, i1 %and_ln779_9, i1 %icmp_ln879_100

]]></Node>
<StgValue><ssdm name="select_ln416_48"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:641  %and_ln781_9 = and i1 %and_ln416_48, %icmp_ln879_100

]]></Node>
<StgValue><ssdm name="and_ln781_9"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:642  %xor_ln785_99 = xor i1 %select_ln777_48, true

]]></Node>
<StgValue><ssdm name="xor_ln785_99"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:643  %or_ln785_48 = or i1 %tmp_523, %xor_ln785_99

]]></Node>
<StgValue><ssdm name="or_ln785_48"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:644  %xor_ln785_100 = xor i1 %tmp_519, true

]]></Node>
<StgValue><ssdm name="xor_ln785_100"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:645  %and_ln785_48 = and i1 %or_ln785_48, %xor_ln785_100

]]></Node>
<StgValue><ssdm name="and_ln785_48"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:646  %and_ln786_9 = and i1 %tmp_523, %select_ln416_48

]]></Node>
<StgValue><ssdm name="and_ln786_9"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:647  %or_ln786_48 = or i1 %and_ln781_9, %and_ln786_9

]]></Node>
<StgValue><ssdm name="or_ln786_48"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:648  %xor_ln786_68 = xor i1 %or_ln786_48, true

]]></Node>
<StgValue><ssdm name="xor_ln786_68"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:649  %and_ln786_127 = and i1 %tmp_519, %xor_ln786_68

]]></Node>
<StgValue><ssdm name="and_ln786_127"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:650  %or_ln340_221 = or i1 %and_ln786_127, %and_ln785_48

]]></Node>
<StgValue><ssdm name="or_ln340_221"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:651  %or_ln340_222 = or i1 %and_ln786_9, %xor_ln785_100

]]></Node>
<StgValue><ssdm name="or_ln340_222"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:652  %or_ln340_223 = or i1 %or_ln340_222, %and_ln781_9

]]></Node>
<StgValue><ssdm name="or_ln340_223"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:653  %select_ln340_58 = select i1 %or_ln340_221, i12 2047, i12 %add_ln415_48

]]></Node>
<StgValue><ssdm name="select_ln340_58"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:654  %select_ln388_60 = select i1 %and_ln786_127, i12 -2048, i12 %add_ln415_48

]]></Node>
<StgValue><ssdm name="select_ln388_60"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:655  %select_ln340_145 = select i1 %or_ln340_223, i12 %select_ln340_58, i12 %select_ln388_60

]]></Node>
<StgValue><ssdm name="select_ln340_145"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:656  store i12 %select_ln340_145, i12* %fm_buf_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="810" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:673  %tmp_144 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_146, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:674  %sext_ln1118_67 = sext i23 %tmp_144 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:675  %tmp_145 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_146, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:676  %sext_ln1118_68 = sext i13 %tmp_145 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="814" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:677  %sub_ln1118_25 = sub i24 %sext_ln1118_67, %sext_ln1118_68

]]></Node>
<StgValue><ssdm name="sub_ln1118_25"/></StgValue>
</operation>

<operation id="815" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:678  %trunc_ln1192_34 = trunc i24 %sub_ln1118_25 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_34"/></StgValue>
</operation>

<operation id="816" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:679  %add_ln1192_122 = add i24 523776, %sub_ln1118_25

]]></Node>
<StgValue><ssdm name="add_ln1192_122"/></StgValue>
</operation>

<operation id="817" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:680  %add_ln1192_143 = add i21 523776, %trunc_ln1192_34

]]></Node>
<StgValue><ssdm name="add_ln1192_143"/></StgValue>
</operation>

<operation id="818" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:681  %tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_122, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="819" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:682  %trunc_ln708_37 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_122, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="820" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:683  %tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_122, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="821" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:684  %tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_122, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="822" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:685  %zext_ln415_49 = zext i1 %tmp_529 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_49"/></StgValue>
</operation>

<operation id="823" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:686  %add_ln415_49 = add i12 %trunc_ln708_37, %zext_ln415_49

]]></Node>
<StgValue><ssdm name="add_ln415_49"/></StgValue>
</operation>

<operation id="824" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:687  %tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_49, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="825" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:688  %xor_ln416_49 = xor i1 %tmp_530, true

]]></Node>
<StgValue><ssdm name="xor_ln416_49"/></StgValue>
</operation>

<operation id="826" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:689  %and_ln416_49 = and i1 %tmp_528, %xor_ln416_49

]]></Node>
<StgValue><ssdm name="and_ln416_49"/></StgValue>
</operation>

<operation id="827" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:690  %tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_49, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="828" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:691  %tmp_104 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_122, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="829" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:692  %icmp_ln879_101 = icmp eq i3 %tmp_104, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_101"/></StgValue>
</operation>

<operation id="830" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:693  %tmp_105 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_122, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="831" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:694  %icmp_ln879_102 = icmp eq i4 %tmp_105, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_102"/></StgValue>
</operation>

<operation id="832" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:695  %icmp_ln768_49 = icmp eq i4 %tmp_105, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_49"/></StgValue>
</operation>

<operation id="833" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:696  %select_ln777_49 = select i1 %and_ln416_49, i1 %icmp_ln879_102, i1 %icmp_ln768_49

]]></Node>
<StgValue><ssdm name="select_ln777_49"/></StgValue>
</operation>

<operation id="834" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:697  %tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_143, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="835" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:698  %xor_ln779_49 = xor i1 %tmp_532, true

]]></Node>
<StgValue><ssdm name="xor_ln779_49"/></StgValue>
</operation>

<operation id="836" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:699  %and_ln779_10 = and i1 %icmp_ln879_101, %xor_ln779_49

]]></Node>
<StgValue><ssdm name="and_ln779_10"/></StgValue>
</operation>

<operation id="837" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:700  %select_ln416_49 = select i1 %and_ln416_49, i1 %and_ln779_10, i1 %icmp_ln879_102

]]></Node>
<StgValue><ssdm name="select_ln416_49"/></StgValue>
</operation>

<operation id="838" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:701  %and_ln781_10 = and i1 %and_ln416_49, %icmp_ln879_102

]]></Node>
<StgValue><ssdm name="and_ln781_10"/></StgValue>
</operation>

<operation id="839" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:702  %xor_ln785_101 = xor i1 %select_ln777_49, true

]]></Node>
<StgValue><ssdm name="xor_ln785_101"/></StgValue>
</operation>

<operation id="840" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:703  %or_ln785_49 = or i1 %tmp_531, %xor_ln785_101

]]></Node>
<StgValue><ssdm name="or_ln785_49"/></StgValue>
</operation>

<operation id="841" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:704  %xor_ln785_102 = xor i1 %tmp_527, true

]]></Node>
<StgValue><ssdm name="xor_ln785_102"/></StgValue>
</operation>

<operation id="842" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:705  %and_ln785_49 = and i1 %or_ln785_49, %xor_ln785_102

]]></Node>
<StgValue><ssdm name="and_ln785_49"/></StgValue>
</operation>

<operation id="843" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:706  %and_ln786_10 = and i1 %tmp_531, %select_ln416_49

]]></Node>
<StgValue><ssdm name="and_ln786_10"/></StgValue>
</operation>

<operation id="844" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:707  %or_ln786_49 = or i1 %and_ln781_10, %and_ln786_10

]]></Node>
<StgValue><ssdm name="or_ln786_49"/></StgValue>
</operation>

<operation id="845" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:708  %xor_ln786_69 = xor i1 %or_ln786_49, true

]]></Node>
<StgValue><ssdm name="xor_ln786_69"/></StgValue>
</operation>

<operation id="846" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:709  %and_ln786_129 = and i1 %tmp_527, %xor_ln786_69

]]></Node>
<StgValue><ssdm name="and_ln786_129"/></StgValue>
</operation>

<operation id="847" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:710  %or_ln340_225 = or i1 %and_ln786_129, %and_ln785_49

]]></Node>
<StgValue><ssdm name="or_ln340_225"/></StgValue>
</operation>

<operation id="848" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:711  %or_ln340_226 = or i1 %and_ln786_10, %xor_ln785_102

]]></Node>
<StgValue><ssdm name="or_ln340_226"/></StgValue>
</operation>

<operation id="849" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:712  %or_ln340_227 = or i1 %or_ln340_226, %and_ln781_10

]]></Node>
<StgValue><ssdm name="or_ln340_227"/></StgValue>
</operation>

<operation id="850" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:713  %select_ln340_59 = select i1 %or_ln340_225, i12 2047, i12 %add_ln415_49

]]></Node>
<StgValue><ssdm name="select_ln340_59"/></StgValue>
</operation>

<operation id="851" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:714  %select_ln388_61 = select i1 %and_ln786_129, i12 -2048, i12 %add_ln415_49

]]></Node>
<StgValue><ssdm name="select_ln388_61"/></StgValue>
</operation>

<operation id="852" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:715  %select_ln340_147 = select i1 %or_ln340_227, i12 %select_ln340_59, i12 %select_ln388_61

]]></Node>
<StgValue><ssdm name="select_ln340_147"/></StgValue>
</operation>

<operation id="853" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:716  store i12 %select_ln340_147, i12* %fm_buf_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="854" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:733  %tmp_146 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_148, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="855" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:734  %sext_ln1118_69 = sext i23 %tmp_146 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="856" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:735  %tmp_147 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_148, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="857" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:736  %sext_ln1118_70 = sext i13 %tmp_147 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="858" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:737  %sub_ln1118_26 = sub i24 %sext_ln1118_69, %sext_ln1118_70

]]></Node>
<StgValue><ssdm name="sub_ln1118_26"/></StgValue>
</operation>

<operation id="859" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:738  %trunc_ln1192_35 = trunc i24 %sub_ln1118_26 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_35"/></StgValue>
</operation>

<operation id="860" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:739  %add_ln1192_124 = add i24 523776, %sub_ln1118_26

]]></Node>
<StgValue><ssdm name="add_ln1192_124"/></StgValue>
</operation>

<operation id="861" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:740  %add_ln1192_144 = add i21 523776, %trunc_ln1192_35

]]></Node>
<StgValue><ssdm name="add_ln1192_144"/></StgValue>
</operation>

<operation id="862" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:741  %tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_124, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="863" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:742  %trunc_ln708_38 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_124, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="864" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:743  %tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_124, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="865" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:744  %tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_124, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="866" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:745  %zext_ln415_50 = zext i1 %tmp_537 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_50"/></StgValue>
</operation>

<operation id="867" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:746  %add_ln415_50 = add i12 %trunc_ln708_38, %zext_ln415_50

]]></Node>
<StgValue><ssdm name="add_ln415_50"/></StgValue>
</operation>

<operation id="868" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:747  %tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_50, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="869" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:748  %xor_ln416_50 = xor i1 %tmp_538, true

]]></Node>
<StgValue><ssdm name="xor_ln416_50"/></StgValue>
</operation>

<operation id="870" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:749  %and_ln416_50 = and i1 %tmp_536, %xor_ln416_50

]]></Node>
<StgValue><ssdm name="and_ln416_50"/></StgValue>
</operation>

<operation id="871" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:750  %tmp_539 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_50, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="872" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:751  %tmp_106 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_124, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="873" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:752  %icmp_ln879_103 = icmp eq i3 %tmp_106, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_103"/></StgValue>
</operation>

<operation id="874" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:753  %tmp_107 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_124, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="875" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:754  %icmp_ln879_104 = icmp eq i4 %tmp_107, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_104"/></StgValue>
</operation>

<operation id="876" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:755  %icmp_ln768_50 = icmp eq i4 %tmp_107, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_50"/></StgValue>
</operation>

<operation id="877" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:756  %select_ln777_50 = select i1 %and_ln416_50, i1 %icmp_ln879_104, i1 %icmp_ln768_50

]]></Node>
<StgValue><ssdm name="select_ln777_50"/></StgValue>
</operation>

<operation id="878" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:757  %tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_144, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="879" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:758  %xor_ln779_50 = xor i1 %tmp_540, true

]]></Node>
<StgValue><ssdm name="xor_ln779_50"/></StgValue>
</operation>

<operation id="880" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:759  %and_ln779_11 = and i1 %icmp_ln879_103, %xor_ln779_50

]]></Node>
<StgValue><ssdm name="and_ln779_11"/></StgValue>
</operation>

<operation id="881" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:760  %select_ln416_50 = select i1 %and_ln416_50, i1 %and_ln779_11, i1 %icmp_ln879_104

]]></Node>
<StgValue><ssdm name="select_ln416_50"/></StgValue>
</operation>

<operation id="882" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:761  %and_ln781_11 = and i1 %and_ln416_50, %icmp_ln879_104

]]></Node>
<StgValue><ssdm name="and_ln781_11"/></StgValue>
</operation>

<operation id="883" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:762  %xor_ln785_103 = xor i1 %select_ln777_50, true

]]></Node>
<StgValue><ssdm name="xor_ln785_103"/></StgValue>
</operation>

<operation id="884" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:763  %or_ln785_50 = or i1 %tmp_539, %xor_ln785_103

]]></Node>
<StgValue><ssdm name="or_ln785_50"/></StgValue>
</operation>

<operation id="885" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:764  %xor_ln785_104 = xor i1 %tmp_535, true

]]></Node>
<StgValue><ssdm name="xor_ln785_104"/></StgValue>
</operation>

<operation id="886" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:765  %and_ln785_50 = and i1 %or_ln785_50, %xor_ln785_104

]]></Node>
<StgValue><ssdm name="and_ln785_50"/></StgValue>
</operation>

<operation id="887" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:766  %and_ln786_11 = and i1 %tmp_539, %select_ln416_50

]]></Node>
<StgValue><ssdm name="and_ln786_11"/></StgValue>
</operation>

<operation id="888" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:767  %or_ln786_50 = or i1 %and_ln781_11, %and_ln786_11

]]></Node>
<StgValue><ssdm name="or_ln786_50"/></StgValue>
</operation>

<operation id="889" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:768  %xor_ln786_70 = xor i1 %or_ln786_50, true

]]></Node>
<StgValue><ssdm name="xor_ln786_70"/></StgValue>
</operation>

<operation id="890" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:769  %and_ln786_131 = and i1 %tmp_535, %xor_ln786_70

]]></Node>
<StgValue><ssdm name="and_ln786_131"/></StgValue>
</operation>

<operation id="891" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:770  %or_ln340_229 = or i1 %and_ln786_131, %and_ln785_50

]]></Node>
<StgValue><ssdm name="or_ln340_229"/></StgValue>
</operation>

<operation id="892" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:771  %or_ln340_230 = or i1 %and_ln786_11, %xor_ln785_104

]]></Node>
<StgValue><ssdm name="or_ln340_230"/></StgValue>
</operation>

<operation id="893" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:772  %or_ln340_231 = or i1 %or_ln340_230, %and_ln781_11

]]></Node>
<StgValue><ssdm name="or_ln340_231"/></StgValue>
</operation>

<operation id="894" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:773  %select_ln340_60 = select i1 %or_ln340_229, i12 2047, i12 %add_ln415_50

]]></Node>
<StgValue><ssdm name="select_ln340_60"/></StgValue>
</operation>

<operation id="895" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:774  %select_ln388_62 = select i1 %and_ln786_131, i12 -2048, i12 %add_ln415_50

]]></Node>
<StgValue><ssdm name="select_ln388_62"/></StgValue>
</operation>

<operation id="896" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:775  %select_ln340_149 = select i1 %or_ln340_231, i12 %select_ln340_60, i12 %select_ln388_62

]]></Node>
<StgValue><ssdm name="select_ln340_149"/></StgValue>
</operation>

<operation id="897" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:776  store i12 %select_ln340_149, i12* %fm_buf_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="898" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:793  %tmp_148 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_150, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="899" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:794  %sext_ln1118_71 = sext i23 %tmp_148 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="900" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:795  %tmp_149 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_150, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="901" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:796  %sext_ln1118_72 = sext i13 %tmp_149 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="902" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:797  %sub_ln1118_27 = sub i24 %sext_ln1118_71, %sext_ln1118_72

]]></Node>
<StgValue><ssdm name="sub_ln1118_27"/></StgValue>
</operation>

<operation id="903" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:798  %trunc_ln1192_36 = trunc i24 %sub_ln1118_27 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_36"/></StgValue>
</operation>

<operation id="904" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:799  %add_ln1192_126 = add i24 523776, %sub_ln1118_27

]]></Node>
<StgValue><ssdm name="add_ln1192_126"/></StgValue>
</operation>

<operation id="905" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:800  %add_ln1192_145 = add i21 523776, %trunc_ln1192_36

]]></Node>
<StgValue><ssdm name="add_ln1192_145"/></StgValue>
</operation>

<operation id="906" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:801  %tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_126, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="907" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:802  %trunc_ln708_39 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_126, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_39"/></StgValue>
</operation>

<operation id="908" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:803  %tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_126, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="909" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:804  %tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_126, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:805  %zext_ln415_51 = zext i1 %tmp_545 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_51"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:806  %add_ln415_51 = add i12 %trunc_ln708_39, %zext_ln415_51

]]></Node>
<StgValue><ssdm name="add_ln415_51"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:807  %tmp_546 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_51, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="913" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:808  %xor_ln416_51 = xor i1 %tmp_546, true

]]></Node>
<StgValue><ssdm name="xor_ln416_51"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:809  %and_ln416_51 = and i1 %tmp_544, %xor_ln416_51

]]></Node>
<StgValue><ssdm name="and_ln416_51"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:810  %tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_51, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:811  %tmp_108 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_126, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="917" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:812  %icmp_ln879_105 = icmp eq i3 %tmp_108, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_105"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:813  %tmp_109 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_126, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:814  %icmp_ln879_106 = icmp eq i4 %tmp_109, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_106"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:815  %icmp_ln768_51 = icmp eq i4 %tmp_109, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_51"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:816  %select_ln777_51 = select i1 %and_ln416_51, i1 %icmp_ln879_106, i1 %icmp_ln768_51

]]></Node>
<StgValue><ssdm name="select_ln777_51"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:817  %tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_145, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:818  %xor_ln779_51 = xor i1 %tmp_548, true

]]></Node>
<StgValue><ssdm name="xor_ln779_51"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:819  %and_ln779_12 = and i1 %icmp_ln879_105, %xor_ln779_51

]]></Node>
<StgValue><ssdm name="and_ln779_12"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:820  %select_ln416_51 = select i1 %and_ln416_51, i1 %and_ln779_12, i1 %icmp_ln879_106

]]></Node>
<StgValue><ssdm name="select_ln416_51"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:821  %and_ln781_12 = and i1 %and_ln416_51, %icmp_ln879_106

]]></Node>
<StgValue><ssdm name="and_ln781_12"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:822  %xor_ln785_105 = xor i1 %select_ln777_51, true

]]></Node>
<StgValue><ssdm name="xor_ln785_105"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:823  %or_ln785_51 = or i1 %tmp_547, %xor_ln785_105

]]></Node>
<StgValue><ssdm name="or_ln785_51"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:824  %xor_ln785_106 = xor i1 %tmp_543, true

]]></Node>
<StgValue><ssdm name="xor_ln785_106"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:825  %and_ln785_51 = and i1 %or_ln785_51, %xor_ln785_106

]]></Node>
<StgValue><ssdm name="and_ln785_51"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:826  %and_ln786_12 = and i1 %tmp_547, %select_ln416_51

]]></Node>
<StgValue><ssdm name="and_ln786_12"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:827  %or_ln786_51 = or i1 %and_ln781_12, %and_ln786_12

]]></Node>
<StgValue><ssdm name="or_ln786_51"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:828  %xor_ln786_71 = xor i1 %or_ln786_51, true

]]></Node>
<StgValue><ssdm name="xor_ln786_71"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:829  %and_ln786_133 = and i1 %tmp_543, %xor_ln786_71

]]></Node>
<StgValue><ssdm name="and_ln786_133"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:830  %or_ln340_233 = or i1 %and_ln786_133, %and_ln785_51

]]></Node>
<StgValue><ssdm name="or_ln340_233"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:831  %or_ln340_234 = or i1 %and_ln786_12, %xor_ln785_106

]]></Node>
<StgValue><ssdm name="or_ln340_234"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:832  %or_ln340_235 = or i1 %or_ln340_234, %and_ln781_12

]]></Node>
<StgValue><ssdm name="or_ln340_235"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:833  %select_ln340_61 = select i1 %or_ln340_233, i12 2047, i12 %add_ln415_51

]]></Node>
<StgValue><ssdm name="select_ln340_61"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:834  %select_ln388_63 = select i1 %and_ln786_133, i12 -2048, i12 %add_ln415_51

]]></Node>
<StgValue><ssdm name="select_ln388_63"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:835  %select_ln340_151 = select i1 %or_ln340_235, i12 %select_ln340_61, i12 %select_ln388_63

]]></Node>
<StgValue><ssdm name="select_ln340_151"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:836  store i12 %select_ln340_151, i12* %fm_buf_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:853  %tmp_150 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_152, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:854  %sext_ln1118_73 = sext i23 %tmp_150 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:855  %tmp_151 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_152, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:856  %sext_ln1118_74 = sext i13 %tmp_151 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="946" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:857  %sub_ln1118_28 = sub i24 %sext_ln1118_73, %sext_ln1118_74

]]></Node>
<StgValue><ssdm name="sub_ln1118_28"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:858  %trunc_ln1192_37 = trunc i24 %sub_ln1118_28 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_37"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:859  %add_ln1192_128 = add i24 523776, %sub_ln1118_28

]]></Node>
<StgValue><ssdm name="add_ln1192_128"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:860  %add_ln1192_146 = add i21 523776, %trunc_ln1192_37

]]></Node>
<StgValue><ssdm name="add_ln1192_146"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:861  %tmp_551 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_128, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:862  %trunc_ln708_40 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_128, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_40"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:863  %tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_128, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:864  %tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_128, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="954" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:865  %zext_ln415_52 = zext i1 %tmp_553 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_52"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:866  %add_ln415_52 = add i12 %trunc_ln708_40, %zext_ln415_52

]]></Node>
<StgValue><ssdm name="add_ln415_52"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:867  %tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_52, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:868  %xor_ln416_52 = xor i1 %tmp_554, true

]]></Node>
<StgValue><ssdm name="xor_ln416_52"/></StgValue>
</operation>

<operation id="958" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:869  %and_ln416_52 = and i1 %tmp_552, %xor_ln416_52

]]></Node>
<StgValue><ssdm name="and_ln416_52"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:870  %tmp_555 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_52, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:871  %tmp_110 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_128, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:872  %icmp_ln879_107 = icmp eq i3 %tmp_110, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_107"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:873  %tmp_111 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_128, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="963" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:874  %icmp_ln879_108 = icmp eq i4 %tmp_111, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_108"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:875  %icmp_ln768_52 = icmp eq i4 %tmp_111, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_52"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:876  %select_ln777_52 = select i1 %and_ln416_52, i1 %icmp_ln879_108, i1 %icmp_ln768_52

]]></Node>
<StgValue><ssdm name="select_ln777_52"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:877  %tmp_556 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_146, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="967" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:878  %xor_ln779_52 = xor i1 %tmp_556, true

]]></Node>
<StgValue><ssdm name="xor_ln779_52"/></StgValue>
</operation>

<operation id="968" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:879  %and_ln779_13 = and i1 %icmp_ln879_107, %xor_ln779_52

]]></Node>
<StgValue><ssdm name="and_ln779_13"/></StgValue>
</operation>

<operation id="969" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:880  %select_ln416_52 = select i1 %and_ln416_52, i1 %and_ln779_13, i1 %icmp_ln879_108

]]></Node>
<StgValue><ssdm name="select_ln416_52"/></StgValue>
</operation>

<operation id="970" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:881  %and_ln781_13 = and i1 %and_ln416_52, %icmp_ln879_108

]]></Node>
<StgValue><ssdm name="and_ln781_13"/></StgValue>
</operation>

<operation id="971" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:882  %xor_ln785_107 = xor i1 %select_ln777_52, true

]]></Node>
<StgValue><ssdm name="xor_ln785_107"/></StgValue>
</operation>

<operation id="972" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:883  %or_ln785_52 = or i1 %tmp_555, %xor_ln785_107

]]></Node>
<StgValue><ssdm name="or_ln785_52"/></StgValue>
</operation>

<operation id="973" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:884  %xor_ln785_108 = xor i1 %tmp_551, true

]]></Node>
<StgValue><ssdm name="xor_ln785_108"/></StgValue>
</operation>

<operation id="974" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:885  %and_ln785_52 = and i1 %or_ln785_52, %xor_ln785_108

]]></Node>
<StgValue><ssdm name="and_ln785_52"/></StgValue>
</operation>

<operation id="975" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:886  %and_ln786_13 = and i1 %tmp_555, %select_ln416_52

]]></Node>
<StgValue><ssdm name="and_ln786_13"/></StgValue>
</operation>

<operation id="976" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:887  %or_ln786_52 = or i1 %and_ln781_13, %and_ln786_13

]]></Node>
<StgValue><ssdm name="or_ln786_52"/></StgValue>
</operation>

<operation id="977" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:888  %xor_ln786_72 = xor i1 %or_ln786_52, true

]]></Node>
<StgValue><ssdm name="xor_ln786_72"/></StgValue>
</operation>

<operation id="978" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:889  %and_ln786_135 = and i1 %tmp_551, %xor_ln786_72

]]></Node>
<StgValue><ssdm name="and_ln786_135"/></StgValue>
</operation>

<operation id="979" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:890  %or_ln340_237 = or i1 %and_ln786_135, %and_ln785_52

]]></Node>
<StgValue><ssdm name="or_ln340_237"/></StgValue>
</operation>

<operation id="980" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:891  %or_ln340_238 = or i1 %and_ln786_13, %xor_ln785_108

]]></Node>
<StgValue><ssdm name="or_ln340_238"/></StgValue>
</operation>

<operation id="981" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:892  %or_ln340_239 = or i1 %or_ln340_238, %and_ln781_13

]]></Node>
<StgValue><ssdm name="or_ln340_239"/></StgValue>
</operation>

<operation id="982" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:893  %select_ln340_62 = select i1 %or_ln340_237, i12 2047, i12 %add_ln415_52

]]></Node>
<StgValue><ssdm name="select_ln340_62"/></StgValue>
</operation>

<operation id="983" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:894  %select_ln388_64 = select i1 %and_ln786_135, i12 -2048, i12 %add_ln415_52

]]></Node>
<StgValue><ssdm name="select_ln388_64"/></StgValue>
</operation>

<operation id="984" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:895  %select_ln340_153 = select i1 %or_ln340_239, i12 %select_ln340_62, i12 %select_ln388_64

]]></Node>
<StgValue><ssdm name="select_ln340_153"/></StgValue>
</operation>

<operation id="985" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:896  store i12 %select_ln340_153, i12* %fm_buf_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="986" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:913  %tmp_152 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_154, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="987" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:914  %sext_ln1118_75 = sext i23 %tmp_152 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="988" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:915  %tmp_153 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_154, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="989" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:916  %sext_ln1118_76 = sext i13 %tmp_153 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_76"/></StgValue>
</operation>

<operation id="990" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:917  %sub_ln1118_29 = sub i24 %sext_ln1118_75, %sext_ln1118_76

]]></Node>
<StgValue><ssdm name="sub_ln1118_29"/></StgValue>
</operation>

<operation id="991" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:918  %trunc_ln1192_38 = trunc i24 %sub_ln1118_29 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_38"/></StgValue>
</operation>

<operation id="992" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:919  %add_ln1192_130 = add i24 523776, %sub_ln1118_29

]]></Node>
<StgValue><ssdm name="add_ln1192_130"/></StgValue>
</operation>

<operation id="993" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:920  %add_ln1192_147 = add i21 523776, %trunc_ln1192_38

]]></Node>
<StgValue><ssdm name="add_ln1192_147"/></StgValue>
</operation>

<operation id="994" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:921  %tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_130, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="995" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:922  %trunc_ln708_41 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_130, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_41"/></StgValue>
</operation>

<operation id="996" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:923  %tmp_560 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_130, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="997" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:924  %tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_130, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="998" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:925  %zext_ln415_53 = zext i1 %tmp_561 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_53"/></StgValue>
</operation>

<operation id="999" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:926  %add_ln415_53 = add i12 %trunc_ln708_41, %zext_ln415_53

]]></Node>
<StgValue><ssdm name="add_ln415_53"/></StgValue>
</operation>

<operation id="1000" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:927  %tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_53, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="1001" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:928  %xor_ln416_53 = xor i1 %tmp_562, true

]]></Node>
<StgValue><ssdm name="xor_ln416_53"/></StgValue>
</operation>

<operation id="1002" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:929  %and_ln416_53 = and i1 %tmp_560, %xor_ln416_53

]]></Node>
<StgValue><ssdm name="and_ln416_53"/></StgValue>
</operation>

<operation id="1003" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:930  %tmp_563 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_53, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="1004" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:931  %tmp_112 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_130, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1005" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:932  %icmp_ln879_109 = icmp eq i3 %tmp_112, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_109"/></StgValue>
</operation>

<operation id="1006" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:933  %tmp_113 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_130, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1007" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:934  %icmp_ln879_110 = icmp eq i4 %tmp_113, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_110"/></StgValue>
</operation>

<operation id="1008" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:935  %icmp_ln768_53 = icmp eq i4 %tmp_113, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_53"/></StgValue>
</operation>

<operation id="1009" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:936  %select_ln777_53 = select i1 %and_ln416_53, i1 %icmp_ln879_110, i1 %icmp_ln768_53

]]></Node>
<StgValue><ssdm name="select_ln777_53"/></StgValue>
</operation>

<operation id="1010" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:937  %tmp_564 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_147, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="1011" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:938  %xor_ln779_53 = xor i1 %tmp_564, true

]]></Node>
<StgValue><ssdm name="xor_ln779_53"/></StgValue>
</operation>

<operation id="1012" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:939  %and_ln779_14 = and i1 %icmp_ln879_109, %xor_ln779_53

]]></Node>
<StgValue><ssdm name="and_ln779_14"/></StgValue>
</operation>

<operation id="1013" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:940  %select_ln416_53 = select i1 %and_ln416_53, i1 %and_ln779_14, i1 %icmp_ln879_110

]]></Node>
<StgValue><ssdm name="select_ln416_53"/></StgValue>
</operation>

<operation id="1014" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:941  %and_ln781_14 = and i1 %and_ln416_53, %icmp_ln879_110

]]></Node>
<StgValue><ssdm name="and_ln781_14"/></StgValue>
</operation>

<operation id="1015" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:942  %xor_ln785_109 = xor i1 %select_ln777_53, true

]]></Node>
<StgValue><ssdm name="xor_ln785_109"/></StgValue>
</operation>

<operation id="1016" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:943  %or_ln785_53 = or i1 %tmp_563, %xor_ln785_109

]]></Node>
<StgValue><ssdm name="or_ln785_53"/></StgValue>
</operation>

<operation id="1017" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:944  %xor_ln785_110 = xor i1 %tmp_559, true

]]></Node>
<StgValue><ssdm name="xor_ln785_110"/></StgValue>
</operation>

<operation id="1018" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:945  %and_ln785_53 = and i1 %or_ln785_53, %xor_ln785_110

]]></Node>
<StgValue><ssdm name="and_ln785_53"/></StgValue>
</operation>

<operation id="1019" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:946  %and_ln786_14 = and i1 %tmp_563, %select_ln416_53

]]></Node>
<StgValue><ssdm name="and_ln786_14"/></StgValue>
</operation>

<operation id="1020" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:947  %or_ln786_53 = or i1 %and_ln781_14, %and_ln786_14

]]></Node>
<StgValue><ssdm name="or_ln786_53"/></StgValue>
</operation>

<operation id="1021" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:948  %xor_ln786_73 = xor i1 %or_ln786_53, true

]]></Node>
<StgValue><ssdm name="xor_ln786_73"/></StgValue>
</operation>

<operation id="1022" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:949  %and_ln786_137 = and i1 %tmp_559, %xor_ln786_73

]]></Node>
<StgValue><ssdm name="and_ln786_137"/></StgValue>
</operation>

<operation id="1023" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:950  %or_ln340_241 = or i1 %and_ln786_137, %and_ln785_53

]]></Node>
<StgValue><ssdm name="or_ln340_241"/></StgValue>
</operation>

<operation id="1024" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:951  %or_ln340_242 = or i1 %and_ln786_14, %xor_ln785_110

]]></Node>
<StgValue><ssdm name="or_ln340_242"/></StgValue>
</operation>

<operation id="1025" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:952  %or_ln340_243 = or i1 %or_ln340_242, %and_ln781_14

]]></Node>
<StgValue><ssdm name="or_ln340_243"/></StgValue>
</operation>

<operation id="1026" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:953  %select_ln340_63 = select i1 %or_ln340_241, i12 2047, i12 %add_ln415_53

]]></Node>
<StgValue><ssdm name="select_ln340_63"/></StgValue>
</operation>

<operation id="1027" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:954  %select_ln388_65 = select i1 %and_ln786_137, i12 -2048, i12 %add_ln415_53

]]></Node>
<StgValue><ssdm name="select_ln388_65"/></StgValue>
</operation>

<operation id="1028" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:955  %select_ln340_155 = select i1 %or_ln340_243, i12 %select_ln340_63, i12 %select_ln388_65

]]></Node>
<StgValue><ssdm name="select_ln340_155"/></StgValue>
</operation>

<operation id="1029" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:956  store i12 %select_ln340_155, i12* %fm_buf_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1030" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_9:973  %tmp_154 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_156, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1031" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="24" op_0_bw="23">
<![CDATA[
hls_label_9:974  %sext_ln1118_77 = sext i23 %tmp_154 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_77"/></StgValue>
</operation>

<operation id="1032" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
hls_label_9:975  %tmp_155 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_156, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1033" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="24" op_0_bw="13">
<![CDATA[
hls_label_9:976  %sext_ln1118_78 = sext i13 %tmp_155 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_78"/></StgValue>
</operation>

<operation id="1034" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:977  %sub_ln1118_30 = sub i24 %sext_ln1118_77, %sext_ln1118_78

]]></Node>
<StgValue><ssdm name="sub_ln1118_30"/></StgValue>
</operation>

<operation id="1035" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="21" op_0_bw="24">
<![CDATA[
hls_label_9:978  %trunc_ln1192_39 = trunc i24 %sub_ln1118_30 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_39"/></StgValue>
</operation>

<operation id="1036" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_9:979  %add_ln1192_132 = add i24 523776, %sub_ln1118_30

]]></Node>
<StgValue><ssdm name="add_ln1192_132"/></StgValue>
</operation>

<operation id="1037" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
hls_label_9:980  %add_ln1192_148 = add i21 523776, %trunc_ln1192_39

]]></Node>
<StgValue><ssdm name="add_ln1192_148"/></StgValue>
</operation>

<operation id="1038" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:981  %tmp_567 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_132, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="1039" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:982  %trunc_ln708_42 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_132, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_42"/></StgValue>
</operation>

<operation id="1040" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:983  %tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_132, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="1041" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
hls_label_9:984  %tmp_569 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_132, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="1042" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="12" op_0_bw="1">
<![CDATA[
hls_label_9:985  %zext_ln415_54 = zext i1 %tmp_569 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_54"/></StgValue>
</operation>

<operation id="1043" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_9:986  %add_ln415_54 = add i12 %trunc_ln708_42, %zext_ln415_54

]]></Node>
<StgValue><ssdm name="add_ln415_54"/></StgValue>
</operation>

<operation id="1044" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:987  %tmp_570 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_54, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="1045" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:988  %xor_ln416_54 = xor i1 %tmp_570, true

]]></Node>
<StgValue><ssdm name="xor_ln416_54"/></StgValue>
</operation>

<operation id="1046" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:989  %and_ln416_54 = and i1 %tmp_568, %xor_ln416_54

]]></Node>
<StgValue><ssdm name="and_ln416_54"/></StgValue>
</operation>

<operation id="1047" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_9:990  %tmp_571 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_54, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="1048" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:991  %tmp_114 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_132, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1049" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_9:992  %icmp_ln879_111 = icmp eq i3 %tmp_114, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_111"/></StgValue>
</operation>

<operation id="1050" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_9:993  %tmp_115 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_132, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1051" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:994  %icmp_ln879_112 = icmp eq i4 %tmp_115, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_112"/></StgValue>
</operation>

<operation id="1052" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_9:995  %icmp_ln768_54 = icmp eq i4 %tmp_115, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_54"/></StgValue>
</operation>

<operation id="1053" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:996  %select_ln777_54 = select i1 %and_ln416_54, i1 %icmp_ln879_112, i1 %icmp_ln768_54

]]></Node>
<StgValue><ssdm name="select_ln777_54"/></StgValue>
</operation>

<operation id="1054" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
hls_label_9:997  %tmp_572 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_148, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="1055" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:998  %xor_ln779_54 = xor i1 %tmp_572, true

]]></Node>
<StgValue><ssdm name="xor_ln779_54"/></StgValue>
</operation>

<operation id="1056" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:999  %and_ln779_15 = and i1 %icmp_ln879_111, %xor_ln779_54

]]></Node>
<StgValue><ssdm name="and_ln779_15"/></StgValue>
</operation>

<operation id="1057" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_9:1000  %select_ln416_54 = select i1 %and_ln416_54, i1 %and_ln779_15, i1 %icmp_ln879_112

]]></Node>
<StgValue><ssdm name="select_ln416_54"/></StgValue>
</operation>

<operation id="1058" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:1001  %and_ln781_15 = and i1 %and_ln416_54, %icmp_ln879_112

]]></Node>
<StgValue><ssdm name="and_ln781_15"/></StgValue>
</operation>

<operation id="1059" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:1002  %xor_ln785_111 = xor i1 %select_ln777_54, true

]]></Node>
<StgValue><ssdm name="xor_ln785_111"/></StgValue>
</operation>

<operation id="1060" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:1003  %or_ln785_54 = or i1 %tmp_571, %xor_ln785_111

]]></Node>
<StgValue><ssdm name="or_ln785_54"/></StgValue>
</operation>

<operation id="1061" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:1004  %xor_ln785_112 = xor i1 %tmp_567, true

]]></Node>
<StgValue><ssdm name="xor_ln785_112"/></StgValue>
</operation>

<operation id="1062" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:1005  %and_ln785_54 = and i1 %or_ln785_54, %xor_ln785_112

]]></Node>
<StgValue><ssdm name="and_ln785_54"/></StgValue>
</operation>

<operation id="1063" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:1006  %and_ln786_15 = and i1 %tmp_571, %select_ln416_54

]]></Node>
<StgValue><ssdm name="and_ln786_15"/></StgValue>
</operation>

<operation id="1064" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:1007  %or_ln786_54 = or i1 %and_ln781_15, %and_ln786_15

]]></Node>
<StgValue><ssdm name="or_ln786_54"/></StgValue>
</operation>

<operation id="1065" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:1008  %xor_ln786_74 = xor i1 %or_ln786_54, true

]]></Node>
<StgValue><ssdm name="xor_ln786_74"/></StgValue>
</operation>

<operation id="1066" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:1009  %and_ln786_139 = and i1 %tmp_567, %xor_ln786_74

]]></Node>
<StgValue><ssdm name="and_ln786_139"/></StgValue>
</operation>

<operation id="1067" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:1010  %or_ln340_245 = or i1 %and_ln786_139, %and_ln785_54

]]></Node>
<StgValue><ssdm name="or_ln340_245"/></StgValue>
</operation>

<operation id="1068" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:1011  %or_ln340_246 = or i1 %and_ln786_15, %xor_ln785_112

]]></Node>
<StgValue><ssdm name="or_ln340_246"/></StgValue>
</operation>

<operation id="1069" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_9:1012  %or_ln340_247 = or i1 %or_ln340_246, %and_ln781_15

]]></Node>
<StgValue><ssdm name="or_ln340_247"/></StgValue>
</operation>

<operation id="1070" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:1013  %select_ln340_64 = select i1 %or_ln340_245, i12 2047, i12 %add_ln415_54

]]></Node>
<StgValue><ssdm name="select_ln340_64"/></StgValue>
</operation>

<operation id="1071" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:1014  %select_ln388_66 = select i1 %and_ln786_139, i12 -2048, i12 %add_ln415_54

]]></Node>
<StgValue><ssdm name="select_ln388_66"/></StgValue>
</operation>

<operation id="1072" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_9:1015  %select_ln340_157 = select i1 %or_ln340_247, i12 %select_ln340_64, i12 %select_ln388_66

]]></Node>
<StgValue><ssdm name="select_ln340_157"/></StgValue>
</operation>

<operation id="1073" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
hls_label_9:1016  store i12 %select_ln340_157, i12* %fm_buf_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="1074" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_9:1017  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str273, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1075" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0">
<![CDATA[
hls_label_9:1019  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1076" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln58"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
