
*** Running vivado
    with args -log vga_out.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_out.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vga_out.tcl -notrace
Command: synth_design -top vga_out -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 744.297 ; gain = 178.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_out' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:23]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:277]
INFO: [Synth 8-3876] $readmem data file 'banner_palette.mem' is read successfully [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:278]
INFO: [Synth 8-3876] $readmem data file 'wall_palette.mem' is read successfully [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:279]
INFO: [Synth 8-3876] $readmem data file 'target_palette.mem' is read successfully [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:280]
INFO: [Synth 8-3876] $readmem data file 'cannon_palette.mem' is read successfully [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:281]
INFO: [Synth 8-3876] $readmem data file 'cannonball_palette.mem' is read successfully [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:282]
INFO: [Synth 8-3876] $readmem data file 'pwr_palette.mem' is read successfully [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:283]
INFO: [Synth 8-3876] $readmem data file 'timerframe_palette.mem' is read successfully [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:284]
INFO: [Synth 8-3876] $readmem data file 'timer_palette.mem' is read successfully [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:285]
INFO: [Synth 8-3876] $readmem data file 'start_palette.mem' is read successfully [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:286]
INFO: [Synth 8-3876] $readmem data file 'end_palette.mem' is read successfully [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:287]
INFO: [Synth 8-6157] synthesizing module 'seginterface' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/imports/7segcode/seginterface.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/imports/7segcode/sevenseg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg' (1#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/imports/7segcode/sevenseg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seginterface' (2#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/imports/7segcode/seginterface.v:23]
WARNING: [Synth 8-7023] instance 'seg' of module 'seginterface' has 19 connections declared, but only 17 given [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:54]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (4#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'banner_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/banner_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'banner_rom' (5#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/banner_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'wall_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/wall_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'wall_rom' (6#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/wall_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'target_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/target_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'target_rom' (7#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/target_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cannon_30_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/cannon_30_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cannon_30_rom' (8#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/cannon_30_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cannon_45_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/cannon_45_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cannon_45_rom' (9#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/cannon_45_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cannon_60_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/cannon_60_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cannon_60_rom' (10#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/cannon_60_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cannonball_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/cannonball_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cannonball_rom' (11#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/cannonball_rom_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (11) of module 'cannonball_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:196]
INFO: [Synth 8-6157] synthesizing module 'pwr_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/pwr_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pwr_rom' (12#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/pwr_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'timerframe_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/timerframe_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timerframe_rom' (13#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/timerframe_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'timer_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/timer_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timer_rom' (14#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/timer_rom_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (13) of module 'timer_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:235]
INFO: [Synth 8-6157] synthesizing module 'start_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/start_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'start_rom' (15#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/start_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'end_rom' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/end_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'end_rom' (16#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/.Xil/Vivado-9860-F211-32/realtime/end_rom_stub.v:6]
WARNING: [Synth 8-6090] variable 'cannonball_y' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:486]
INFO: [Synth 8-6155] done synthesizing module 'vga_out' (17#1) [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:23]
WARNING: [Synth 8-3331] design seginterface has unconnected port rst
WARNING: [Synth 8-3331] design vga_out has unconnected port BTNU
WARNING: [Synth 8-3331] design vga_out has unconnected port BTND
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 811.195 ; gain = 245.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 811.195 ; gain = 245.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 811.195 ; gain = 245.523
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timer_rom/timer_rom/timer_in_context.xdc] for cell 'timer'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timer_rom/timer_rom/timer_in_context.xdc] for cell 'timer'
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timerframe_rom/timerframe_rom/timerframe_in_context.xdc] for cell 'timerframe'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timerframe_rom/timerframe_rom/timerframe_in_context.xdc] for cell 'timerframe'
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vga_timer/clk_ip'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vga_timer/clk_ip'
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/banner_rom/banner_rom/banner_rom_in_context.xdc] for cell 'banner'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/banner_rom/banner_rom/banner_rom_in_context.xdc] for cell 'banner'
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/wall_rom/wall_rom/wall_rom_in_context.xdc] for cell 'wall'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/wall_rom/wall_rom/wall_rom_in_context.xdc] for cell 'wall'
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/target_rom/target_rom/target_rom_in_context.xdc] for cell 'target'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/target_rom/target_rom/target_rom_in_context.xdc] for cell 'target'
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/target_rom/target_rom/target_rom_in_context.xdc] for cell 'target2'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/target_rom/target_rom/target_rom_in_context.xdc] for cell 'target2'
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/cannon_45_rom/cannon_45_rom/cannon_45_rom_in_context.xdc] for cell 'cannon_45'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/cannon_45_rom/cannon_45_rom/cannon_45_rom_in_context.xdc] for cell 'cannon_45'
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/cannon_30_rom/cannon_30_rom/cannon_30_rom_in_context.xdc] for cell 'cannon_30'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/cannon_30_rom/cannon_30_rom/cannon_30_rom_in_context.xdc] for cell 'cannon_30'
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/cannon_60_rom/cannon_60_rom/cannon_60_rom_in_context.xdc] for cell 'cannon_60'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/cannon_60_rom/cannon_60_rom/cannon_60_rom_in_context.xdc] for cell 'cannon_60'
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/cannonball_rom/cannonball_rom/cannonball_rom_in_context.xdc] for cell 'cannonball'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/cannonball_rom/cannonball_rom/cannonball_rom_in_context.xdc] for cell 'cannonball'
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/pwr_rom/pwr_rom/pwr_rom_in_context.xdc] for cell 'pwr'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/pwr_rom/pwr_rom/pwr_rom_in_context.xdc] for cell 'pwr'
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/start_rom/start_rom/start_rom_in_context.xdc] for cell 'startscr'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/start_rom/start_rom/start_rom_in_context.xdc] for cell 'startscr'
Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/end_rom/end_rom/end_rom_in_context.xdc] for cell 'endscr'
Finished Parsing XDC File [c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/end_rom/end_rom/end_rom_in_context.xdc] for cell 'endscr'
Parsing XDC File [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/constrs_1/imports/Documents/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/constrs_1/imports/Documents/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/constrs_1/imports/Documents/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_out_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_out_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 946.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 946.426 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'banner' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cannon_30' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cannon_45' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cannon_60' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cannonball' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'endscr' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pwr' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'startscr' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'target' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'target2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'timer' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'timerframe' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'wall' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 949.535 ; gain = 383.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 949.535 ; gain = 383.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for timerframe. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_timer/clk_ip. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for banner. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for wall. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for target. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for target2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cannon_45. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cannon_30. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cannon_60. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cannonball. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pwr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for startscr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for endscr. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 949.535 ; gain = 383.863
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "cannonball_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerframe_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "target_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "target_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cannon_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cannon_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cannon_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "banner_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timer_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pwr_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wall_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "end_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cannonball_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerframe_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "target_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "target_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cannon_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cannon_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cannon_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "banner_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timer_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pwr_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wall_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "end_palette" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 949.535 ; gain = 383.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  17 Input     12 Bit        Muxes := 11    
	  15 Input     12 Bit        Muxes := 1     
	  16 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 9     
	   8 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 88    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  17 Input     12 Bit        Muxes := 11    
	  15 Input     12 Bit        Muxes := 1     
	  16 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 9     
	   8 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 88    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module seginterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'launch_pwr_reg[5:0]' into 'launch_pwr_reg[5:0]' [C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/new/vga_out.v:416]
WARNING: [Synth 8-3331] design seginterface has unconnected port rst
WARNING: [Synth 8-3331] design vga_out has unconnected port BTNU
WARNING: [Synth 8-3331] design vga_out has unconnected port BTND
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cannonball_xvel_reg[4] )
INFO: [Synth 8-3886] merging instance 'led_reg_reg[0]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[1]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[2]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[3]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[4]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[5]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[6]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[7]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[8]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[9]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[10]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[11]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[12]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[13]' (FDSE) to 'led_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg_reg[14]' (FDSE) to 'led_reg_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 949.535 ; gain = 383.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_timer/clk_ip/clk_out1' to pin 'vga_timer/clk_ip/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 949.535 ; gain = 383.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1001.094 ; gain = 435.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'cannonball_xvel_reg[5]' (FDE) to 'cannonball_shot_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.109 ; gain = 436.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1004.906 ; gain = 439.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1004.906 ; gain = 439.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1004.906 ; gain = 439.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1004.906 ; gain = 439.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1004.906 ; gain = 439.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1004.906 ; gain = 439.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |banner_rom     |         1|
|2     |wall_rom       |         1|
|3     |target_rom     |         2|
|4     |cannon_30_rom  |         1|
|5     |cannon_45_rom  |         1|
|6     |cannon_60_rom  |         1|
|7     |cannonball_rom |         1|
|8     |pwr_rom        |         1|
|9     |timerframe_rom |         1|
|10    |timer_rom      |         1|
|11    |start_rom      |         1|
|12    |end_rom        |         1|
|13    |clk_wiz_0      |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |banner_rom     |     1|
|2     |cannon_30_rom  |     1|
|3     |cannon_45_rom  |     1|
|4     |cannon_60_rom  |     1|
|5     |cannonball_rom |     1|
|6     |clk_wiz_0      |     1|
|7     |end_rom        |     1|
|8     |pwr_rom        |     1|
|9     |start_rom      |     1|
|10    |target_rom     |     1|
|11    |target_rom__2  |     1|
|12    |timer_rom      |     1|
|13    |timerframe_rom |     1|
|14    |wall_rom       |     1|
|15    |CARRY4         |    85|
|16    |LUT1           |    30|
|17    |LUT2           |    95|
|18    |LUT3           |    49|
|19    |LUT4           |   121|
|20    |LUT5           |    74|
|21    |LUT6           |   223|
|22    |MUXF7          |     4|
|23    |FDRE           |   321|
|24    |FDSE           |     5|
|25    |IBUF           |     4|
|26    |OBUF           |    45|
+------+---------------+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |  1109|
|2     |  seg       |seginterface |    56|
|3     |  vga_timer |vga_timing   |   372|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1004.906 ; gain = 439.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1004.906 ; gain = 300.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1004.906 ; gain = 439.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1020.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 1020.973 ; gain = 720.273
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.973 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/vga_out.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_out_utilization_synth.rpt -pb vga_out_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 10 10:52:35 2021...
