[12:44:46.228] <TB3>     INFO: *** Welcome to pxar ***
[12:44:46.228] <TB3>     INFO: *** Today: 2016/05/11
[12:44:46.235] <TB3>     INFO: *** Version: b2a7-dirty
[12:44:46.235] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C15.dat
[12:44:46.235] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:44:46.235] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//defaultMaskFile.dat
[12:44:46.235] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters_C15.dat
[12:44:46.311] <TB3>     INFO:         clk: 4
[12:44:46.312] <TB3>     INFO:         ctr: 4
[12:44:46.312] <TB3>     INFO:         sda: 19
[12:44:46.312] <TB3>     INFO:         tin: 9
[12:44:46.312] <TB3>     INFO:         level: 15
[12:44:46.312] <TB3>     INFO:         triggerdelay: 0
[12:44:46.312] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:44:46.312] <TB3>     INFO: Log level: DEBUG
[12:44:46.322] <TB3>     INFO: Found DTB DTB_WRE7QJ
[12:44:46.332] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[12:44:46.335] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[12:44:46.337] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[12:44:47.895] <TB3>     INFO: DUT info: 
[12:44:47.895] <TB3>     INFO: The DUT currently contains the following objects:
[12:44:47.895] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:44:47.895] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[12:44:47.895] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[12:44:47.895] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:44:47.896] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.896] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:47.897] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:44:47.898] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:44:47.899] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:44:47.900] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:44:47.900] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:44:47.900] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:44:47.900] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:44:47.900] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:44:47.900] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:44:47.900] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:44:47.900] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:44:47.900] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:44:47.908] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29605888
[12:44:47.908] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1dd0f20
[12:44:47.908] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1d47770
[12:44:47.908] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7feed1d94010
[12:44:47.908] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7feed7fff510
[12:44:47.908] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29671424 fPxarMemory = 0x7feed1d94010
[12:44:47.909] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 380.2mA
[12:44:47.910] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[12:44:47.910] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.8 C
[12:44:47.910] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:44:48.311] <TB3>     INFO: enter 'restricted' command line mode
[12:44:48.311] <TB3>     INFO: enter test to run
[12:44:48.311] <TB3>     INFO:   test: FPIXTest no parameter change
[12:44:48.311] <TB3>     INFO:   running: fpixtest
[12:44:48.311] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:44:48.314] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:44:48.314] <TB3>     INFO: ######################################################################
[12:44:48.314] <TB3>     INFO: PixTestFPIXTest::doTest()
[12:44:48.314] <TB3>     INFO: ######################################################################
[12:44:48.317] <TB3>     INFO: ######################################################################
[12:44:48.318] <TB3>     INFO: PixTestPretest::doTest()
[12:44:48.318] <TB3>     INFO: ######################################################################
[12:44:48.320] <TB3>     INFO:    ----------------------------------------------------------------------
[12:44:48.321] <TB3>     INFO:    PixTestPretest::programROC() 
[12:44:48.321] <TB3>     INFO:    ----------------------------------------------------------------------
[12:45:06.336] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:45:06.337] <TB3>     INFO: IA differences per ROC:  17.7 18.5 17.7 18.5 18.5 20.1 18.5 19.3 16.1 18.5 19.3 17.7 20.1 19.3 19.3 19.3
[12:45:06.406] <TB3>     INFO:    ----------------------------------------------------------------------
[12:45:06.406] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:45:06.406] <TB3>     INFO:    ----------------------------------------------------------------------
[12:45:06.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[12:45:06.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[12:45:06.712] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  83 Ia 24.7188 mA
[12:45:06.813] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 23.9188 mA
[12:45:06.914] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[12:45:07.016] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[12:45:07.117] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[12:45:07.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[12:45:07.319] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.9188 mA
[12:45:07.420] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.9188 mA
[12:45:07.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 25.5188 mA
[12:45:07.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  70 Ia 23.9188 mA
[12:45:07.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.1188 mA
[12:45:07.825] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  83 Ia 25.5188 mA
[12:45:07.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  75 Ia 22.3188 mA
[12:45:08.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 25.5188 mA
[12:45:08.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  77 Ia 23.1188 mA
[12:45:08.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  82 Ia 24.7188 mA
[12:45:08.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  79 Ia 23.9188 mA
[12:45:08.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.7188 mA
[12:45:08.531] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  75 Ia 23.9188 mA
[12:45:08.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 21.5188 mA
[12:45:08.733] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  93 Ia 24.7188 mA
[12:45:08.833] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  90 Ia 23.9188 mA
[12:45:08.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.1188 mA
[12:45:09.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 25.5188 mA
[12:45:09.137] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  75 Ia 23.1188 mA
[12:45:09.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 24.7188 mA
[12:45:09.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  77 Ia 23.1188 mA
[12:45:09.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  82 Ia 24.7188 mA
[12:45:09.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  79 Ia 23.9188 mA
[12:45:09.641] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.7188 mA
[12:45:09.741] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  75 Ia 24.7188 mA
[12:45:09.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  72 Ia 23.1188 mA
[12:45:09.942] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  77 Ia 24.7188 mA
[12:45:10.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  74 Ia 23.9188 mA
[12:45:10.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.3188 mA
[12:45:10.245] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 24.7188 mA
[12:45:10.346] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  85 Ia 24.7188 mA
[12:45:10.446] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 23.9188 mA
[12:45:10.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 25.5188 mA
[12:45:10.648] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  70 Ia 23.9188 mA
[12:45:10.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.7188 mA
[12:45:10.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  75 Ia 23.1188 mA
[12:45:10.951] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 24.7188 mA
[12:45:11.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 23.9188 mA
[12:45:11.153] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.7188 mA
[12:45:11.254] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  75 Ia 23.9188 mA
[12:45:11.355] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.7188 mA
[12:45:11.456] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  75 Ia 24.7188 mA
[12:45:11.557] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  72 Ia 23.9188 mA
[12:45:11.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[12:45:11.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[12:45:11.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[12:45:11.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[12:45:11.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[12:45:11.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  70
[12:45:11.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  79
[12:45:11.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  75
[12:45:11.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  90
[12:45:11.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  79
[12:45:11.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  74
[12:45:11.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  82
[12:45:11.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  70
[12:45:11.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[12:45:11.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  75
[12:45:11.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  72
[12:45:13.415] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 381 mA = 23.8125 mA/ROC
[12:45:13.415] <TB3>     INFO: i(loss) [mA/ROC]:     19.2  19.2  19.2  20.1  19.2  19.2  19.2  19.2  19.2  19.2  20.1  19.2  20.1  19.2  19.2  19.2
[12:45:13.447] <TB3>     INFO:    ----------------------------------------------------------------------
[12:45:13.447] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[12:45:13.447] <TB3>     INFO:    ----------------------------------------------------------------------
[12:45:13.583] <TB3>     INFO: Expecting 231680 events.
[12:45:21.845] <TB3>     INFO: 231680 events read in total (7545ms).
[12:45:21.997] <TB3>     INFO: Test took 8547ms.
[12:45:22.199] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 62
[12:45:22.203] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 62
[12:45:22.206] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 89 and Delta(CalDel) = 60
[12:45:22.210] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 92 and Delta(CalDel) = 59
[12:45:22.214] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 117 and Delta(CalDel) = 59
[12:45:22.217] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 114 and Delta(CalDel) = 62
[12:45:22.221] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 93 and Delta(CalDel) = 60
[12:45:22.224] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 61
[12:45:22.228] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 77 and Delta(CalDel) = 63
[12:45:22.231] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 57
[12:45:22.235] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 107 and Delta(CalDel) = 57
[12:45:22.238] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 64
[12:45:22.242] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 112 and Delta(CalDel) = 62
[12:45:22.246] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 81 and Delta(CalDel) = 63
[12:45:22.249] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 98 and Delta(CalDel) = 61
[12:45:22.254] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 77 and Delta(CalDel) = 66
[12:45:22.295] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:45:22.332] <TB3>     INFO:    ----------------------------------------------------------------------
[12:45:22.332] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:45:22.332] <TB3>     INFO:    ----------------------------------------------------------------------
[12:45:22.469] <TB3>     INFO: Expecting 231680 events.
[12:45:30.745] <TB3>     INFO: 231680 events read in total (7561ms).
[12:45:30.752] <TB3>     INFO: Test took 8415ms.
[12:45:30.775] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[12:45:31.085] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[12:45:31.089] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[12:45:31.093] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[12:45:31.097] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 29.5
[12:45:31.101] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[12:45:31.105] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 28.5
[12:45:31.108] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[12:45:31.112] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 32
[12:45:31.116] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29
[12:45:31.119] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 29
[12:45:31.123] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31.5
[12:45:31.127] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 31
[12:45:31.130] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[12:45:31.134] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 31
[12:45:31.137] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 164 +/- 32.5
[12:45:31.173] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:45:31.173] <TB3>     INFO: CalDel:      141   148   128   128   117   140   136   143   142   130   114   147   130   143   128   164
[12:45:31.173] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:45:31.177] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C0.dat
[12:45:31.177] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C1.dat
[12:45:31.177] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C2.dat
[12:45:31.177] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C3.dat
[12:45:31.177] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C4.dat
[12:45:31.178] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C5.dat
[12:45:31.178] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C6.dat
[12:45:31.178] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C7.dat
[12:45:31.178] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C8.dat
[12:45:31.178] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C9.dat
[12:45:31.178] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C10.dat
[12:45:31.178] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C11.dat
[12:45:31.179] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C12.dat
[12:45:31.179] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C13.dat
[12:45:31.179] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C14.dat
[12:45:31.179] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters_C15.dat
[12:45:31.179] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:45:31.179] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:45:31.179] <TB3>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[12:45:31.179] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:45:31.269] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:45:31.269] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:45:31.269] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:45:31.269] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:45:31.271] <TB3>     INFO: ######################################################################
[12:45:31.271] <TB3>     INFO: PixTestTiming::doTest()
[12:45:31.271] <TB3>     INFO: ######################################################################
[12:45:31.272] <TB3>     INFO:    ----------------------------------------------------------------------
[12:45:31.272] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[12:45:31.272] <TB3>     INFO:    ----------------------------------------------------------------------
[12:45:31.272] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:45:33.167] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:45:35.440] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:45:37.714] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:45:39.987] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:45:42.260] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:45:44.534] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:45:46.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:45:49.080] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:45:50.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:45:52.872] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:45:55.146] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:45:57.420] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:45:59.693] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:46:01.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:46:04.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:46:06.514] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:46:18.957] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:46:20.477] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:46:21.997] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:46:23.516] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:46:25.036] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:46:26.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:46:28.074] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:46:29.594] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:46:41.987] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:46:54.419] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:47:07.099] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:47:19.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:47:32.403] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:47:44.919] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:47:57.592] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:48:10.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:48:11.650] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:48:13.170] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:48:14.701] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:48:16.221] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:48:17.745] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:48:19.277] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:48:20.804] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:48:22.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:48:24.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:48:26.120] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:48:27.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:48:29.165] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:48:30.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:48:32.207] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:48:33.730] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:48:35.252] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:48:37.528] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:48:39.805] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:48:42.084] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:48:44.362] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:48:46.637] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:48:48.913] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:48:51.186] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:48:53.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:48:55.734] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:48:58.013] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:49:00.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:49:02.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:49:04.832] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:49:07.106] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:49:09.379] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:49:11.652] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:49:13.925] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:49:16.198] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:49:18.471] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:49:20.744] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:49:23.019] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:49:25.291] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:49:27.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:49:29.841] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:49:32.114] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:49:34.392] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:49:36.665] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:49:38.940] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:49:41.213] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:49:43.487] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:49:45.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:49:48.033] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:49:53.314] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:49:57.091] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:50:00.869] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:50:04.647] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:50:08.424] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:50:12.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:50:15.979] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:50:19.755] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:50:24.285] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:50:28.813] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:50:33.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:50:37.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:50:42.402] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:50:46.931] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:50:51.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:50:55.987] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:50:57.509] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:50:59.029] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:51:00.549] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:51:02.070] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:51:03.591] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:51:05.112] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:51:06.634] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:51:08.155] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:51:10.428] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:51:22.786] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:51:35.150] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:51:47.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:51:59.864] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:52:12.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:52:24.487] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:52:36.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:52:39.000] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:52:41.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:52:43.547] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:52:45.820] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:52:48.094] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:52:50.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:52:52.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:52:54.916] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:52:57.189] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:52:59.463] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:53:01.737] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:53:04.009] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:53:06.283] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:53:08.556] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:53:10.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:53:13.488] <TB3>     INFO: TBM Phase Settings: 240
[12:53:13.488] <TB3>     INFO: 400MHz Phase: 4
[12:53:13.488] <TB3>     INFO: 160MHz Phase: 7
[12:53:13.488] <TB3>     INFO: Functional Phase Area: 4
[12:53:13.491] <TB3>     INFO: Test took 462220 ms.
[12:53:13.491] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:53:13.491] <TB3>     INFO:    ----------------------------------------------------------------------
[12:53:13.491] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[12:53:13.491] <TB3>     INFO:    ----------------------------------------------------------------------
[12:53:13.491] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:53:17.828] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:53:22.546] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:53:27.080] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:53:31.608] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:53:36.137] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:53:40.665] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:53:45.382] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:53:50.664] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:53:54.068] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:53:57.657] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:54:01.914] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:54:05.692] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:54:08.906] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:54:12.681] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:54:16.271] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:54:19.672] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:54:21.192] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:54:22.711] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:54:24.984] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:54:27.257] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:54:29.532] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:54:31.805] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:54:34.084] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:54:35.603] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:54:37.124] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:54:38.642] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:54:40.915] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:54:43.190] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:54:45.464] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:54:47.739] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:54:50.012] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:54:51.531] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:54:53.051] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:54:54.571] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:54:56.847] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:54:59.120] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:55:01.394] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:55:03.666] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:55:05.939] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:55:07.459] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:55:08.980] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:55:10.501] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:55:12.772] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:55:15.046] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:55:17.322] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:55:19.595] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:55:21.868] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:55:23.387] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:55:24.907] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:55:26.428] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:55:28.702] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:55:30.980] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:55:33.250] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:55:35.523] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:55:37.800] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:55:39.321] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:55:44.601] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:55:49.881] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:55:55.162] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:56:00.442] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:56:05.722] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:56:11.000] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:56:16.280] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:56:21.942] <TB3>     INFO: ROC Delay Settings: 228
[12:56:21.943] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[12:56:21.943] <TB3>     INFO: ROC Port 0 Delay: 4
[12:56:21.943] <TB3>     INFO: ROC Port 1 Delay: 4
[12:56:21.943] <TB3>     INFO: Functional ROC Area: 5
[12:56:21.946] <TB3>     INFO: Test took 188455 ms.
[12:56:21.946] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[12:56:21.946] <TB3>     INFO:    ----------------------------------------------------------------------
[12:56:21.946] <TB3>     INFO:    PixTestTiming::TimingTest()
[12:56:21.946] <TB3>     INFO:    ----------------------------------------------------------------------
[12:56:23.086] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4308 4308 4308 4308 4308 4308 4308 4308 e062 c000 a101 8040 4308 4309 4308 4309 4308 4309 4308 4308 e062 c000 
[12:56:23.086] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a102 80b1 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 
[12:56:23.086] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a103 80c0 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 
[12:56:23.086] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:56:36.951] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:56:36.951] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:56:50.794] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:56:50.794] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:57:04.570] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:57:04.571] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:57:18.341] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:57:18.341] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:57:32.209] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:57:32.209] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:57:46.050] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:57:46.051] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:57:59.888] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:57:59.888] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:58:13.803] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:58:13.803] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:58:27.791] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:58:27.791] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:58:41.635] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:58:42.019] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:58:42.033] <TB3>     INFO: Decoding statistics:
[12:58:42.033] <TB3>     INFO:   General information:
[12:58:42.034] <TB3>     INFO: 	 16bit words read:         240000000
[12:58:42.034] <TB3>     INFO: 	 valid events total:       20000000
[12:58:42.034] <TB3>     INFO: 	 empty events:             20000000
[12:58:42.034] <TB3>     INFO: 	 valid events with pixels: 0
[12:58:42.034] <TB3>     INFO: 	 valid pixel hits:         0
[12:58:42.034] <TB3>     INFO:   Event errors: 	           0
[12:58:42.034] <TB3>     INFO: 	 start marker:             0
[12:58:42.034] <TB3>     INFO: 	 stop marker:              0
[12:58:42.034] <TB3>     INFO: 	 overflow:                 0
[12:58:42.034] <TB3>     INFO: 	 invalid 5bit words:       0
[12:58:42.034] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[12:58:42.034] <TB3>     INFO:   TBM errors: 		           0
[12:58:42.034] <TB3>     INFO: 	 flawed TBM headers:       0
[12:58:42.035] <TB3>     INFO: 	 flawed TBM trailers:      0
[12:58:42.035] <TB3>     INFO: 	 event ID mismatches:      0
[12:58:42.035] <TB3>     INFO:   ROC errors: 		           0
[12:58:42.035] <TB3>     INFO: 	 missing ROC header(s):    0
[12:58:42.035] <TB3>     INFO: 	 misplaced readback start: 0
[12:58:42.035] <TB3>     INFO:   Pixel decoding errors:	   0
[12:58:42.035] <TB3>     INFO: 	 pixel data incomplete:    0
[12:58:42.035] <TB3>     INFO: 	 pixel address:            0
[12:58:42.035] <TB3>     INFO: 	 pulse height fill bit:    0
[12:58:42.035] <TB3>     INFO: 	 buffer corruption:        0
[12:58:42.035] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:42.035] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:58:42.035] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:42.035] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:42.035] <TB3>     INFO:    Read back bit status: 1
[12:58:42.035] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:42.035] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:42.035] <TB3>     INFO:    Timings are good!
[12:58:42.035] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:42.036] <TB3>     INFO: Test took 140090 ms.
[12:58:42.036] <TB3>     INFO: PixTestTiming::TimingTest() done.
[12:58:42.036] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:58:42.036] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:58:42.036] <TB3>     INFO: PixTestTiming::doTest took 790767 ms.
[12:58:42.036] <TB3>     INFO: PixTestTiming::doTest() done
[12:58:42.036] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:58:42.036] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[12:58:42.036] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[12:58:42.036] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[12:58:42.037] <TB3>     INFO: Write out ROCDelayScan3_V0
[12:58:42.037] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[12:58:42.038] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:58:42.387] <TB3>     INFO: ######################################################################
[12:58:42.387] <TB3>     INFO: PixTestAlive::doTest()
[12:58:42.387] <TB3>     INFO: ######################################################################
[12:58:42.391] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:42.391] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:58:42.391] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:42.392] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:58:42.747] <TB3>     INFO: Expecting 41600 events.
[12:58:46.875] <TB3>     INFO: 41600 events read in total (3413ms).
[12:58:46.877] <TB3>     INFO: Test took 4485ms.
[12:58:46.886] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:58:46.886] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:58:46.886] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:58:47.261] <TB3>     INFO: PixTestAlive::aliveTest() done
[12:58:47.261] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:58:47.262] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:58:47.265] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:47.265] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:58:47.265] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:47.267] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:58:47.620] <TB3>     INFO: Expecting 41600 events.
[12:58:50.611] <TB3>     INFO: 41600 events read in total (2276ms).
[12:58:50.612] <TB3>     INFO: Test took 3345ms.
[12:58:50.614] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:58:50.614] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:58:50.614] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:58:50.614] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:58:51.015] <TB3>     INFO: PixTestAlive::maskTest() done
[12:58:51.015] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:58:51.018] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:51.018] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:58:51.018] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:51.020] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:58:51.365] <TB3>     INFO: Expecting 41600 events.
[12:58:55.692] <TB3>     INFO: 41600 events read in total (3612ms).
[12:58:55.709] <TB3>     INFO: Test took 4689ms.
[12:58:55.717] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:58:55.718] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:58:55.718] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:58:56.077] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[12:58:56.077] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:58:56.077] <TB3>     INFO: PixTestAlive::doTest() done, duration: 14 seconds
[12:58:56.077] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[12:58:56.086] <TB3>     INFO: ######################################################################
[12:58:56.086] <TB3>     INFO: PixTestTrim::doTest()
[12:58:56.086] <TB3>     INFO: ######################################################################
[12:58:56.089] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:56.089] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:58:56.089] <TB3>     INFO:    ----------------------------------------------------------------------
[12:58:56.231] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:58:56.232] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:58:56.256] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:58:56.257] <TB3>     INFO:     run 1 of 1
[12:58:56.257] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:58:56.645] <TB3>     INFO: Expecting 5025280 events.
[12:59:40.940] <TB3>     INFO: 1384080 events read in total (43580ms).
[13:00:24.362] <TB3>     INFO: 2753168 events read in total (87002ms).
[13:01:08.010] <TB3>     INFO: 4133064 events read in total (130650ms).
[13:01:36.087] <TB3>     INFO: 5025280 events read in total (158727ms).
[13:01:36.136] <TB3>     INFO: Test took 159879ms.
[13:01:36.200] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:01:36.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:01:37.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:01:39.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:01:40.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:01:41.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:01:43.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:01:44.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:01:45.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:01:47.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:01:48.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:01:49.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:01:51.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:01:52.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:01:54.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:01:55.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:01:56.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:01:58.103] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232824832
[13:01:58.106] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4804 minThrLimit = 91.4317 minThrNLimit = 115.371 -> result = 91.4804 -> 91
[13:01:58.106] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.5936 minThrLimit = 83.5901 minThrNLimit = 108.379 -> result = 83.5936 -> 83
[13:01:58.107] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7121 minThrLimit = 95.7041 minThrNLimit = 120.125 -> result = 95.7121 -> 95
[13:01:58.107] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3805 minThrLimit = 88.3742 minThrNLimit = 113.127 -> result = 88.3805 -> 88
[13:01:58.108] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2078 minThrLimit = 97.2056 minThrNLimit = 125.883 -> result = 97.2078 -> 97
[13:01:58.108] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8482 minThrLimit = 94.8472 minThrNLimit = 119.641 -> result = 94.8482 -> 94
[13:01:58.109] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3898 minThrLimit = 88.316 minThrNLimit = 110.469 -> result = 88.3898 -> 88
[13:01:58.109] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1263 minThrLimit = 91.1141 minThrNLimit = 119.385 -> result = 91.1263 -> 91
[13:01:58.109] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.718 minThrLimit = 82.713 minThrNLimit = 105.628 -> result = 82.718 -> 82
[13:01:58.110] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7819 minThrLimit = 97.7408 minThrNLimit = 123.592 -> result = 97.7819 -> 97
[13:01:58.110] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3261 minThrLimit = 99.3107 minThrNLimit = 128.726 -> result = 99.3261 -> 99
[13:01:58.111] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4198 minThrLimit = 89.3833 minThrNLimit = 110.778 -> result = 89.4198 -> 89
[13:01:58.111] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.215 minThrLimit = 104.128 minThrNLimit = 132.748 -> result = 104.215 -> 104
[13:01:58.112] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2981 minThrLimit = 88.2695 minThrNLimit = 110.91 -> result = 88.2981 -> 88
[13:01:58.112] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.537 minThrLimit = 101.505 minThrNLimit = 125.199 -> result = 101.537 -> 101
[13:01:58.112] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.6021 minThrLimit = 83.5879 minThrNLimit = 105.075 -> result = 83.6021 -> 83
[13:01:58.112] <TB3>     INFO: ROC 0 VthrComp = 91
[13:01:58.113] <TB3>     INFO: ROC 1 VthrComp = 83
[13:01:58.113] <TB3>     INFO: ROC 2 VthrComp = 95
[13:01:58.113] <TB3>     INFO: ROC 3 VthrComp = 88
[13:01:58.113] <TB3>     INFO: ROC 4 VthrComp = 97
[13:01:58.113] <TB3>     INFO: ROC 5 VthrComp = 94
[13:01:58.113] <TB3>     INFO: ROC 6 VthrComp = 88
[13:01:58.113] <TB3>     INFO: ROC 7 VthrComp = 91
[13:01:58.113] <TB3>     INFO: ROC 8 VthrComp = 82
[13:01:58.114] <TB3>     INFO: ROC 9 VthrComp = 97
[13:01:58.114] <TB3>     INFO: ROC 10 VthrComp = 99
[13:01:58.114] <TB3>     INFO: ROC 11 VthrComp = 89
[13:01:58.114] <TB3>     INFO: ROC 12 VthrComp = 104
[13:01:58.114] <TB3>     INFO: ROC 13 VthrComp = 88
[13:01:58.114] <TB3>     INFO: ROC 14 VthrComp = 101
[13:01:58.114] <TB3>     INFO: ROC 15 VthrComp = 83
[13:01:58.114] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:01:58.114] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:01:58.127] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:01:58.127] <TB3>     INFO:     run 1 of 1
[13:01:58.127] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:01:58.470] <TB3>     INFO: Expecting 5025280 events.
[13:02:33.970] <TB3>     INFO: 884328 events read in total (34785ms).
[13:03:08.180] <TB3>     INFO: 1766712 events read in total (68996ms).
[13:03:42.928] <TB3>     INFO: 2648440 events read in total (103743ms).
[13:04:17.500] <TB3>     INFO: 3521920 events read in total (138315ms).
[13:04:52.277] <TB3>     INFO: 4390968 events read in total (173092ms).
[13:05:17.724] <TB3>     INFO: 5025280 events read in total (198539ms).
[13:05:17.799] <TB3>     INFO: Test took 199673ms.
[13:05:17.978] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:18.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:05:19.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:05:21.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:05:23.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:05:24.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:05:26.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:05:27.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:05:29.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:05:30.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:05:32.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:05:34.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:05:35.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:05:37.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:05:38.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:05:40.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:05:41.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:05:43.418] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237850624
[13:05:43.422] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.6326 for pixel 0/61 mean/min/max = 45.5855/33.5164/57.6546
[13:05:43.424] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.5271 for pixel 17/0 mean/min/max = 44.0691/32.8467/55.2916
[13:05:43.424] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.7115 for pixel 1/2 mean/min/max = 44.3213/32.8038/55.8389
[13:05:43.425] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.625 for pixel 23/50 mean/min/max = 45.3931/34.1507/56.6355
[13:05:43.425] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.9011 for pixel 0/13 mean/min/max = 43.925/31.8824/55.9677
[13:05:43.426] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.3426 for pixel 18/73 mean/min/max = 45.3719/33.2476/57.4963
[13:05:43.426] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.8404 for pixel 17/73 mean/min/max = 44.7146/34.4078/55.0214
[13:05:43.426] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.4318 for pixel 17/35 mean/min/max = 43.9143/33.3102/54.5185
[13:05:43.427] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.6524 for pixel 0/62 mean/min/max = 44.331/32.8617/55.8003
[13:05:43.427] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.3086 for pixel 12/1 mean/min/max = 44.9575/32.5818/57.3333
[13:05:43.428] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.1902 for pixel 10/1 mean/min/max = 43.5269/31.4036/55.6501
[13:05:43.428] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.9659 for pixel 2/3 mean/min/max = 45.5098/33.8466/57.1731
[13:05:43.428] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.9453 for pixel 0/5 mean/min/max = 45.0377/34.0945/55.9809
[13:05:43.429] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.8093 for pixel 0/51 mean/min/max = 44.517/34.1896/54.8444
[13:05:43.429] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.5064 for pixel 20/75 mean/min/max = 44.2793/31.9055/56.6531
[13:05:43.430] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.7837 for pixel 16/8 mean/min/max = 44.7936/32.7763/56.8108
[13:05:43.430] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:05:43.562] <TB3>     INFO: Expecting 411648 events.
[13:05:51.121] <TB3>     INFO: 411648 events read in total (6844ms).
[13:05:51.126] <TB3>     INFO: Expecting 411648 events.
[13:05:58.798] <TB3>     INFO: 411648 events read in total (7000ms).
[13:05:58.807] <TB3>     INFO: Expecting 411648 events.
[13:06:06.353] <TB3>     INFO: 411648 events read in total (6884ms).
[13:06:06.364] <TB3>     INFO: Expecting 411648 events.
[13:06:13.962] <TB3>     INFO: 411648 events read in total (6933ms).
[13:06:13.976] <TB3>     INFO: Expecting 411648 events.
[13:06:21.467] <TB3>     INFO: 411648 events read in total (6837ms).
[13:06:21.484] <TB3>     INFO: Expecting 411648 events.
[13:06:28.000] <TB3>     INFO: 411648 events read in total (6861ms).
[13:06:29.020] <TB3>     INFO: Expecting 411648 events.
[13:06:36.541] <TB3>     INFO: 411648 events read in total (6870ms).
[13:06:36.564] <TB3>     INFO: Expecting 411648 events.
[13:06:44.092] <TB3>     INFO: 411648 events read in total (6880ms).
[13:06:44.117] <TB3>     INFO: Expecting 411648 events.
[13:06:51.727] <TB3>     INFO: 411648 events read in total (6967ms).
[13:06:51.758] <TB3>     INFO: Expecting 411648 events.
[13:06:59.323] <TB3>     INFO: 411648 events read in total (6918ms).
[13:06:59.353] <TB3>     INFO: Expecting 411648 events.
[13:07:06.927] <TB3>     INFO: 411648 events read in total (6934ms).
[13:07:06.961] <TB3>     INFO: Expecting 411648 events.
[13:07:14.496] <TB3>     INFO: 411648 events read in total (6899ms).
[13:07:14.532] <TB3>     INFO: Expecting 411648 events.
[13:07:22.067] <TB3>     INFO: 411648 events read in total (6895ms).
[13:07:22.104] <TB3>     INFO: Expecting 411648 events.
[13:07:29.625] <TB3>     INFO: 411648 events read in total (6884ms).
[13:07:29.667] <TB3>     INFO: Expecting 411648 events.
[13:07:37.212] <TB3>     INFO: 411648 events read in total (6912ms).
[13:07:37.257] <TB3>     INFO: Expecting 411648 events.
[13:07:44.785] <TB3>     INFO: 411648 events read in total (6903ms).
[13:07:44.831] <TB3>     INFO: Test took 121401ms.
[13:07:45.338] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0989 < 35 for itrim = 102; old thr = 34.3963 ... break
[13:07:45.380] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6741 < 35 for itrim+1 = 97; old thr = 34.7428 ... break
[13:07:45.414] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6423 < 35 for itrim = 100; old thr = 34.2225 ... break
[13:07:45.462] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.032 < 35 for itrim = 117; old thr = 34.6035 ... break
[13:07:45.496] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3003 < 35 for itrim+1 = 99; old thr = 34.9776 ... break
[13:07:45.535] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0787 < 35 for itrim = 111; old thr = 34.2754 ... break
[13:07:45.573] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3892 < 35 for itrim+1 = 99; old thr = 34.8008 ... break
[13:07:45.625] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.257 < 35 for itrim = 111; old thr = 34.6744 ... break
[13:07:45.656] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5983 < 35 for itrim = 93; old thr = 33.6335 ... break
[13:07:45.700] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3413 < 35 for itrim = 111; old thr = 33.7856 ... break
[13:07:45.743] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0208 < 35 for itrim = 102; old thr = 33.5851 ... break
[13:07:45.775] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0673 < 35 for itrim = 97; old thr = 34.6593 ... break
[13:07:45.810] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8821 < 35 for itrim+1 = 96; old thr = 34.4969 ... break
[13:07:45.848] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0275 < 35 for itrim = 103; old thr = 34.3415 ... break
[13:07:45.891] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9193 < 35 for itrim+1 = 108; old thr = 34.9623 ... break
[13:07:45.925] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0907 < 35 for itrim+1 = 98; old thr = 34.3652 ... break
[13:07:46.002] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:07:46.012] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:07:46.012] <TB3>     INFO:     run 1 of 1
[13:07:46.012] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:07:46.357] <TB3>     INFO: Expecting 5025280 events.
[13:08:21.727] <TB3>     INFO: 871224 events read in total (34655ms).
[13:08:56.088] <TB3>     INFO: 1740664 events read in total (69016ms).
[13:09:31.093] <TB3>     INFO: 2609616 events read in total (104022ms).
[13:10:06.838] <TB3>     INFO: 3468824 events read in total (139766ms).
[13:10:41.363] <TB3>     INFO: 4323672 events read in total (174291ms).
[13:11:10.491] <TB3>     INFO: 5025280 events read in total (203419ms).
[13:11:10.585] <TB3>     INFO: Test took 204574ms.
[13:11:10.810] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:11:11.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:11:12.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:11:14.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:11:16.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:11:18.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:11:21.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:11:23.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:11:25.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:11:27.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:11:28.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:11:30.198] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:11:31.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:11:33.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:11:34.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:11:36.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:11:38.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:11:39.680] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281100288
[13:11:39.682] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.650127 .. 48.280121
[13:11:39.757] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 58 (-1/-1) hits flags = 528 (plus default)
[13:11:39.767] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:11:39.767] <TB3>     INFO:     run 1 of 1
[13:11:39.767] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:11:40.109] <TB3>     INFO: Expecting 1896960 events.
[13:12:21.217] <TB3>     INFO: 1168064 events read in total (40393ms).
[13:12:46.610] <TB3>     INFO: 1896960 events read in total (65786ms).
[13:12:46.635] <TB3>     INFO: Test took 66869ms.
[13:12:46.679] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:12:46.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:12:47.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:12:48.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:12:49.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:12:50.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:12:51.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:12:52.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:12:53.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:12:54.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:12:55.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:12:56.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:12:57.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:12:58.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:12:59.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:13:00.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:13:01.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:13:02.705] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314626048
[13:13:02.789] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.070955 .. 43.089157
[13:13:02.866] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:13:02.878] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:13:02.879] <TB3>     INFO:     run 1 of 1
[13:13:02.879] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:13:03.231] <TB3>     INFO: Expecting 1530880 events.
[13:13:46.897] <TB3>     INFO: 1167184 events read in total (42952ms).
[13:13:59.839] <TB3>     INFO: 1530880 events read in total (55894ms).
[13:13:59.859] <TB3>     INFO: Test took 56981ms.
[13:13:59.895] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:59.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:14:00.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:14:01.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:14:02.815] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:14:03.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:14:04.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:14:05.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:14:06.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:14:07.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:14:08.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:14:09.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:14:10.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:14:11.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:14:12.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:14:13.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:14:14.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:14:15.145] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314626048
[13:14:15.229] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.529313 .. 40.108791
[13:14:15.314] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:14:15.324] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:14:15.324] <TB3>     INFO:     run 1 of 1
[13:14:15.324] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:14:15.674] <TB3>     INFO: Expecting 1297920 events.
[13:14:57.670] <TB3>     INFO: 1171936 events read in total (41281ms).
[13:15:02.354] <TB3>     INFO: 1297920 events read in total (45965ms).
[13:15:02.364] <TB3>     INFO: Test took 47040ms.
[13:15:02.391] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:02.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:15:03.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:15:04.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:15:05.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:15:06.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:15:07.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:15:07.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:15:08.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:15:09.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:15:10.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:15:11.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:15:12.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:15:13.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:15:14.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:15:15.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:15:16.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:15:17.206] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314626048
[13:15:17.291] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.801050 .. 39.773098
[13:15:17.366] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 49 (-1/-1) hits flags = 528 (plus default)
[13:15:17.376] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:15:17.376] <TB3>     INFO:     run 1 of 1
[13:15:17.377] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:15:17.719] <TB3>     INFO: Expecting 1198080 events.
[13:15:59.253] <TB3>     INFO: 1172480 events read in total (40819ms).
[13:16:00.539] <TB3>     INFO: 1198080 events read in total (42105ms).
[13:16:00.548] <TB3>     INFO: Test took 43171ms.
[13:16:00.574] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:00.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:16:01.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:16:02.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:16:03.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:16:04.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:16:05.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:16:06.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:16:07.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:16:08.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:16:09.305] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:16:10.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:16:11.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:16:12.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:16:13.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:16:14.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:16:15.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:16:16.099] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 316563456
[13:16:16.183] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:16:16.183] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:16:16.193] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:16:16.193] <TB3>     INFO:     run 1 of 1
[13:16:16.194] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:16:16.542] <TB3>     INFO: Expecting 1364480 events.
[13:16:56.346] <TB3>     INFO: 1074128 events read in total (39088ms).
[13:17:07.306] <TB3>     INFO: 1364480 events read in total (50049ms).
[13:17:07.327] <TB3>     INFO: Test took 51134ms.
[13:17:07.364] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:07.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:17:08.402] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:17:09.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:17:10.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:17:11.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:17:12.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:17:13.237] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:17:14.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:17:15.168] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:17:16.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:17:17.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:17:18.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:17:19.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:17:19.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:17:20.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:17:21.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:17:22.887] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280555520
[13:17:22.922] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C0.dat
[13:17:22.922] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C1.dat
[13:17:22.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C2.dat
[13:17:22.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C3.dat
[13:17:22.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C4.dat
[13:17:22.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C5.dat
[13:17:22.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C6.dat
[13:17:22.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C7.dat
[13:17:22.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C8.dat
[13:17:22.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C9.dat
[13:17:22.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C10.dat
[13:17:22.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C11.dat
[13:17:22.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C12.dat
[13:17:22.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C13.dat
[13:17:22.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C14.dat
[13:17:22.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C15.dat
[13:17:22.924] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C0.dat
[13:17:22.931] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C1.dat
[13:17:22.938] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C2.dat
[13:17:22.945] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C3.dat
[13:17:22.952] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C4.dat
[13:17:22.959] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C5.dat
[13:17:22.966] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C6.dat
[13:17:22.973] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C7.dat
[13:17:22.980] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C8.dat
[13:17:22.986] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C9.dat
[13:17:22.993] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C10.dat
[13:17:22.000] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C11.dat
[13:17:23.007] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C12.dat
[13:17:23.014] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C13.dat
[13:17:23.021] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C14.dat
[13:17:23.028] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//trimParameters35_C15.dat
[13:17:23.035] <TB3>     INFO: PixTestTrim::trimTest() done
[13:17:23.035] <TB3>     INFO: vtrim:     102  97 100 117  99 111  99 111  93 111 102  97  96 103 108  98 
[13:17:23.035] <TB3>     INFO: vthrcomp:   91  83  95  88  97  94  88  91  82  97  99  89 104  88 101  83 
[13:17:23.035] <TB3>     INFO: vcal mean:  34.92  34.88  34.94  34.91  34.88  34.95  34.91  34.98  34.97  34.93  34.92  34.92  34.96  34.96  34.97  34.92 
[13:17:23.035] <TB3>     INFO: vcal RMS:    0.79   0.78   0.79   0.78   0.78   0.83   0.77   0.76   0.75   0.82   0.82   0.77   0.76   0.74   0.87   0.82 
[13:17:23.035] <TB3>     INFO: bits mean:   9.02   9.88   9.95   9.55   9.63   9.57   9.43   9.93   9.63   9.68   9.86   9.34   9.16   9.30   9.85   9.66 
[13:17:23.035] <TB3>     INFO: bits RMS:    2.75   2.54   2.52   2.44   2.83   2.56   2.48   2.41   2.60   2.65   2.76   2.58   2.61   2.57   2.65   2.62 
[13:17:23.046] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:23.046] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:17:23.046] <TB3>     INFO:    ----------------------------------------------------------------------
[13:17:23.049] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:17:23.049] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:17:23.060] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:17:23.060] <TB3>     INFO:     run 1 of 1
[13:17:23.060] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:17:23.403] <TB3>     INFO: Expecting 4160000 events.
[13:18:11.951] <TB3>     INFO: 1114695 events read in total (47833ms).
[13:18:58.177] <TB3>     INFO: 2219535 events read in total (94059ms).
[13:19:43.189] <TB3>     INFO: 3312110 events read in total (139071ms).
[13:20:17.774] <TB3>     INFO: 4160000 events read in total (173656ms).
[13:20:17.838] <TB3>     INFO: Test took 174778ms.
[13:20:17.978] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:18.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:20:20.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:20:21.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:20:23.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:20:25.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:20:27.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:20:29.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:20:31.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:20:33.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:20:34.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:20:36.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:20:38.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:20:40.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:20:42.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:20:44.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:20:46.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:20:48.393] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261742592
[13:20:48.394] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:20:48.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:20:48.473] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[13:20:48.484] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:20:48.485] <TB3>     INFO:     run 1 of 1
[13:20:48.485] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:20:48.836] <TB3>     INFO: Expecting 3411200 events.
[13:21:36.185] <TB3>     INFO: 1183755 events read in total (46633ms).
[13:22:22.329] <TB3>     INFO: 2347475 events read in total (92777ms).
[13:23:04.801] <TB3>     INFO: 3411200 events read in total (135250ms).
[13:23:04.854] <TB3>     INFO: Test took 136370ms.
[13:23:04.955] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:05.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:23:06.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:23:08.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:23:10.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:23:11.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:23:13.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:23:15.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:23:17.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:23:18.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:23:20.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:23:22.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:23:23.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:23:25.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:23:27.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:23:28.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:23:30.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:23:32.232] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276062208
[13:23:32.233] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:23:32.306] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:23:32.306] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[13:23:32.317] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:23:32.317] <TB3>     INFO:     run 1 of 1
[13:23:32.318] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:23:32.672] <TB3>     INFO: Expecting 3203200 events.
[13:24:24.437] <TB3>     INFO: 1227530 events read in total (51050ms).
[13:25:12.494] <TB3>     INFO: 2430785 events read in total (99107ms).
[13:25:43.211] <TB3>     INFO: 3203200 events read in total (129825ms).
[13:25:43.251] <TB3>     INFO: Test took 130934ms.
[13:25:43.334] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:43.500] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:25:45.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:25:46.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:25:48.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:25:50.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:25:51.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:25:53.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:25:54.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:25:56.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:25:58.237] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:25:59.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:01.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:03.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:04.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:06.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:08.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:09.867] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261742592
[13:26:09.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:26:09.944] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:26:09.944] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[13:26:09.954] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:26:09.954] <TB3>     INFO:     run 1 of 1
[13:26:09.954] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:10.296] <TB3>     INFO: Expecting 3203200 events.
[13:26:58.321] <TB3>     INFO: 1227365 events read in total (47310ms).
[13:27:45.720] <TB3>     INFO: 2430435 events read in total (94709ms).
[13:28:16.313] <TB3>     INFO: 3203200 events read in total (125303ms).
[13:28:16.364] <TB3>     INFO: Test took 126411ms.
[13:28:16.459] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:16.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:18.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:20.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:21.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:23.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:25.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:26.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:28.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:30.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:32.148] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:28:33.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:28:35.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:28:37.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:28:39.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:28:41.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:28:43.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:28:44.759] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261742592
[13:28:44.761] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:28:44.857] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:28:44.857] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[13:28:44.868] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:28:44.868] <TB3>     INFO:     run 1 of 1
[13:28:44.868] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:28:45.231] <TB3>     INFO: Expecting 3203200 events.
[13:29:33.444] <TB3>     INFO: 1227250 events read in total (47498ms).
[13:30:20.864] <TB3>     INFO: 2430100 events read in total (94918ms).
[13:30:51.538] <TB3>     INFO: 3203200 events read in total (125593ms).
[13:30:51.575] <TB3>     INFO: Test took 126708ms.
[13:30:51.664] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:51.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:30:53.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:30:55.063] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:30:56.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:30:58.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:30:59.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:31:01.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:31:03.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:31:05.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:31:06.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:31:08.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:31:10.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:31:11.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:13.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:15.168] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:16.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:31:18.553] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281804800
[13:31:18.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.49298, thr difference RMS: 1.53638
[13:31:18.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.5782, thr difference RMS: 1.25736
[13:31:18.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.14328, thr difference RMS: 1.63414
[13:31:18.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.43301, thr difference RMS: 1.3089
[13:31:18.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.32979, thr difference RMS: 1.63682
[13:31:18.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.32103, thr difference RMS: 1.6559
[13:31:18.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.02022, thr difference RMS: 1.26182
[13:31:18.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.21018, thr difference RMS: 1.24971
[13:31:18.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.71411, thr difference RMS: 1.14296
[13:31:18.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.42402, thr difference RMS: 1.85947
[13:31:18.557] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.82681, thr difference RMS: 1.53181
[13:31:18.557] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.91906, thr difference RMS: 1.59859
[13:31:18.557] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.78679, thr difference RMS: 1.65736
[13:31:18.557] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.16066, thr difference RMS: 1.28344
[13:31:18.558] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.80463, thr difference RMS: 1.68823
[13:31:18.558] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.30127, thr difference RMS: 1.22684
[13:31:18.558] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.45765, thr difference RMS: 1.54804
[13:31:18.558] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.6043, thr difference RMS: 1.25194
[13:31:18.558] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.01743, thr difference RMS: 1.64582
[13:31:18.559] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.33612, thr difference RMS: 1.32808
[13:31:18.559] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.16746, thr difference RMS: 1.64146
[13:31:18.559] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.28691, thr difference RMS: 1.64688
[13:31:18.559] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.98699, thr difference RMS: 1.25322
[13:31:18.559] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.02516, thr difference RMS: 1.26035
[13:31:18.560] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.64901, thr difference RMS: 1.17175
[13:31:18.560] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.34303, thr difference RMS: 1.85791
[13:31:18.560] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.83151, thr difference RMS: 1.55507
[13:31:18.560] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.87854, thr difference RMS: 1.60025
[13:31:18.561] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.83299, thr difference RMS: 1.63786
[13:31:18.561] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.02057, thr difference RMS: 1.28778
[13:31:18.561] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.76536, thr difference RMS: 1.69116
[13:31:18.561] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.31553, thr difference RMS: 1.27328
[13:31:18.561] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.51787, thr difference RMS: 1.51549
[13:31:18.562] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.68018, thr difference RMS: 1.21645
[13:31:18.562] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.08366, thr difference RMS: 1.62738
[13:31:18.562] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.30095, thr difference RMS: 1.31011
[13:31:18.562] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.19563, thr difference RMS: 1.63896
[13:31:18.562] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.32787, thr difference RMS: 1.64898
[13:31:18.563] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.11926, thr difference RMS: 1.25031
[13:31:18.563] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.03069, thr difference RMS: 1.24194
[13:31:18.563] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.65851, thr difference RMS: 1.14341
[13:31:18.563] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.34393, thr difference RMS: 1.85694
[13:31:18.564] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.84171, thr difference RMS: 1.55463
[13:31:18.564] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.93246, thr difference RMS: 1.60231
[13:31:18.564] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.96442, thr difference RMS: 1.65609
[13:31:18.564] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.96544, thr difference RMS: 1.28523
[13:31:18.564] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.83779, thr difference RMS: 1.68671
[13:31:18.565] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.39004, thr difference RMS: 1.21129
[13:31:18.565] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.56954, thr difference RMS: 1.53549
[13:31:18.565] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.82756, thr difference RMS: 1.24598
[13:31:18.565] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.17343, thr difference RMS: 1.63891
[13:31:18.565] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.22361, thr difference RMS: 1.29123
[13:31:18.566] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.1653, thr difference RMS: 1.64006
[13:31:18.566] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.37359, thr difference RMS: 1.66217
[13:31:18.566] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.09377, thr difference RMS: 1.25716
[13:31:18.566] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.05131, thr difference RMS: 1.24008
[13:31:18.566] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.70757, thr difference RMS: 1.14363
[13:31:18.567] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.31273, thr difference RMS: 1.85073
[13:31:18.567] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.92303, thr difference RMS: 1.55463
[13:31:18.567] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.04167, thr difference RMS: 1.62164
[13:31:18.567] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.13168, thr difference RMS: 1.63868
[13:31:18.567] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.96643, thr difference RMS: 1.28146
[13:31:18.568] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.87481, thr difference RMS: 1.66303
[13:31:18.568] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.53793, thr difference RMS: 1.22456
[13:31:18.675] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[13:31:18.678] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1942 seconds
[13:31:18.678] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:31:19.385] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:31:19.385] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:31:19.388] <TB3>     INFO: ######################################################################
[13:31:19.389] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[13:31:19.389] <TB3>     INFO: ######################################################################
[13:31:19.389] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:19.389] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:31:19.389] <TB3>     INFO:    ----------------------------------------------------------------------
[13:31:19.389] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:31:19.399] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:31:19.400] <TB3>     INFO:     run 1 of 1
[13:31:19.400] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:31:19.744] <TB3>     INFO: Expecting 59072000 events.
[13:31:48.791] <TB3>     INFO: 1071400 events read in total (28332ms).
[13:32:16.726] <TB3>     INFO: 2140200 events read in total (56267ms).
[13:32:45.296] <TB3>     INFO: 3208200 events read in total (84837ms).
[13:33:13.668] <TB3>     INFO: 4278200 events read in total (113209ms).
[13:33:42.490] <TB3>     INFO: 5348000 events read in total (142032ms).
[13:34:10.974] <TB3>     INFO: 6415800 events read in total (170515ms).
[13:34:39.499] <TB3>     INFO: 7484600 events read in total (199040ms).
[13:35:07.834] <TB3>     INFO: 8555800 events read in total (227375ms).
[13:35:36.178] <TB3>     INFO: 9623800 events read in total (255719ms).
[13:36:04.565] <TB3>     INFO: 10691800 events read in total (284106ms).
[13:36:32.937] <TB3>     INFO: 11762200 events read in total (312478ms).
[13:37:01.288] <TB3>     INFO: 12832000 events read in total (340829ms).
[13:37:29.503] <TB3>     INFO: 13900000 events read in total (369044ms).
[13:37:57.887] <TB3>     INFO: 14968200 events read in total (397428ms).
[13:38:26.252] <TB3>     INFO: 16039400 events read in total (425793ms).
[13:38:54.614] <TB3>     INFO: 17107400 events read in total (454155ms).
[13:39:22.992] <TB3>     INFO: 18175800 events read in total (482533ms).
[13:39:51.478] <TB3>     INFO: 19248200 events read in total (511019ms).
[13:40:19.732] <TB3>     INFO: 20316400 events read in total (539273ms).
[13:40:48.099] <TB3>     INFO: 21383800 events read in total (567640ms).
[13:41:16.455] <TB3>     INFO: 22454000 events read in total (595996ms).
[13:41:44.855] <TB3>     INFO: 23524200 events read in total (624396ms).
[13:42:13.069] <TB3>     INFO: 24592400 events read in total (652610ms).
[13:42:41.241] <TB3>     INFO: 25661000 events read in total (680782ms).
[13:43:09.472] <TB3>     INFO: 26732000 events read in total (709013ms).
[13:43:37.631] <TB3>     INFO: 27800000 events read in total (737172ms).
[13:44:05.874] <TB3>     INFO: 28868000 events read in total (765415ms).
[13:44:34.113] <TB3>     INFO: 29939400 events read in total (793654ms).
[13:45:02.334] <TB3>     INFO: 31008000 events read in total (821875ms).
[13:45:30.576] <TB3>     INFO: 32075600 events read in total (850117ms).
[13:45:58.839] <TB3>     INFO: 33145000 events read in total (878380ms).
[13:46:27.193] <TB3>     INFO: 34216000 events read in total (906734ms).
[13:46:55.505] <TB3>     INFO: 35284000 events read in total (935046ms).
[13:47:23.736] <TB3>     INFO: 36351400 events read in total (963277ms).
[13:47:52.027] <TB3>     INFO: 37421400 events read in total (991568ms).
[13:48:20.417] <TB3>     INFO: 38490800 events read in total (1019958ms).
[13:48:48.753] <TB3>     INFO: 39558600 events read in total (1048294ms).
[13:49:16.914] <TB3>     INFO: 40626600 events read in total (1076455ms).
[13:49:45.163] <TB3>     INFO: 41697600 events read in total (1104704ms).
[13:50:13.360] <TB3>     INFO: 42765400 events read in total (1132901ms).
[13:50:42.273] <TB3>     INFO: 43833400 events read in total (1161814ms).
[13:51:11.133] <TB3>     INFO: 44902200 events read in total (1190674ms).
[13:51:39.961] <TB3>     INFO: 45972600 events read in total (1219502ms).
[13:52:08.870] <TB3>     INFO: 47040000 events read in total (1248411ms).
[13:52:37.601] <TB3>     INFO: 48107400 events read in total (1277142ms).
[13:53:06.463] <TB3>     INFO: 49175400 events read in total (1306004ms).
[13:53:35.298] <TB3>     INFO: 50245600 events read in total (1334839ms).
[13:54:04.175] <TB3>     INFO: 51313000 events read in total (1363716ms).
[13:54:32.911] <TB3>     INFO: 52380400 events read in total (1392452ms).
[13:55:01.765] <TB3>     INFO: 53447800 events read in total (1421306ms).
[13:55:30.209] <TB3>     INFO: 54516800 events read in total (1449750ms).
[13:55:58.348] <TB3>     INFO: 55586600 events read in total (1477889ms).
[13:56:26.957] <TB3>     INFO: 56653600 events read in total (1506498ms).
[13:56:55.594] <TB3>     INFO: 57720400 events read in total (1535135ms).
[13:57:24.036] <TB3>     INFO: 58788200 events read in total (1563577ms).
[13:57:31.891] <TB3>     INFO: 59072000 events read in total (1571432ms).
[13:57:31.910] <TB3>     INFO: Test took 1572510ms.
[13:57:31.966] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:32.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:32.084] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:33.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:33.296] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:34.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:34.495] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:35.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:35.667] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:36.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:36.832] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:38.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:38.005] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:39.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:39.169] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:40.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:40.354] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:41.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:41.522] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:42.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:42.696] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:43.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:43.874] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:45.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:45.033] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:46.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:46.202] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:47.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:47.376] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:48.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:48.535] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:49.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:49.716] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:57:50.910] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497942528
[13:57:50.943] <TB3>     INFO: PixTestScurves::scurves() done 
[13:57:50.943] <TB3>     INFO: Vcal mean:  34.99  34.99  35.00  35.03  34.93  35.03  35.02  35.05  35.06  35.07  34.99  35.03  35.02  35.02  35.09  35.01 
[13:57:50.943] <TB3>     INFO: Vcal RMS:    0.67   0.65   0.68   0.64   0.66   0.70   0.64   0.63   0.63   0.71   0.70   0.66   0.62   0.60   0.74   0.70 
[13:57:50.943] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:57:51.017] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:57:51.017] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:57:51.018] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:57:51.018] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:57:51.018] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:57:51.018] <TB3>     INFO: ######################################################################
[13:57:51.018] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:57:51.018] <TB3>     INFO: ######################################################################
[13:57:51.022] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:57:51.366] <TB3>     INFO: Expecting 41600 events.
[13:57:55.484] <TB3>     INFO: 41600 events read in total (3383ms).
[13:57:55.485] <TB3>     INFO: Test took 4463ms.
[13:57:55.493] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:55.493] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:57:55.493] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:57:55.501] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[13:57:55.501] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:57:55.501] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:57:55.501] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:57:55.839] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:57:56.189] <TB3>     INFO: Expecting 41600 events.
[13:58:00.356] <TB3>     INFO: 41600 events read in total (3452ms).
[13:58:00.357] <TB3>     INFO: Test took 4518ms.
[13:58:00.365] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:00.365] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[13:58:00.365] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:58:00.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.908
[13:58:00.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[13:58:00.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.776
[13:58:00.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 163
[13:58:00.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.791
[13:58:00.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 166
[13:58:00.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.863
[13:58:00.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 172
[13:58:00.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.339
[13:58:00.370] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 163
[13:58:00.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.295
[13:58:00.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 167
[13:58:00.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.203
[13:58:00.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[13:58:00.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.958
[13:58:00.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 165
[13:58:00.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.414
[13:58:00.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 176
[13:58:00.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.279
[13:58:00.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[13:58:00.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.697
[13:58:00.371] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[13:58:00.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.764
[13:58:00.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[13:58:00.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.083
[13:58:00.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 175
[13:58:00.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.27
[13:58:00.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 178
[13:58:00.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.328
[13:58:00.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 181
[13:58:00.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.766
[13:58:00.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[13:58:00.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:58:00.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:58:00.372] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:58:00.461] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:58:00.808] <TB3>     INFO: Expecting 41600 events.
[13:58:04.940] <TB3>     INFO: 41600 events read in total (3417ms).
[13:58:04.941] <TB3>     INFO: Test took 4480ms.
[13:58:04.949] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:04.949] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[13:58:04.949] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:58:04.953] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:58:04.954] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 44minph_roc = 4
[13:58:04.954] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.4979
[13:58:04.954] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 72
[13:58:04.954] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.1395
[13:58:04.954] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,60] phvalue 53
[13:58:04.954] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4142
[13:58:04.954] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 67
[13:58:04.954] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.2984
[13:58:04.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [17 ,62] phvalue 65
[13:58:04.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 47.4403
[13:58:04.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,21] phvalue 48
[13:58:04.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1243
[13:58:04.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,60] phvalue 66
[13:58:04.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.1721
[13:58:04.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 88
[13:58:04.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.8123
[13:58:04.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 58
[13:58:04.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.0484
[13:58:04.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 80
[13:58:04.956] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7587
[13:58:04.956] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 81
[13:58:04.956] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0601
[13:58:04.956] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 70
[13:58:04.956] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.9823
[13:58:04.956] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 87
[13:58:04.956] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.5429
[13:58:04.956] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 61
[13:58:04.956] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0766
[13:58:04.956] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,72] phvalue 73
[13:58:04.956] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.182
[13:58:04.957] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 69
[13:58:04.957] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8642
[13:58:04.957] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 73
[13:58:04.959] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 0 0
[13:58:05.364] <TB3>     INFO: Expecting 2560 events.
[13:58:06.325] <TB3>     INFO: 2560 events read in total (246ms).
[13:58:06.325] <TB3>     INFO: Test took 1366ms.
[13:58:06.326] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:06.326] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 60, 1 1
[13:58:06.833] <TB3>     INFO: Expecting 2560 events.
[13:58:07.791] <TB3>     INFO: 2560 events read in total (243ms).
[13:58:07.792] <TB3>     INFO: Test took 1465ms.
[13:58:07.792] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:07.792] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 2 2
[13:58:08.299] <TB3>     INFO: Expecting 2560 events.
[13:58:09.258] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:09.258] <TB3>     INFO: Test took 1466ms.
[13:58:09.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:09.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 17, 62, 3 3
[13:58:09.765] <TB3>     INFO: Expecting 2560 events.
[13:58:10.723] <TB3>     INFO: 2560 events read in total (243ms).
[13:58:10.724] <TB3>     INFO: Test took 1466ms.
[13:58:10.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:10.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 21, 4 4
[13:58:11.232] <TB3>     INFO: Expecting 2560 events.
[13:58:12.189] <TB3>     INFO: 2560 events read in total (242ms).
[13:58:12.190] <TB3>     INFO: Test took 1464ms.
[13:58:12.190] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:12.190] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 60, 5 5
[13:58:12.697] <TB3>     INFO: Expecting 2560 events.
[13:58:13.654] <TB3>     INFO: 2560 events read in total (242ms).
[13:58:13.655] <TB3>     INFO: Test took 1465ms.
[13:58:13.655] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:13.655] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 6 6
[13:58:14.162] <TB3>     INFO: Expecting 2560 events.
[13:58:15.119] <TB3>     INFO: 2560 events read in total (242ms).
[13:58:15.119] <TB3>     INFO: Test took 1464ms.
[13:58:15.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:15.120] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[13:58:15.627] <TB3>     INFO: Expecting 2560 events.
[13:58:16.585] <TB3>     INFO: 2560 events read in total (243ms).
[13:58:16.585] <TB3>     INFO: Test took 1465ms.
[13:58:16.585] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:16.585] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 8 8
[13:58:17.093] <TB3>     INFO: Expecting 2560 events.
[13:58:18.050] <TB3>     INFO: 2560 events read in total (243ms).
[13:58:18.051] <TB3>     INFO: Test took 1466ms.
[13:58:18.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:18.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 9 9
[13:58:18.559] <TB3>     INFO: Expecting 2560 events.
[13:58:19.517] <TB3>     INFO: 2560 events read in total (243ms).
[13:58:19.518] <TB3>     INFO: Test took 1467ms.
[13:58:19.518] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:19.518] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 10 10
[13:58:20.025] <TB3>     INFO: Expecting 2560 events.
[13:58:20.984] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:20.984] <TB3>     INFO: Test took 1466ms.
[13:58:20.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:20.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 11 11
[13:58:21.492] <TB3>     INFO: Expecting 2560 events.
[13:58:22.451] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:22.451] <TB3>     INFO: Test took 1466ms.
[13:58:22.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:22.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 12 12
[13:58:22.959] <TB3>     INFO: Expecting 2560 events.
[13:58:23.917] <TB3>     INFO: 2560 events read in total (243ms).
[13:58:23.917] <TB3>     INFO: Test took 1465ms.
[13:58:23.918] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:23.918] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 72, 13 13
[13:58:24.425] <TB3>     INFO: Expecting 2560 events.
[13:58:25.384] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:25.384] <TB3>     INFO: Test took 1466ms.
[13:58:25.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:25.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 14 14
[13:58:25.892] <TB3>     INFO: Expecting 2560 events.
[13:58:26.851] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:26.852] <TB3>     INFO: Test took 1468ms.
[13:58:26.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:26.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 15 15
[13:58:27.360] <TB3>     INFO: Expecting 2560 events.
[13:58:28.318] <TB3>     INFO: 2560 events read in total (243ms).
[13:58:28.318] <TB3>     INFO: Test took 1466ms.
[13:58:28.318] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC4
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[13:58:28.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[13:58:28.322] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:28.828] <TB3>     INFO: Expecting 655360 events.
[13:58:40.692] <TB3>     INFO: 655360 events read in total (11149ms).
[13:58:40.703] <TB3>     INFO: Expecting 655360 events.
[13:58:52.390] <TB3>     INFO: 655360 events read in total (11120ms).
[13:58:52.405] <TB3>     INFO: Expecting 655360 events.
[13:59:04.119] <TB3>     INFO: 655360 events read in total (11151ms).
[13:59:04.142] <TB3>     INFO: Expecting 655360 events.
[13:59:15.796] <TB3>     INFO: 655360 events read in total (11096ms).
[13:59:15.819] <TB3>     INFO: Expecting 655360 events.
[13:59:27.503] <TB3>     INFO: 655360 events read in total (11127ms).
[13:59:27.531] <TB3>     INFO: Expecting 655360 events.
[13:59:39.197] <TB3>     INFO: 655360 events read in total (11114ms).
[13:59:39.230] <TB3>     INFO: Expecting 655360 events.
[13:59:50.877] <TB3>     INFO: 655360 events read in total (11102ms).
[13:59:50.913] <TB3>     INFO: Expecting 655360 events.
[14:00:02.516] <TB3>     INFO: 655360 events read in total (11060ms).
[14:00:02.562] <TB3>     INFO: Expecting 655360 events.
[14:00:14.340] <TB3>     INFO: 655360 events read in total (11245ms).
[14:00:14.384] <TB3>     INFO: Expecting 655360 events.
[14:00:26.086] <TB3>     INFO: 655360 events read in total (11171ms).
[14:00:26.134] <TB3>     INFO: Expecting 655360 events.
[14:00:37.919] <TB3>     INFO: 655360 events read in total (11254ms).
[14:00:37.972] <TB3>     INFO: Expecting 655360 events.
[14:00:49.723] <TB3>     INFO: 655360 events read in total (11225ms).
[14:00:49.781] <TB3>     INFO: Expecting 655360 events.
[14:01:01.450] <TB3>     INFO: 655360 events read in total (11143ms).
[14:01:01.511] <TB3>     INFO: Expecting 655360 events.
[14:01:13.264] <TB3>     INFO: 655360 events read in total (11226ms).
[14:01:13.338] <TB3>     INFO: Expecting 655360 events.
[14:01:25.050] <TB3>     INFO: 655360 events read in total (11185ms).
[14:01:25.136] <TB3>     INFO: Expecting 655360 events.
[14:01:36.886] <TB3>     INFO: 655360 events read in total (11223ms).
[14:01:36.960] <TB3>     INFO: Test took 188638ms.
[14:01:37.059] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:01:37.361] <TB3>     INFO: Expecting 655360 events.
[14:01:49.233] <TB3>     INFO: 655360 events read in total (11158ms).
[14:01:49.244] <TB3>     INFO: Expecting 655360 events.
[14:02:00.876] <TB3>     INFO: 655360 events read in total (11074ms).
[14:02:00.890] <TB3>     INFO: Expecting 655360 events.
[14:02:12.540] <TB3>     INFO: 655360 events read in total (11082ms).
[14:02:12.561] <TB3>     INFO: Expecting 655360 events.
[14:02:24.200] <TB3>     INFO: 655360 events read in total (11100ms).
[14:02:24.223] <TB3>     INFO: Expecting 655360 events.
[14:02:35.878] <TB3>     INFO: 655360 events read in total (11101ms).
[14:02:35.907] <TB3>     INFO: Expecting 655360 events.
[14:02:47.577] <TB3>     INFO: 655360 events read in total (11125ms).
[14:02:47.612] <TB3>     INFO: Expecting 655360 events.
[14:02:59.247] <TB3>     INFO: 655360 events read in total (11092ms).
[14:02:59.283] <TB3>     INFO: Expecting 655360 events.
[14:03:11.023] <TB3>     INFO: 655360 events read in total (11207ms).
[14:03:11.065] <TB3>     INFO: Expecting 655360 events.
[14:03:22.802] <TB3>     INFO: 655360 events read in total (11199ms).
[14:03:22.846] <TB3>     INFO: Expecting 655360 events.
[14:03:34.619] <TB3>     INFO: 655360 events read in total (11239ms).
[14:03:34.672] <TB3>     INFO: Expecting 655360 events.
[14:03:46.423] <TB3>     INFO: 655360 events read in total (11224ms).
[14:03:46.479] <TB3>     INFO: Expecting 655360 events.
[14:03:58.288] <TB3>     INFO: 655360 events read in total (11283ms).
[14:03:58.347] <TB3>     INFO: Expecting 655360 events.
[14:04:10.066] <TB3>     INFO: 655360 events read in total (11193ms).
[14:04:10.135] <TB3>     INFO: Expecting 655360 events.
[14:04:21.923] <TB3>     INFO: 655360 events read in total (11262ms).
[14:04:21.990] <TB3>     INFO: Expecting 655360 events.
[14:04:33.666] <TB3>     INFO: 655360 events read in total (11149ms).
[14:04:33.739] <TB3>     INFO: Expecting 655360 events.
[14:04:45.489] <TB3>     INFO: 655360 events read in total (11223ms).
[14:04:45.563] <TB3>     INFO: Test took 188504ms.
[14:04:45.739] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.739] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:04:45.740] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.740] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:04:45.740] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.740] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:04:45.740] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.741] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:04:45.741] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.741] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:04:45.741] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.741] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:04:45.741] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.742] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:04:45.742] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.742] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:04:45.742] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.743] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:04:45.743] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.743] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:04:45.743] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.743] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:04:45.743] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:04:45.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:04:45.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.745] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:04:45.745] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.745] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:04:45.745] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:04:45.745] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:04:45.745] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.752] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.759] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.766] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.773] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.780] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.787] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.793] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.800] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.807] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.814] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.821] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.827] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.834] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.841] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.848] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:04:45.855] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:04:45.861] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:04:45.868] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:04:45.875] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:04:45.882] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:04:45.889] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:04:45.896] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:04:45.929] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C0.dat
[14:04:45.929] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C1.dat
[14:04:45.930] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C2.dat
[14:04:45.930] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C3.dat
[14:04:45.930] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C4.dat
[14:04:45.930] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C5.dat
[14:04:45.930] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C6.dat
[14:04:45.930] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C7.dat
[14:04:45.930] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C8.dat
[14:04:45.930] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C9.dat
[14:04:45.931] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C10.dat
[14:04:45.931] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C11.dat
[14:04:45.931] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C12.dat
[14:04:45.931] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C13.dat
[14:04:45.931] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C14.dat
[14:04:45.931] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//dacParameters35_C15.dat
[14:04:46.280] <TB3>     INFO: Expecting 41600 events.
[14:04:50.130] <TB3>     INFO: 41600 events read in total (3135ms).
[14:04:50.131] <TB3>     INFO: Test took 4196ms.
[14:04:50.781] <TB3>     INFO: Expecting 41600 events.
[14:04:54.634] <TB3>     INFO: 41600 events read in total (3138ms).
[14:04:54.635] <TB3>     INFO: Test took 4200ms.
[14:04:55.285] <TB3>     INFO: Expecting 41600 events.
[14:04:59.147] <TB3>     INFO: 41600 events read in total (3147ms).
[14:04:59.147] <TB3>     INFO: Test took 4208ms.
[14:04:59.452] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:04:59.584] <TB3>     INFO: Expecting 2560 events.
[14:05:00.546] <TB3>     INFO: 2560 events read in total (247ms).
[14:05:00.546] <TB3>     INFO: Test took 1094ms.
[14:05:00.548] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:01.054] <TB3>     INFO: Expecting 2560 events.
[14:05:02.013] <TB3>     INFO: 2560 events read in total (244ms).
[14:05:02.013] <TB3>     INFO: Test took 1465ms.
[14:05:02.016] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:02.522] <TB3>     INFO: Expecting 2560 events.
[14:05:03.481] <TB3>     INFO: 2560 events read in total (244ms).
[14:05:03.481] <TB3>     INFO: Test took 1465ms.
[14:05:03.484] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:03.990] <TB3>     INFO: Expecting 2560 events.
[14:05:04.949] <TB3>     INFO: 2560 events read in total (244ms).
[14:05:04.950] <TB3>     INFO: Test took 1466ms.
[14:05:04.952] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:05.458] <TB3>     INFO: Expecting 2560 events.
[14:05:06.415] <TB3>     INFO: 2560 events read in total (242ms).
[14:05:06.416] <TB3>     INFO: Test took 1464ms.
[14:05:06.420] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:06.924] <TB3>     INFO: Expecting 2560 events.
[14:05:07.883] <TB3>     INFO: 2560 events read in total (244ms).
[14:05:07.883] <TB3>     INFO: Test took 1464ms.
[14:05:07.885] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:08.392] <TB3>     INFO: Expecting 2560 events.
[14:05:09.351] <TB3>     INFO: 2560 events read in total (245ms).
[14:05:09.351] <TB3>     INFO: Test took 1466ms.
[14:05:09.354] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:09.860] <TB3>     INFO: Expecting 2560 events.
[14:05:10.816] <TB3>     INFO: 2560 events read in total (241ms).
[14:05:10.816] <TB3>     INFO: Test took 1464ms.
[14:05:10.818] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:11.326] <TB3>     INFO: Expecting 2560 events.
[14:05:12.284] <TB3>     INFO: 2560 events read in total (244ms).
[14:05:12.284] <TB3>     INFO: Test took 1466ms.
[14:05:12.287] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:12.793] <TB3>     INFO: Expecting 2560 events.
[14:05:13.752] <TB3>     INFO: 2560 events read in total (244ms).
[14:05:13.753] <TB3>     INFO: Test took 1466ms.
[14:05:13.756] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:14.261] <TB3>     INFO: Expecting 2560 events.
[14:05:15.219] <TB3>     INFO: 2560 events read in total (243ms).
[14:05:15.220] <TB3>     INFO: Test took 1464ms.
[14:05:15.222] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:15.729] <TB3>     INFO: Expecting 2560 events.
[14:05:16.689] <TB3>     INFO: 2560 events read in total (245ms).
[14:05:16.689] <TB3>     INFO: Test took 1467ms.
[14:05:16.691] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:17.197] <TB3>     INFO: Expecting 2560 events.
[14:05:18.157] <TB3>     INFO: 2560 events read in total (245ms).
[14:05:18.157] <TB3>     INFO: Test took 1466ms.
[14:05:18.160] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:18.666] <TB3>     INFO: Expecting 2560 events.
[14:05:19.626] <TB3>     INFO: 2560 events read in total (245ms).
[14:05:19.626] <TB3>     INFO: Test took 1466ms.
[14:05:19.629] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:20.134] <TB3>     INFO: Expecting 2560 events.
[14:05:21.094] <TB3>     INFO: 2560 events read in total (245ms).
[14:05:21.095] <TB3>     INFO: Test took 1467ms.
[14:05:21.097] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:21.603] <TB3>     INFO: Expecting 2560 events.
[14:05:22.563] <TB3>     INFO: 2560 events read in total (245ms).
[14:05:22.564] <TB3>     INFO: Test took 1467ms.
[14:05:22.566] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:23.072] <TB3>     INFO: Expecting 2560 events.
[14:05:24.031] <TB3>     INFO: 2560 events read in total (244ms).
[14:05:24.032] <TB3>     INFO: Test took 1466ms.
[14:05:24.034] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:24.543] <TB3>     INFO: Expecting 2560 events.
[14:05:25.503] <TB3>     INFO: 2560 events read in total (244ms).
[14:05:25.504] <TB3>     INFO: Test took 1470ms.
[14:05:25.506] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:26.013] <TB3>     INFO: Expecting 2560 events.
[14:05:26.972] <TB3>     INFO: 2560 events read in total (244ms).
[14:05:26.972] <TB3>     INFO: Test took 1466ms.
[14:05:26.975] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:27.482] <TB3>     INFO: Expecting 2560 events.
[14:05:28.440] <TB3>     INFO: 2560 events read in total (243ms).
[14:05:28.441] <TB3>     INFO: Test took 1467ms.
[14:05:28.443] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:28.949] <TB3>     INFO: Expecting 2560 events.
[14:05:29.909] <TB3>     INFO: 2560 events read in total (245ms).
[14:05:29.910] <TB3>     INFO: Test took 1467ms.
[14:05:29.912] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:30.424] <TB3>     INFO: Expecting 2560 events.
[14:05:31.383] <TB3>     INFO: 2560 events read in total (245ms).
[14:05:31.383] <TB3>     INFO: Test took 1471ms.
[14:05:31.385] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:31.892] <TB3>     INFO: Expecting 2560 events.
[14:05:32.852] <TB3>     INFO: 2560 events read in total (245ms).
[14:05:32.852] <TB3>     INFO: Test took 1467ms.
[14:05:32.855] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:33.361] <TB3>     INFO: Expecting 2560 events.
[14:05:34.318] <TB3>     INFO: 2560 events read in total (243ms).
[14:05:34.318] <TB3>     INFO: Test took 1463ms.
[14:05:34.321] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:34.828] <TB3>     INFO: Expecting 2560 events.
[14:05:35.786] <TB3>     INFO: 2560 events read in total (243ms).
[14:05:35.786] <TB3>     INFO: Test took 1465ms.
[14:05:35.789] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:36.295] <TB3>     INFO: Expecting 2560 events.
[14:05:37.252] <TB3>     INFO: 2560 events read in total (242ms).
[14:05:37.253] <TB3>     INFO: Test took 1464ms.
[14:05:37.255] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:37.761] <TB3>     INFO: Expecting 2560 events.
[14:05:38.721] <TB3>     INFO: 2560 events read in total (244ms).
[14:05:38.721] <TB3>     INFO: Test took 1466ms.
[14:05:38.723] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:39.230] <TB3>     INFO: Expecting 2560 events.
[14:05:40.187] <TB3>     INFO: 2560 events read in total (242ms).
[14:05:40.187] <TB3>     INFO: Test took 1464ms.
[14:05:40.189] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:40.695] <TB3>     INFO: Expecting 2560 events.
[14:05:41.653] <TB3>     INFO: 2560 events read in total (243ms).
[14:05:41.653] <TB3>     INFO: Test took 1464ms.
[14:05:41.654] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:42.161] <TB3>     INFO: Expecting 2560 events.
[14:05:43.118] <TB3>     INFO: 2560 events read in total (242ms).
[14:05:43.119] <TB3>     INFO: Test took 1465ms.
[14:05:43.121] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:43.627] <TB3>     INFO: Expecting 2560 events.
[14:05:44.584] <TB3>     INFO: 2560 events read in total (242ms).
[14:05:44.584] <TB3>     INFO: Test took 1463ms.
[14:05:44.586] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:05:45.092] <TB3>     INFO: Expecting 2560 events.
[14:05:46.050] <TB3>     INFO: 2560 events read in total (243ms).
[14:05:46.050] <TB3>     INFO: Test took 1464ms.
[14:05:47.089] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[14:05:47.089] <TB3>     INFO: PH scale (per ROC):    79  82  74  80  82  74  79  84  77  77  84  77  84  81  80  77
[14:05:47.089] <TB3>     INFO: PH offset (per ROC):  175 189 179 178 191 182 161 184 171 170 174 166 179 173 176 176
[14:05:47.273] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:05:47.276] <TB3>     INFO: ######################################################################
[14:05:47.276] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:05:47.277] <TB3>     INFO: ######################################################################
[14:05:47.277] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:05:47.289] <TB3>     INFO: scanning low vcal = 10
[14:05:47.632] <TB3>     INFO: Expecting 41600 events.
[14:05:51.344] <TB3>     INFO: 41600 events read in total (2997ms).
[14:05:51.344] <TB3>     INFO: Test took 4055ms.
[14:05:51.345] <TB3>     INFO: scanning low vcal = 20
[14:05:51.852] <TB3>     INFO: Expecting 41600 events.
[14:05:55.563] <TB3>     INFO: 41600 events read in total (2996ms).
[14:05:55.563] <TB3>     INFO: Test took 4218ms.
[14:05:55.564] <TB3>     INFO: scanning low vcal = 30
[14:05:56.072] <TB3>     INFO: Expecting 41600 events.
[14:05:59.784] <TB3>     INFO: 41600 events read in total (2997ms).
[14:05:59.785] <TB3>     INFO: Test took 4221ms.
[14:05:59.788] <TB3>     INFO: scanning low vcal = 40
[14:06:00.290] <TB3>     INFO: Expecting 41600 events.
[14:06:04.505] <TB3>     INFO: 41600 events read in total (3500ms).
[14:06:04.506] <TB3>     INFO: Test took 4718ms.
[14:06:04.510] <TB3>     INFO: scanning low vcal = 50
[14:06:04.931] <TB3>     INFO: Expecting 41600 events.
[14:06:09.180] <TB3>     INFO: 41600 events read in total (3534ms).
[14:06:09.180] <TB3>     INFO: Test took 4670ms.
[14:06:09.183] <TB3>     INFO: scanning low vcal = 60
[14:06:09.602] <TB3>     INFO: Expecting 41600 events.
[14:06:13.843] <TB3>     INFO: 41600 events read in total (3526ms).
[14:06:13.844] <TB3>     INFO: Test took 4661ms.
[14:06:13.846] <TB3>     INFO: scanning low vcal = 70
[14:06:14.270] <TB3>     INFO: Expecting 41600 events.
[14:06:18.536] <TB3>     INFO: 41600 events read in total (3551ms).
[14:06:18.537] <TB3>     INFO: Test took 4690ms.
[14:06:18.540] <TB3>     INFO: scanning low vcal = 80
[14:06:18.962] <TB3>     INFO: Expecting 41600 events.
[14:06:23.220] <TB3>     INFO: 41600 events read in total (3543ms).
[14:06:23.222] <TB3>     INFO: Test took 4682ms.
[14:06:23.225] <TB3>     INFO: scanning low vcal = 90
[14:06:23.648] <TB3>     INFO: Expecting 41600 events.
[14:06:27.867] <TB3>     INFO: 41600 events read in total (3504ms).
[14:06:27.868] <TB3>     INFO: Test took 4643ms.
[14:06:27.871] <TB3>     INFO: scanning low vcal = 100
[14:06:28.296] <TB3>     INFO: Expecting 41600 events.
[14:06:32.664] <TB3>     INFO: 41600 events read in total (3652ms).
[14:06:32.665] <TB3>     INFO: Test took 4794ms.
[14:06:32.668] <TB3>     INFO: scanning low vcal = 110
[14:06:33.093] <TB3>     INFO: Expecting 41600 events.
[14:06:37.347] <TB3>     INFO: 41600 events read in total (3540ms).
[14:06:37.348] <TB3>     INFO: Test took 4680ms.
[14:06:37.351] <TB3>     INFO: scanning low vcal = 120
[14:06:37.771] <TB3>     INFO: Expecting 41600 events.
[14:06:42.008] <TB3>     INFO: 41600 events read in total (3522ms).
[14:06:42.009] <TB3>     INFO: Test took 4658ms.
[14:06:42.012] <TB3>     INFO: scanning low vcal = 130
[14:06:42.433] <TB3>     INFO: Expecting 41600 events.
[14:06:46.657] <TB3>     INFO: 41600 events read in total (3509ms).
[14:06:46.658] <TB3>     INFO: Test took 4646ms.
[14:06:46.660] <TB3>     INFO: scanning low vcal = 140
[14:06:47.080] <TB3>     INFO: Expecting 41600 events.
[14:06:51.305] <TB3>     INFO: 41600 events read in total (3510ms).
[14:06:51.306] <TB3>     INFO: Test took 4645ms.
[14:06:51.322] <TB3>     INFO: scanning low vcal = 150
[14:06:51.728] <TB3>     INFO: Expecting 41600 events.
[14:06:56.014] <TB3>     INFO: 41600 events read in total (3570ms).
[14:06:56.015] <TB3>     INFO: Test took 4693ms.
[14:06:56.018] <TB3>     INFO: scanning low vcal = 160
[14:06:56.435] <TB3>     INFO: Expecting 41600 events.
[14:07:00.710] <TB3>     INFO: 41600 events read in total (3561ms).
[14:07:00.711] <TB3>     INFO: Test took 4693ms.
[14:07:00.714] <TB3>     INFO: scanning low vcal = 170
[14:07:01.137] <TB3>     INFO: Expecting 41600 events.
[14:07:05.412] <TB3>     INFO: 41600 events read in total (3559ms).
[14:07:05.413] <TB3>     INFO: Test took 4699ms.
[14:07:05.417] <TB3>     INFO: scanning low vcal = 180
[14:07:05.838] <TB3>     INFO: Expecting 41600 events.
[14:07:10.127] <TB3>     INFO: 41600 events read in total (3574ms).
[14:07:10.127] <TB3>     INFO: Test took 4710ms.
[14:07:10.130] <TB3>     INFO: scanning low vcal = 190
[14:07:10.552] <TB3>     INFO: Expecting 41600 events.
[14:07:14.831] <TB3>     INFO: 41600 events read in total (3564ms).
[14:07:14.831] <TB3>     INFO: Test took 4701ms.
[14:07:14.834] <TB3>     INFO: scanning low vcal = 200
[14:07:15.257] <TB3>     INFO: Expecting 41600 events.
[14:07:19.536] <TB3>     INFO: 41600 events read in total (3564ms).
[14:07:19.537] <TB3>     INFO: Test took 4703ms.
[14:07:19.540] <TB3>     INFO: scanning low vcal = 210
[14:07:19.962] <TB3>     INFO: Expecting 41600 events.
[14:07:24.225] <TB3>     INFO: 41600 events read in total (3548ms).
[14:07:24.228] <TB3>     INFO: Test took 4688ms.
[14:07:24.232] <TB3>     INFO: scanning low vcal = 220
[14:07:24.654] <TB3>     INFO: Expecting 41600 events.
[14:07:28.927] <TB3>     INFO: 41600 events read in total (3558ms).
[14:07:28.928] <TB3>     INFO: Test took 4696ms.
[14:07:28.931] <TB3>     INFO: scanning low vcal = 230
[14:07:29.351] <TB3>     INFO: Expecting 41600 events.
[14:07:33.615] <TB3>     INFO: 41600 events read in total (3549ms).
[14:07:33.615] <TB3>     INFO: Test took 4684ms.
[14:07:33.618] <TB3>     INFO: scanning low vcal = 240
[14:07:34.041] <TB3>     INFO: Expecting 41600 events.
[14:07:38.312] <TB3>     INFO: 41600 events read in total (3556ms).
[14:07:38.313] <TB3>     INFO: Test took 4695ms.
[14:07:38.316] <TB3>     INFO: scanning low vcal = 250
[14:07:38.740] <TB3>     INFO: Expecting 41600 events.
[14:07:43.028] <TB3>     INFO: 41600 events read in total (3573ms).
[14:07:43.028] <TB3>     INFO: Test took 4712ms.
[14:07:43.034] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:07:43.451] <TB3>     INFO: Expecting 41600 events.
[14:07:47.714] <TB3>     INFO: 41600 events read in total (3548ms).
[14:07:47.715] <TB3>     INFO: Test took 4681ms.
[14:07:47.718] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:07:48.138] <TB3>     INFO: Expecting 41600 events.
[14:07:52.396] <TB3>     INFO: 41600 events read in total (3543ms).
[14:07:52.397] <TB3>     INFO: Test took 4679ms.
[14:07:52.400] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:07:52.822] <TB3>     INFO: Expecting 41600 events.
[14:07:57.111] <TB3>     INFO: 41600 events read in total (3574ms).
[14:07:57.112] <TB3>     INFO: Test took 4712ms.
[14:07:57.114] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:07:57.535] <TB3>     INFO: Expecting 41600 events.
[14:08:01.810] <TB3>     INFO: 41600 events read in total (3560ms).
[14:08:01.810] <TB3>     INFO: Test took 4696ms.
[14:08:01.813] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:08:02.234] <TB3>     INFO: Expecting 41600 events.
[14:08:06.497] <TB3>     INFO: 41600 events read in total (3547ms).
[14:08:06.498] <TB3>     INFO: Test took 4685ms.
[14:08:07.034] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:08:07.037] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:08:07.037] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:08:07.038] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:08:07.038] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:08:07.038] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:08:07.038] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:08:07.038] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:08:07.039] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:08:07.039] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:08:07.040] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:08:07.040] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:08:07.040] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:08:07.040] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:08:07.040] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:08:07.041] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:08:07.041] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:08:47.486] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:08:47.486] <TB3>     INFO: non-linearity mean:  0.954 0.954 0.960 0.959 0.957 0.959 0.959 0.963 0.963 0.960 0.961 0.961 0.960 0.955 0.964 0.963
[14:08:47.486] <TB3>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.006 0.006 0.006 0.006 0.007 0.006 0.006 0.005 0.006 0.006 0.008 0.006 0.004
[14:08:47.486] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:08:47.512] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:08:47.535] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:08:47.557] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:08:47.579] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:08:47.602] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:08:47.624] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:08:47.647] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:08:47.669] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:08:47.692] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:08:47.714] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:08:47.736] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:08:47.759] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:08:47.781] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:08:47.804] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:08:47.826] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-A-NN_FPIXTest-17C-Nebraska-160511-1242_2016-05-11_12h42m_1462988568//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:08:47.848] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[14:08:47.848] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:08:47.856] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:08:47.856] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:08:47.859] <TB3>     INFO: ######################################################################
[14:08:47.859] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:08:47.859] <TB3>     INFO: ######################################################################
[14:08:47.861] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:08:47.871] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:08:47.871] <TB3>     INFO:     run 1 of 1
[14:08:47.871] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:48.218] <TB3>     INFO: Expecting 3120000 events.
[14:09:38.004] <TB3>     INFO: 1290610 events read in total (49071ms).
[14:10:28.771] <TB3>     INFO: 2578085 events read in total (99838ms).
[14:10:50.260] <TB3>     INFO: 3120000 events read in total (121328ms).
[14:10:50.303] <TB3>     INFO: Test took 122433ms.
[14:10:50.377] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:50.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:51.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:53.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:54.748] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:56.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:57.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:59.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:00.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:02.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:03.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:04.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:06.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:07.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:09.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:10.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:12.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:13.564] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393240576
[14:11:13.597] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:11:13.597] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2101, RMS = 1.08734
[14:11:13.597] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:11:13.597] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:11:13.597] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3348, RMS = 1.0007
[14:11:13.598] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:11:13.599] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:11:13.599] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5056, RMS = 1.06254
[14:11:13.599] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:11:13.599] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:11:13.599] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2665, RMS = 1.13924
[14:11:13.599] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:11:13.600] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:11:13.600] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6654, RMS = 1.34431
[14:11:13.600] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:11:13.600] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:11:13.600] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8677, RMS = 1.40176
[14:11:13.600] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:11:13.601] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:11:13.601] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3575, RMS = 1.50094
[14:11:13.601] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:11:13.601] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:11:13.601] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0349, RMS = 1.39992
[14:11:13.601] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:11:13.602] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:11:13.602] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.4875, RMS = 1.66496
[14:11:13.602] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:11:13.602] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:11:13.602] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6293, RMS = 1.54779
[14:11:13.602] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:11:13.603] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:11:13.603] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6842, RMS = 1.12228
[14:11:13.604] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:11:13.604] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:11:13.604] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5754, RMS = 1.11602
[14:11:13.604] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:11:13.605] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:11:13.605] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3037, RMS = 1.48497
[14:11:13.605] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:11:13.605] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:11:13.605] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3762, RMS = 1.63158
[14:11:13.605] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:11:13.606] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:11:13.606] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4822, RMS = 1.37342
[14:11:13.606] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:11:13.606] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:11:13.606] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0632, RMS = 1.99086
[14:11:13.606] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:11:13.607] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:11:13.607] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4751, RMS = 1.15789
[14:11:13.607] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:11:13.607] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:11:13.607] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4197, RMS = 1.21127
[14:11:13.607] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:11:13.608] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:11:13.608] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6833, RMS = 1.36277
[14:11:13.608] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:11:13.608] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:11:13.608] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.589, RMS = 1.40428
[14:11:13.608] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:11:13.609] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:11:13.609] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.1884, RMS = 1.60579
[14:11:13.609] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:11:13.609] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:11:13.609] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.2489, RMS = 1.60301
[14:11:13.609] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:11:13.610] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:11:13.610] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4918, RMS = 0.810045
[14:11:13.610] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:11:13.610] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:11:13.610] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2666, RMS = 0.904435
[14:11:13.610] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:11:13.611] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:11:13.611] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.3515, RMS = 1.70645
[14:11:13.611] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[14:11:13.611] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:11:13.611] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.3011, RMS = 1.65673
[14:11:13.611] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:11:13.612] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:11:13.612] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8944, RMS = 1.09432
[14:11:13.612] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:11:13.612] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:11:13.612] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.387, RMS = 1.13117
[14:11:13.612] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:11:13.613] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:11:13.613] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0467, RMS = 1.31306
[14:11:13.613] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:11:13.613] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:11:13.613] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8898, RMS = 1.49895
[14:11:13.613] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:11:13.614] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:11:13.614] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.0532, RMS = 2.65918
[14:11:13.614] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:11:13.614] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:11:13.614] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.0976, RMS = 2.52529
[14:11:13.614] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[14:11:13.618] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:11:13.618] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:13.618] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:11:13.716] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:11:13.716] <TB3>     INFO: enter test to run
[14:11:13.716] <TB3>     INFO:   test:  no parameter change
[14:11:13.716] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[14:11:13.717] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[14:11:13.717] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[14:11:13.717] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:11:14.200] <TB3>    QUIET: Connection to board 24 closed.
[14:11:14.202] <TB3>     INFO: pXar: this is the end, my friend
[14:11:14.202] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
